
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   360055500                       # Number of ticks simulated
final_tick                               2267536173000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              263472987                       # Simulator instruction rate (inst/s)
host_op_rate                                263463827                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              509540905                       # Simulator tick rate (ticks/s)
host_mem_usage                                 820360                       # Number of bytes of host memory used
host_seconds                                     0.71                       # Real time elapsed on the host
sim_insts                                   186164832                       # Number of instructions simulated
sim_ops                                     186164832                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus04.inst       109504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        86848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        34112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       106752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       393792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            741440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       109504                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        34112                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       106752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       250368                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       170624                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         170624                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1711                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         1357                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          533                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         1668                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         6153                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11585                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2666                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2666                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus04.inst    304130891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    241207258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst     94740950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     28973311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst    296487625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data   1093698055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2059238090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    304130891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst     94740950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst    296487625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       695359465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      473882499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           473882499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      473882499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    304130891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    241207258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst     94740950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     28973311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst    296487625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data   1093698055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2533120588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus04.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       119616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        69440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data       199552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            404608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       401600                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         401600                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         1869                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1085                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         3118                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6322                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6275                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6275                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus04.inst     39638334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    332215450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1955254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    192859156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2666256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    554225668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       177750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1123737868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     39638334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1955254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2666256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44259843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1115383601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1115383601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1115383601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     39638334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    332215450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1955254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    192859156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2666256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    554225668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       177750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2239121469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.856147                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.281168                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.574979                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852112                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853235                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428292                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853667                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574625                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609089                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001122                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610212                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         232.453522                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   231.879250                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574271                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.452889                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.454011                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362894500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          363059000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.733351                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.159434                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.573917                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881171                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882292                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141439500     91.49%     91.49% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154598000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         63099000     75.84%     75.84% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.16%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4900                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.745168                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67561                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4900                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.787959                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.071989                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.673179                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047016                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864596                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.911612                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131630                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131630                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31344                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31344                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25805                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25805                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          585                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57149                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57149                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57149                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57149                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2863                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2863                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2128                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2128                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4991                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4991                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4991                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4991                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34207                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34207                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27933                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27933                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62140                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62140                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62140                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62140                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083696                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083696                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076182                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076182                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080319                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080319                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080319                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080319                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2988                       # number of writebacks
system.cpu04.dcache.writebacks::total            2988                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999374                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270318                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.740680                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.410588                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.588786                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051583                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948416                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          344452                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         344452                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168563                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168563                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168563                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168563                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168563                       # number of overall hits
system.cpu04.icache.overall_hits::total        168563                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       171005                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       171005                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       171005                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       171005                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       171005                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       171005                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014280                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014280                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014280                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014280                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014280                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014280                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356154500     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363209500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1920230000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1871                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.804565                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39786                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1871                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.264564                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    65.131330                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.673235                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.127210                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702487                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829696                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81942                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81942                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23769                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23769                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12958                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12958                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36727                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36727                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36727                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36727                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1548                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1548                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          646                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          646                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2194                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2194                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2194                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2194                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047486                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047486                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056371                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056371                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056371                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056371                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu05.dcache.writebacks::total             814                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.282219                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.717781                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383364                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616636                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558852500     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568628500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1707986500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12292                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.778811                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155494                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12292                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.650016                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.648775                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.130036                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210252                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621348                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831599                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357104                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357104                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77164                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77164                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157238                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157238                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157238                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157238                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5612                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5612                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12470                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12470                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12470                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12470                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067797                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067797                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073479                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073479                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073479                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073479                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8095                       # number of writebacks
system.cpu06.dcache.writebacks::total            8095                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875868                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.470835                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.405033                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403263                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596494                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.190591                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.046185                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144407                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685637                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002235                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687872                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.467750                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.323611                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144139                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707663                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002235                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709898                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.268127                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.124342                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.143785                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791258                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002234                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793492                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.092705                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.949274                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143431                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775292                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002233                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777525                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855713                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143077                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765343                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998659                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855936                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.142722                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777062                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002232                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998528                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.856160                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142368                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796594                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002231                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362948500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.856383                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142014                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786829                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002230                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362903500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          363113000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.131670                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.707871                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.423799                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892008                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006687                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898695                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         55449                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        24446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8730                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            8797                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1945                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp              18486                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                 26                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                26                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        11899                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5063                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5318                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              236                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             317                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9398                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9398                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8182                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10304                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6508                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14545                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         3121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         5900                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11798                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        36781                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  78734                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       260224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       506384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       192792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       469824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      1322048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2870352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37563                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             93014                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.484712                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.281642                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   73360     78.87%     78.87% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   10705     11.51%     90.38% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3144      3.38%     93.76% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1823      1.96%     95.72% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1081      1.16%     96.88% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     753      0.81%     97.69% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     553      0.59%     98.29% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    1544      1.66%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      51      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               93014                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            72                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1369                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          511                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                 33                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict                3                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq                9                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              29                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34839                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             34806                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.123312                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.840245                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   33404     95.97%     95.97% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     876      2.52%     98.49% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      48      0.14%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      21      0.06%     98.69% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      34      0.10%     98.78% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       3      0.01%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      78      0.22%     99.02% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      98      0.28%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     244      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               34806                       # Request fanout histogram
system.l2cache0.tags.replacements               18817                       # number of replacements
system.l2cache0.tags.tagsinuse            4007.759425                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 21373                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18817                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.135835                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1728.957825                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.inst     1.319123                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.data     1.605426                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu03.inst     0.890431                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.inst    17.743645                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data    37.144232                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     1.064310                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.data     2.497469                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.inst     0.010366                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.data     1.003188                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   399.767686                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   337.713513                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   131.076804                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   148.306679                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   437.064943                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   761.593785                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.422109                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.inst     0.000322                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.data     0.000392                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu03.inst     0.000217                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.inst     0.004332                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.009068                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.data     0.000610                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097600                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.082450                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.032001                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.036208                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.106705                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.185936                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978457                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              425117                       # Number of tag accesses
system.l2cache0.tags.data_accesses             425117                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        11899                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        11899                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5063                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5063                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            110                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          220                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data           72                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          501                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             793                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          508                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          737                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2774                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4019                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1068                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          721                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2438                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4229                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          508                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1288                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          737                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          793                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2774                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2939                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9041                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          508                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1288                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          737                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          793                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2774                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2939                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2cache0.overall_hits::total              9041                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           15                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         1716                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         6168                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8426                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1934                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          546                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         1683                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4163                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         1605                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          754                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3201                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5560                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus04.inst         1934                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         3321                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          546                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         1296                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         1683                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         9369                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18149                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus04.inst         1934                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         3321                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          546                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         1296                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         1683                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         9369                       # number of overall misses
system.l2cache0.overall_misses::total           18149                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        11899                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        11899                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          125                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         1936                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          614                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         6669                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9219                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2673                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         1475                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5639                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9789                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         4609                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        12308                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          27190                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         4609                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        12308                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         27190                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.045872                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.120000                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.886364                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.882736                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.924876                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.913982                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791974                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.425565                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.377608                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.508800                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.600449                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.511186                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.567654                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.567984                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.791974                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.720547                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.425565                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.620393                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.377608                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.761212                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.667488                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.791974                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.720547                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.425565                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.620393                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.377608                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.761212                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.667488                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8952                       # number of writebacks
system.l2cache0.writebacks::total                8952                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3722.636178                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                    58                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   2                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                      29                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   647.331654                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst           29                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data           28                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst  1973.857186                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data  1038.304245                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu10.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu14.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.data            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     0.572446                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.570630                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.158040                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.007080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.006836                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.481899                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.253492                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu10.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu14.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.data     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.908847                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3720                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3098                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          618                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                 439                       # Number of tag accesses
system.l2cache1.tags.data_accesses                439                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                 13                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.l2cache1.overall_hits::total                13                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               14                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            4                       # number of overall misses
system.l2cache1.overall_misses::total              14                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total             27                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total            27                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.800000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.518519                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.800000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.518519                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              9733                       # Transaction distribution
system.membus0.trans_dist::WriteReq                34                       # Transaction distribution
system.membus0.trans_dist::WriteResp               34                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8952                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            6314                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             132                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             44                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8600                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            8421                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9733                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30189                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        21788                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52029                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port           41                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total           57                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52086                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       918464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       815680                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1734352                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1735056                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           18694                       # Total snoops (count)
system.membus0.snoop_fanout::samples            53468                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.349555                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476834                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  34778     65.04%     65.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  18690     34.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              53468                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3076                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6275                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2058                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp             35                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             3429                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            3385                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3076                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           40                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        21411                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        21411                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 21511                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       814208                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       814208                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 815168                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19543                       # Total snoops (count)
system.membus1.snoop_fanout::samples            34780                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.558712                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496548                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15348     44.13%     44.13% # Request fanout histogram
system.membus1.snoop_fanout::2                  19432     55.87%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              34780                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9337                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.828420                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            6                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9337                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000643                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.265349                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu04.data     0.000425                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.164812                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.649907                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.061261                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.794812                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.074554                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     2.817299                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.704084                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu04.data     0.000027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.010301                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.040619                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.003829                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.049676                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.004660                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.176081                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989276                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       133964                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       133964                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6286                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6286                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            4                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            5                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            4                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            5                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1178                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data         1670                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3387                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          756                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          587                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1473                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3067                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         1934                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1126                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         3143                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6454                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         1934                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1126                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         3143                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6454                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data         1672                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3390                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          756                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          587                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1475                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3069                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         1934                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1127                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         3147                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6459                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         1934                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1127                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         3147                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6459                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998148                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.998804                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999115                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998644                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999348                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999113                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.998729                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999226                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999113                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.998729                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999226                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6282                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6282                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.429510                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::cpu08.inst     1.428541                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::cpu08.inst     0.089284                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839344                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           10                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            1                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.429510                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::cpu08.inst     1.428541                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::cpu08.inst     0.089284                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.839344                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           10                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9329                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.823534                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            7                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9329                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000750                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.163444                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu04.data     0.001123                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.160007                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.667722                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.048077                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.813577                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.069100                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     2.900482                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.697715                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu04.data     0.000070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.010000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.041733                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.003005                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.050849                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.004319                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.181280                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.988971                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       133873                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       133873                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6282                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6282                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            6                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            7                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            6                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            7                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1177                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data         1668                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3384                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          756                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          587                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1469                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3063                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         1933                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1126                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         3137                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6447                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         1933                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1126                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         3137                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6447                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6282                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6282                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data         1670                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3387                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          756                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          587                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3067                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         1934                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1126                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         3143                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6454                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         1934                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1126                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         3143                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6454                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999151                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998802                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999114                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.997284                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998696                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999483                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.998091                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998915                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999483                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.998091                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998915                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6275                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6275                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534660397                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532336741.783171                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2323655.216829                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534660482                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532336826.739615                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2323655.260384                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534660567                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532336911.696059                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2323655.303940                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534660652                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532336996.652504                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2323655.347496                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34700                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8141                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28521                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4612                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63221                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12753                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308502                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170893                       # Number of instructions committed
system.switch_cpus04.committedOps              170893                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       165075                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17832                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             165075                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227739                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       117004                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63485                       # number of memory refs
system.switch_cpus04.num_load_insts             34904                       # Number of load instructions
system.switch_cpus04.num_store_insts            28581                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235202.085057                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73299.914943                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237599                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762401                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23512                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.65%      1.65% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          100044     58.50%     60.16% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.26% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.26% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.27% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35857     20.97%     81.24% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28861     16.88%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           171005                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534660931                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636407506.118201                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898253424.881799                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198086                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801914                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535072347                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1659983677.782565                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2875088669.217435                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.633968                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.366032                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534660907                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532337251.521836                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2323655.478163                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534660992                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532337336.478281                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2323655.521719                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534661077                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532337421.434725                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2323655.565275                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534661162                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532337506.391170                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2323655.608831                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534661247                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532337591.347613                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2323655.652386                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534661332                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532337676.304057                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2323655.695942                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534661417                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532337761.260502                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2323655.739498                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534661502                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532337846.216946                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2323655.783054                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534661677                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531771275.792460                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2890401.207539                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000637                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999363                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3077                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6282                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2398                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           41                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           23                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3431                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3387                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3077                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        21773                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        21773                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              21833                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       815104                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       815104                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              815808                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        28899                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         44122                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652373                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476222                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15338     34.76%     34.76% # Request fanout histogram
system.system_bus.snoop_fanout::2               28784     65.24%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           44122                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002228                       # Number of seconds simulated
sim_ticks                                  2227526000                       # Number of ticks simulated
final_tick                               2270125363000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               48447344                       # Simulator instruction rate (inst/s)
host_op_rate                                 48447045                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              563721947                       # Simulator tick rate (ticks/s)
host_mem_usage                                 849352                       # Number of bytes of host memory used
host_seconds                                     3.95                       # Real time elapsed on the host
sim_insts                                   191435592                       # Number of instructions simulated
sim_ops                                     191435592                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst         2624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data          896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       369280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data       152896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        20992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data         6720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data          960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data         1280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       112768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data        41728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        54720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        22720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            790080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       369280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        20992                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       112768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        54720                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       562560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       169216                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         169216                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         5770                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data         2389                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          328                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          105                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         1762                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          652                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          855                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          355                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              12345                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2644                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2644                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      1177988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       402240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst        28731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        57463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst    165780332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     68639378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst      9423908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      3016800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst        28731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst        86194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data       430971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst       804480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data       574629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst     50624774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data     18732890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst     24565370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data     10199656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst        28731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data        57463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data        28731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            354689463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      1177988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst        28731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst    165780332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst      9423908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst        28731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst        86194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst       804480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst     50624774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst     24565370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst        28731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       252549241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       75965892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            75965892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       75965892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      1177988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       402240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst        28731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        57463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst    165780332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     68639378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst      9423908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      3016800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst        28731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst        86194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data       430971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst       804480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data       574629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst     50624774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data     18732890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst     24565370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data     10199656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst        28731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data        57463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data        28731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           430655355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst       119936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data      3134976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        12416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data       174336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst          896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        79872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      1552384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           5091264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst       119936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       135936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      4790016                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        4790016                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         1874                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data        48984                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          236                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data         2724                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1248                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        24256                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              79551                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        74844                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             74844                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data        57463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        28731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst     53842694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data   1407380206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data      5573897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data        28731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        28731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data       201120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data       201120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst      6780617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data     78264406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst       402240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data     35856821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        28731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data        28731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      696909486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2285613726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst     53842694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst      6780617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst       402240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        61025550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     2150374900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2150374900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     2150374900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data        57463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        28731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst     53842694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data   1407380206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data      5573897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data        28731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        28731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data       201120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data       201120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst      6780617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data     78264406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst       402240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data     35856821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        28731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data        28731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     696909486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4435988626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      5                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      798                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    326     41.16%     41.16% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   104     13.13%     54.29% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     2      0.25%     54.55% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.13%     54.67% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   359     45.33%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                792                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     326     42.95%     42.95% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    104     13.70%     56.65% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      2      0.26%     56.92% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.13%     57.05% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    326     42.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 759                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             2379952500     97.72%     97.72% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               7800000      0.32%     98.04% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 98000      0.00%     98.04% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.01%     98.05% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              47550000      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         2435565000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.908078                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.958333                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 580     83.94%     83.94% # number of callpals executed
system.cpu00.kern.callpal::rdps                     6      0.87%     84.80% # number of callpals executed
system.cpu00.kern.callpal::rti                    105     15.20%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  691                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             107                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              19                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         437.405126                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              6032                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs              19                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          317.473684                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   415.342749                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    22.062377                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.811216                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.043091                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.854307                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           87889                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          87889                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        27112                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         27112                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        15315                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        15315                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          747                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          747                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          644                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          644                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        42427                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          42427                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        42427                       # number of overall hits
system.cpu00.dcache.overall_hits::total         42427                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           42                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           34                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           10                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           11                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data           76                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data           76                       # number of overall misses
system.cpu00.dcache.overall_misses::total           76                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        27154                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        27154                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        15349                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        15349                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          655                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          655                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        42503                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        42503                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        42503                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        42503                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.001547                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.001547                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002215                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002215                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.013210                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.013210                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.016794                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.016794                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.001788                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.001788                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.001788                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.001788                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu00.dcache.writebacks::total              11                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             111                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             36374                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             111                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          327.693694                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   477.042397                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    34.957603                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.931723                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.068277                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          288569                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         288569                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       144118                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        144118                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       144118                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         144118                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       144118                       # number of overall hits
system.cpu00.icache.overall_hits::total        144118                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          111                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          111                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          111                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          111                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          111                       # number of overall misses
system.cpu00.icache.overall_misses::total          111                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       144229                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       144229                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       144229                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       144229                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       144229                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       144229                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000770                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000770                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000770                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000770                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000770                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000770                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          111                       # number of writebacks
system.cpu00.icache.writebacks::total             111                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       36                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      8     25.00%     25.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     2      6.25%     31.25% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      3.12%     34.38% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    21     65.62%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 32                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       8     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      2     11.11%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      5.56%     61.11% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      7     38.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  18                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             1840785000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31               1058500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         1842106000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.562500                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  26     78.79%     78.79% # number of callpals executed
system.cpu01.kern.callpal::rdps                     4     12.12%     90.91% # number of callpals executed
system.cpu01.kern.callpal::rti                      3      9.09%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   33                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 3                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               5                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         306.742224                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs               191                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           38.200000                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   294.160100                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    12.582124                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.574531                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.024574                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.599106                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            2239                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           2239                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          690                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           690                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          385                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          385                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            9                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            5                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data         1075                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           1075                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data         1075                       # number of overall hits
system.cpu01.dcache.overall_hits::total          1075                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           10                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            6                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            6                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           16                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           16                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           16                       # number of overall misses
system.cpu01.dcache.overall_misses::total           16                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          700                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          700                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          391                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          391                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data         1091                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         1091                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data         1091                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         1091                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.014286                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.014286                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.015345                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.015345                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.545455                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.545455                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.014665                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.014665                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.014665                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.014665                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu01.dcache.writebacks::total               1                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               2                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs               658                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 329                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   487.466922                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst     9.533078                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.952084                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.018619                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            6334                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           6334                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         3164                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          3164                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         3164                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           3164                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         3164                       # number of overall hits
system.cpu01.icache.overall_hits::total          3164                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst            2                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst            2                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst            2                       # number of overall misses
system.cpu01.icache.overall_misses::total            2                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         3166                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         3166                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         3166                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         3166                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         3166                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         3166                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000632                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000632                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000632                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000632                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000632                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000632                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu01.icache.writebacks::total               2                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    105                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     7954                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   1992     40.29%     40.29% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    32      0.65%     40.94% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     2      0.04%     40.98% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  2918     59.02%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               4944                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1989     49.58%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     32      0.80%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      2      0.05%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1989     49.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                4012                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             2049385000     84.14%     84.14% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               2288000      0.09%     84.24% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 98000      0.00%     84.24% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             383790500     15.76%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         2435561500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998494                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.681631                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.811489                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                        3      2.61%      2.61% # number of syscalls executed
system.cpu02.kern.syscall::4                        4      3.48%      6.09% # number of syscalls executed
system.cpu02.kern.syscall::17                      47     40.87%     46.96% # number of syscalls executed
system.cpu02.kern.syscall::19                       3      2.61%     49.57% # number of syscalls executed
system.cpu02.kern.syscall::45                       2      1.74%     51.30% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.87%     52.17% # number of syscalls executed
system.cpu02.kern.syscall::71                      52     45.22%     97.39% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.87%     98.26% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.87%     99.13% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.87%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  115                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.26%      0.26% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 134      2.20%      2.46% # number of callpals executed
system.cpu02.kern.callpal::tbi                      3      0.05%      2.51% # number of callpals executed
system.cpu02.kern.callpal::swpipl                4338     71.07%     73.57% # number of callpals executed
system.cpu02.kern.callpal::rdps                   167      2.74%     76.31% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.02%     76.33% # number of callpals executed
system.cpu02.kern.callpal::rti                    572      9.37%     85.70% # number of callpals executed
system.cpu02.kern.callpal::callsys                127      2.08%     87.78% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.02%     87.79% # number of callpals executed
system.cpu02.kern.callpal::rdunique               744     12.19%     99.98% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.02%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 6104                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             705                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               536                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               535                      
system.cpu02.kern.mode_good::user                 536                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.758865                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.863014                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       2551779500     79.07%     79.07% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          675259000     20.93%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    134                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           81818                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         466.473550                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1167502                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           81818                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           14.269501                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.122620                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   447.350929                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.037349                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.873732                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.911081                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          417                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2587924                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2587924                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       511473                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        511473                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       641032                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       641032                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         8522                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         8522                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data         9247                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         9247                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data      1152505                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1152505                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data      1152505                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1152505                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        29017                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        29017                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data        52538                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        52538                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          880                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          880                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          129                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          129                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        81555                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        81555                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        81555                       # number of overall misses
system.cpu02.dcache.overall_misses::total        81555                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       540490                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       540490                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       693570                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       693570                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data         9402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         9402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data         9376                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         9376                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data      1234060                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1234060                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data      1234060                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1234060                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.053686                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.053686                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.075750                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.075750                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.093597                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.093597                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.013759                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.013759                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.066087                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.066087                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.066087                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.066087                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        61609                       # number of writebacks
system.cpu02.dcache.writebacks::total           61609                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           48693                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           2925977                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           48693                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           60.090300                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    55.525832                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   456.474168                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.108449                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.891551                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          262                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         7244905                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        7244905                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      3549413                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       3549413                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      3549413                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        3549413                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      3549413                       # number of overall hits
system.cpu02.icache.overall_hits::total       3549413                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        48693                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        48693                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        48693                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        48693                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        48693                       # number of overall misses
system.cpu02.icache.overall_misses::total        48693                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      3598106                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      3598106                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      3598106                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      3598106                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      3598106                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      3598106                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.013533                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.013533                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.013533                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.013533                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.013533                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.013533                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        48693                       # number of writebacks
system.cpu02.icache.writebacks::total           48693                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      101                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     32     36.36%     36.36% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     2      2.27%     38.64% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      2.27%     40.91% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    52     59.09%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                 88                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      32     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      2      3.03%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      3.03%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     30     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  66                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             1835130000     99.63%     99.63% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 98000      0.01%     99.63% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.02%     99.65% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               6462500      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         1842021000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.576923                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.750000                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      3.19%      3.19% # number of callpals executed
system.cpu03.kern.callpal::swpipl                  80     85.11%     88.30% # number of callpals executed
system.cpu03.kern.callpal::rdps                     7      7.45%     95.74% # number of callpals executed
system.cpu03.kern.callpal::rti                      4      4.26%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                   94                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               7                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             603                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         416.832118                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10543                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             603                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           17.484245                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   138.295243                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   278.536875                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.270108                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.544017                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.814125                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           18473                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          18473                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data         4436                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4436                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         3561                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         3561                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data           67                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data           73                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data         7997                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7997                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data         7997                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7997                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          461                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          461                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          254                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           23                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           13                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          715                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          715                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          715                       # number of overall misses
system.cpu03.dcache.overall_misses::total          715                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data         4897                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4897                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         3815                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         3815                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data         8712                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8712                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data         8712                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8712                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.094139                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.094139                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.066579                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.066579                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.255556                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.255556                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.151163                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.151163                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.082071                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.082071                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.082071                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.082071                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          258                       # number of writebacks
system.cpu03.dcache.writebacks::total             258                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1022                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             63226                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1022                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           61.864971                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    98.649387                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   413.350613                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.192675                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.807325                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           54752                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          54752                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        25843                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         25843                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        25843                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          25843                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        25843                       # number of overall hits
system.cpu03.icache.overall_hits::total         25843                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1022                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1022                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1022                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1022                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1022                       # number of overall misses
system.cpu03.icache.overall_misses::total         1022                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        26865                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        26865                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        26865                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        26865                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        26865                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        26865                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.038042                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.038042                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.038042                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.038042                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.038042                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.038042                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1022                       # number of writebacks
system.cpu03.icache.writebacks::total            1022                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                       36                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                      8     25.00%     25.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     2      6.25%     31.25% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      3.12%     34.38% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    21     65.62%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                 32                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                       8     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      2     11.11%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      5.56%     61.11% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                      7     38.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                  18                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             1840657000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31               1059500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         1841979000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.562500                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                  26     78.79%     78.79% # number of callpals executed
system.cpu04.kern.callpal::rdps                     4     12.12%     90.91% # number of callpals executed
system.cpu04.kern.callpal::rti                      3      9.09%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                   33                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements               8                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         354.500979                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs                21                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            2.625000                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   354.500979                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.692385                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.692385                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            2302                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           2302                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data          712                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total           712                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data          383                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          383                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           11                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data            4                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data         1095                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           1095                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data         1095                       # number of overall hits
system.cpu04.dcache.overall_hits::total          1095                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data           15                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data            8                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data            7                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data           23                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           23                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data           23                       # number of overall misses
system.cpu04.dcache.overall_misses::total           23                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data          727                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total          727                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data          391                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          391                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data         1118                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         1118                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data         1118                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         1118                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.020633                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.020633                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.020460                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.020460                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.020572                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.020572                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.020572                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.020572                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu04.dcache.writebacks::total               3                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               7                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs               180                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs               7                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           25.714286                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst            2                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          510                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.003906                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.996094                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            6461                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           6461                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst         3220                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          3220                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst         3220                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           3220                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst         3220                       # number of overall hits
system.cpu04.icache.overall_hits::total          3220                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst            7                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst            7                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst            7                       # number of overall misses
system.cpu04.icache.overall_misses::total            7                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst         3227                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         3227                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst         3227                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         3227                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst         3227                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         3227                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.002169                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.002169                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.002169                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.002169                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.002169                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.002169                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks            7                       # number of writebacks
system.cpu04.icache.writebacks::total               7                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       36                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      8     25.00%     25.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     2      6.25%     31.25% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      3.12%     34.38% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    21     65.62%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 32                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       8     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      2     11.11%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      5.56%     61.11% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      7     38.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  18                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             1840615000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               1058500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         1841936000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.562500                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  26     78.79%     78.79% # number of callpals executed
system.cpu05.kern.callpal::rdps                     4     12.12%     90.91% # number of callpals executed
system.cpu05.kern.callpal::rti                      3      9.09%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   33                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               8                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         439.034379                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs                32                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs                   4                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   439.034379                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.857489                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.857489                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          436                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            2326                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           2326                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          717                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           717                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          385                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          385                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           12                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            5                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data         1102                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           1102                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data         1102                       # number of overall hits
system.cpu05.dcache.overall_hits::total          1102                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           19                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            6                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           25                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           25                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           25                       # number of overall misses
system.cpu05.dcache.overall_misses::total           25                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          736                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          736                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          391                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          391                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data         1127                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         1127                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data         1127                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         1127                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.025815                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.025815                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.015345                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.015345                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.545455                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.545455                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.022183                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.022183                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.022183                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.022183                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu05.dcache.writebacks::total               3                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               5                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs               491                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           98.200000                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            6517                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           6517                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         3251                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          3251                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         3251                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           3251                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         3251                       # number of overall hits
system.cpu05.icache.overall_hits::total          3251                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst            5                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst            5                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst            5                       # number of overall misses
system.cpu05.icache.overall_misses::total            5                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         3256                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         3256                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         3256                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         3256                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         3256                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         3256                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.001536                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.001536                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.001536                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.001536                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.001536                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.001536                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks            5                       # number of writebacks
system.cpu05.icache.writebacks::total               5                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       36                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                      8     25.00%     25.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     2      6.25%     31.25% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      3.12%     34.38% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    21     65.62%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 32                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                       8     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      2     11.11%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      5.56%     61.11% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      7     38.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  18                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             1840572000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               1059500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         1841894000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.562500                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  26     78.79%     78.79% # number of callpals executed
system.cpu06.kern.callpal::rdps                     4     12.12%     90.91% # number of callpals executed
system.cpu06.kern.callpal::rti                      3      9.09%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   33                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              38                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         423.097802                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               216                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              38                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            5.684211                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   423.097802                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.826363                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.826363                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          420                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            2403                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           2403                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          690                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           690                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          383                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          383                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           12                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            5                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         1073                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           1073                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         1073                       # number of overall hits
system.cpu06.dcache.overall_hits::total          1073                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           61                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            8                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            3                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            6                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           69                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           69                       # number of overall misses
system.cpu06.dcache.overall_misses::total           69                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          751                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          751                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          391                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          391                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data         1142                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         1142                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data         1142                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         1142                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.081225                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.081225                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.020460                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.020460                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.545455                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.545455                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.060420                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.060420                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.060420                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.060420                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu06.dcache.writebacks::total              20                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              94                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              8006                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              94                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           85.170213                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            6668                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           6668                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         3193                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          3193                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         3193                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           3193                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         3193                       # number of overall hits
system.cpu06.icache.overall_hits::total          3193                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst           94                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           94                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst           94                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           94                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst           94                       # number of overall misses
system.cpu06.icache.overall_misses::total           94                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         3287                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         3287                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         3287                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         3287                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         3287                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         3287                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.028598                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.028598                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.028598                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.028598                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.028598                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.028598                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           94                       # number of writebacks
system.cpu06.icache.writebacks::total              94                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       36                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      8     25.00%     25.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     2      6.25%     31.25% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      3.12%     34.38% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    21     65.62%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 32                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       8     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      2     11.11%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      5.56%     61.11% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      7     38.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  18                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             1840476000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               1058500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         1841797000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.562500                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  26     78.79%     78.79% # number of callpals executed
system.cpu07.kern.callpal::rdps                     4     12.12%     90.91% # number of callpals executed
system.cpu07.kern.callpal::rti                      3      9.09%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   33                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              41                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         446.316379                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs               267                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              41                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            6.512195                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   446.316379                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.871712                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.871712                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            2427                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           2427                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          694                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           694                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          383                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          383                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           14                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            5                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data         1077                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           1077                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data         1077                       # number of overall hits
system.cpu07.dcache.overall_hits::total          1077                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           66                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            8                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           74                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           74                       # number of overall misses
system.cpu07.dcache.overall_misses::total           74                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          760                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          760                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          391                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          391                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data         1151                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         1151                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data         1151                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         1151                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.086842                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.086842                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.020460                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.020460                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.545455                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.545455                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.064292                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.064292                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.064292                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.064292                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu07.dcache.writebacks::total              14                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              93                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             18204                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              93                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          195.741935                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    99.733410                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   406.266590                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.194792                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.793489                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          469                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            6725                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           6725                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         3223                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          3223                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         3223                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           3223                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         3223                       # number of overall hits
system.cpu07.icache.overall_hits::total          3223                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst           93                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst           93                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst           93                       # number of overall misses
system.cpu07.icache.overall_misses::total           93                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         3316                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         3316                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         3316                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         3316                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         3316                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         3316                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.028046                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.028046                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.028046                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.028046                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.028046                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.028046                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           93                       # number of writebacks
system.cpu07.icache.writebacks::total              93                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      710                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    178     45.88%     45.88% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     2      0.52%     46.39% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.26%     46.65% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   207     53.35%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                388                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     178     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    177     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 358                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             1619156000     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 98000      0.01%     99.08% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.01%     99.09% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              14828500      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         1634247000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.855072                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.922680                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.24%      0.24% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  15      3.59%      3.83% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.48%      4.31% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 360     86.12%     90.43% # number of callpals executed
system.cpu08.kern.callpal::rdps                     4      0.96%     91.39% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.24%     91.63% # number of callpals executed
system.cpu08.kern.callpal::rti                     25      5.98%     97.61% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      2.15%     99.76% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.24%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  418                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              41                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                23                      
system.cpu08.kern.mode_good::user                  22                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.560976                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         69755500     27.77%     27.77% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user          181399000     72.23%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     15                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5950                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         499.837126                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            184699                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5950                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           31.041849                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   499.837126                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.976244                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.976244                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          373170                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         373170                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       105308                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        105308                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        70958                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        70958                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          550                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          550                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          614                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          614                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       176266                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         176266                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       176266                       # number of overall hits
system.cpu08.dcache.overall_hits::total        176266                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         3394                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         3394                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2612                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2612                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          110                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           39                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         6006                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         6006                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         6006                       # number of overall misses
system.cpu08.dcache.overall_misses::total         6006                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       108702                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       108702                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        73570                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        73570                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       182272                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       182272                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       182272                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       182272                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.031223                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.031223                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.035504                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.035504                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.059724                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.059724                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.032951                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.032951                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.032951                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.032951                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3706                       # number of writebacks
system.cpu08.dcache.writebacks::total            3706                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            2890                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999916                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            581510                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            2890                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          201.214533                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.011779                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.988137                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000023                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999977                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1023161                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1023161                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       507244                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        507244                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       507244                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         507244                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       507244                       # number of overall hits
system.cpu08.icache.overall_hits::total        507244                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         2891                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2891                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         2891                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2891                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         2891                       # number of overall misses
system.cpu08.icache.overall_misses::total         2891                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       510135                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       510135                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       510135                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       510135                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       510135                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       510135                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.005667                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.005667                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.005667                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.005667                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.005667                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.005667                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         2890                       # number of writebacks
system.cpu08.icache.writebacks::total            2890                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      864                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    117     45.00%     45.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     2      0.77%     45.77% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.77%     46.54% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   139     53.46%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                260                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     117     49.58%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      2      0.85%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.85%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    115     48.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 236                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             1831504500     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 98000      0.01%     99.45% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.02%     99.46% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31               9876000      0.54%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         1841809000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.827338                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.907692                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  58     17.31%     17.31% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      1.19%     18.51% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 184     54.93%     73.43% # number of callpals executed
system.cpu09.kern.callpal::rdps                     7      2.09%     75.52% # number of callpals executed
system.cpu09.kern.callpal::rti                     72     21.49%     97.01% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      2.69%     99.70% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.30%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  335                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             130                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                68                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                68                      
system.cpu09.kern.mode_good::user                  68                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.523077                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.686869                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1407161000     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            9088000      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2539                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         432.344342                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             49417                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2539                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.463174                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    40.408295                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   391.936047                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.078922                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.765500                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.844423                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           91315                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          91315                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        25741                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         25741                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        14914                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        14914                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          441                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          441                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          462                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          462                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        40655                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          40655                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        40655                       # number of overall hits
system.cpu09.dcache.overall_hits::total         40655                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         1879                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1879                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          804                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          804                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           50                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           20                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2683                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2683                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2683                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2683                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        27620                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        27620                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        15718                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        15718                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        43338                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        43338                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        43338                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        43338                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.068030                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.068030                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.051152                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.051152                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.101833                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.101833                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.041494                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.041494                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.061909                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.061909                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.061909                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.061909                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1292                       # number of writebacks
system.cpu09.dcache.writebacks::total            1292                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1769                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            151064                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1769                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           85.395138                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    80.619108                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   431.380892                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.157459                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.842541                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          312565                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         312565                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       153629                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        153629                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       153629                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         153629                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       153629                       # number of overall hits
system.cpu09.icache.overall_hits::total        153629                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1769                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1769                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1769                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1769                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1769                       # number of overall misses
system.cpu09.icache.overall_misses::total         1769                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       155398                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       155398                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       155398                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       155398                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       155398                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       155398                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.011384                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.011384                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.011384                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.011384                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.011384                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011384                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1769                       # number of writebacks
system.cpu09.icache.writebacks::total            1769                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       36                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      8     25.00%     25.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     2      6.25%     31.25% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      3.12%     34.38% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    21     65.62%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 32                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       8     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      2     11.11%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      5.56%     61.11% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      7     38.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  18                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             1840445000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               1058500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         1841766000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.562500                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  26     78.79%     78.79% # number of callpals executed
system.cpu10.kern.callpal::rdps                     4     12.12%     90.91% # number of callpals executed
system.cpu10.kern.callpal::rti                      3      9.09%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   33                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               8                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         395.862146                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            0.250000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   383.145310                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    12.716836                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.748331                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.024838                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.773168                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            2474                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           2474                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          758                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           758                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          384                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          384                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           17                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            4                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data         1142                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           1142                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data         1142                       # number of overall hits
system.cpu10.dcache.overall_hits::total          1142                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           38                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            7                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            7                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           45                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           45                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           45                       # number of overall misses
system.cpu10.dcache.overall_misses::total           45                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          796                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          796                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          391                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          391                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data         1187                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data         1187                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.047739                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.047739                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.017903                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.017903                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.037911                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.037911                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.037911                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.037911                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               2                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs               450                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 225                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   415.466922                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst     9.533078                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.811459                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.018619                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            6814                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           6814                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         3404                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          3404                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         3404                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           3404                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         3404                       # number of overall hits
system.cpu10.icache.overall_hits::total          3404                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst            2                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.cpu10.icache.overall_misses::total            2                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         3406                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         3406                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         3406                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         3406                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         3406                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         3406                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000587                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000587                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000587                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000587                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000587                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000587                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu10.icache.writebacks::total               2                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       36                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      8     25.00%     25.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     2      6.25%     31.25% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      3.12%     34.38% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    21     65.62%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 32                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       8     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      2     11.11%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      5.56%     61.11% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      7     38.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  18                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             1840402500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31               1058500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         1841723500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.562500                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  26     78.79%     78.79% # number of callpals executed
system.cpu11.kern.callpal::rdps                     4     12.12%     90.91% # number of callpals executed
system.cpu11.kern.callpal::rti                      3      9.09%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   33                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               4                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         390.862126                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   377.145310                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    13.716816                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.736612                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.026791                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.763403                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            2499                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           2499                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          771                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           771                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          386                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          386                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           18                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            5                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data         1157                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           1157                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data         1157                       # number of overall hits
system.cpu11.dcache.overall_hits::total          1157                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           37                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            5                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           42                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           42                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           42                       # number of overall misses
system.cpu11.dcache.overall_misses::total           42                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          808                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          808                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          391                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          391                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data         1199                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         1199                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data         1199                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         1199                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.045792                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.045792                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.012788                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.012788                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.545455                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.545455                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.035029                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.035029                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.035029                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.035029                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               2                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs               450                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 225                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   415.466922                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst     9.533078                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.811459                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.018619                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            6874                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           6874                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         3434                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          3434                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         3434                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           3434                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         3434                       # number of overall hits
system.cpu11.icache.overall_hits::total          3434                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst            2                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst            2                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst            2                       # number of overall misses
system.cpu11.icache.overall_misses::total            2                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         3436                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         3436                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         3436                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         3436                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         3436                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         3436                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000582                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000582                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000582                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000582                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000582                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000582                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu11.icache.writebacks::total               2                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       36                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      8     25.00%     25.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     2      6.25%     31.25% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      3.12%     34.38% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    21     65.62%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 32                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       8     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      2     11.11%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      5.56%     61.11% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      7     38.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  18                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             1840360000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               1058500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         1841681000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.562500                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  26     78.79%     78.79% # number of callpals executed
system.cpu12.kern.callpal::rdps                     4     12.12%     90.91% # number of callpals executed
system.cpu12.kern.callpal::rti                      3      9.09%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   33                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               4                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         394.862092                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   383.145310                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    11.716782                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.748331                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.022884                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.771215                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            2528                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           2528                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          780                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           780                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          386                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          386                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           19                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            5                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data         1166                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           1166                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data         1166                       # number of overall hits
system.cpu12.dcache.overall_hits::total          1166                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           40                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            5                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            6                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           45                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           45                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           45                       # number of overall misses
system.cpu12.dcache.overall_misses::total           45                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          820                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          820                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          391                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          391                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data         1211                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         1211                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data         1211                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         1211                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.048780                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.048780                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.012788                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.012788                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.545455                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.545455                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.037159                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.037159                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.037159                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.037159                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               2                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs               450                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 225                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   415.466922                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst     9.533078                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.811459                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.018619                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            6934                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           6934                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         3464                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          3464                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         3464                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           3464                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         3464                       # number of overall hits
system.cpu12.icache.overall_hits::total          3464                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst            2                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst            2                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst            2                       # number of overall misses
system.cpu12.icache.overall_misses::total            2                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         3466                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         3466                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         3466                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         3466                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         3466                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         3466                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000577                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000577                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000577                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000577                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000577                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000577                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu12.icache.writebacks::total               2                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       36                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      8     25.00%     25.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     2      6.25%     31.25% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      3.12%     34.38% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    21     65.62%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 32                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       8     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      2     11.11%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      5.56%     61.11% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      7     38.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  18                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             1840317500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31               1058500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         1841638500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.562500                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  26     78.79%     78.79% # number of callpals executed
system.cpu13.kern.callpal::rdps                     4     12.12%     90.91% # number of callpals executed
system.cpu13.kern.callpal::rti                      3      9.09%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   33                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               5                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         404.022362                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   390.305614                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    13.716747                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.762316                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.026791                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.789106                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            2557                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           2557                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          789                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           789                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          384                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          384                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           20                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            4                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data         1173                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           1173                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data         1173                       # number of overall hits
system.cpu13.dcache.overall_hits::total          1173                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           43                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            7                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            7                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           50                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           50                       # number of overall misses
system.cpu13.dcache.overall_misses::total           50                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          832                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          832                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          391                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          391                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data         1223                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         1223                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data         1223                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         1223                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.051683                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.051683                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.017903                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.017903                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.040883                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.040883                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.040883                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.040883                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               2                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs               450                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 225                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   415.466922                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst     9.533078                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.811459                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.018619                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            6994                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           6994                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         3494                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          3494                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         3494                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           3494                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         3494                       # number of overall hits
system.cpu13.icache.overall_hits::total          3494                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst            2                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst            2                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst            2                       # number of overall misses
system.cpu13.icache.overall_misses::total            2                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         3496                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         3496                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         3496                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         3496                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         3496                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         3496                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000572                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000572                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu13.icache.writebacks::total               2                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       36                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      8     25.00%     25.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     2      6.25%     31.25% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      3.12%     34.38% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    21     65.62%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 32                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       8     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      2     11.11%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      5.56%     61.11% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      7     38.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  18                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             1840275000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               1058500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         1841596000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.562500                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  26     78.79%     78.79% # number of callpals executed
system.cpu14.kern.callpal::rdps                     4     12.12%     90.91% # number of callpals executed
system.cpu14.kern.callpal::rti                      3      9.09%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   33                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               7                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         396.022347                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs               182                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               7                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                  26                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   384.305633                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    11.716713                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.750597                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.022884                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.773481                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            2588                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           2588                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          796                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           796                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          385                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          385                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           21                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            4                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data         1181                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           1181                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data         1181                       # number of overall hits
system.cpu14.dcache.overall_hits::total          1181                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           48                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            6                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           54                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           54                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           54                       # number of overall misses
system.cpu14.dcache.overall_misses::total           54                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          844                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          844                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          391                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          391                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data         1235                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         1235                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data         1235                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         1235                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.056872                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.056872                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.015345                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.015345                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.043725                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.043725                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.043725                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.043725                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu14.dcache.writebacks::total               2                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               2                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs               450                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 225                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   415.466922                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst     9.533078                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.811459                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.018619                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            7054                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           7054                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         3524                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          3524                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         3524                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           3524                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         3524                       # number of overall hits
system.cpu14.icache.overall_hits::total          3524                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst            2                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst            2                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst            2                       # number of overall misses
system.cpu14.icache.overall_misses::total            2                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         3526                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         3526                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         3526                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         3526                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         3526                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         3526                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000567                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000567                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000567                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000567                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000567                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000567                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu14.icache.writebacks::total               2                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      8     23.53%     23.53% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     2      5.88%     29.41% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      5.88%     35.29% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       8     40.00%     40.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      2     10.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     10.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             1840142000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31               1074000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         1841509000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu15.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu15.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   35                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               6                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         455.860724                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs               122                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           20.333333                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   434.466024                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    21.394700                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.848566                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.041787                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.890353                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            2678                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           2678                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          825                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           825                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          391                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          391                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data           22                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            4                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data         1216                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           1216                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data         1216                       # number of overall hits
system.cpu15.dcache.overall_hits::total          1216                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           48                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           12                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            8                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           60                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           60                       # number of overall misses
system.cpu15.dcache.overall_misses::total           60                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data          873                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total          873                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          403                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          403                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data         1276                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         1276                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data         1276                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         1276                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.054983                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.054983                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.029777                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.029777                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.047022                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.047022                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.047022                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.047022                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.dcache.writebacks::total               2                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               2                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs               338                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 169                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   421.466923                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst     9.533077                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.823178                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.018619                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            7296                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           7296                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         3645                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          3645                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         3645                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           3645                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         3645                       # number of overall hits
system.cpu15.icache.overall_hits::total          3645                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst            2                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst            2                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst            2                       # number of overall misses
system.cpu15.icache.overall_misses::total            2                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         3647                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         3647                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         3647                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         3647                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         3647                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         3647                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000548                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000548                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000548                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000548                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000548                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000548                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.icache.writebacks::total               2                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1023                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1023                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26197                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26197                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1050                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4884                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1615140                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                25218                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           66                       # number of demand (read+write) misses
system.iocache.demand_misses::total                66                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           66                       # number of overall misses
system.iocache.overall_misses::total               66                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           66                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           66                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        266255                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       112559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        48638                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           16193                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        11453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         4740                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 953                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              81595                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1006                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1006                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        61919                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        29380                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            13049                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              282                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            184                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             466                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             52580                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            52580                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          50027                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         30615                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side          292                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         2294                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           55                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side       126147                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side       241419                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         2482                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         1902                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side           73                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side          242                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side          187                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side          243                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          203                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 375642                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        11584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         7000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      4957056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      9208812                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        93440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        61172                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side         1368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         1624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         5592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         9600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         5464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                14374000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           276928                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            544735                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.380787                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.251623                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  471920     86.63%     86.63% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   27219      5.00%     91.63% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   18119      3.33%     94.96% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    6922      1.27%     96.23% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    4080      0.75%     96.98% # Request fanout histogram
system.l2bus0.snoop_fanout::5                    3399      0.62%     97.60% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    2001      0.37%     97.97% # Request fanout histogram
system.l2bus0.snoop_fanout::7                   10716      1.97%     99.93% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     359      0.07%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              544735                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         27124                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        12768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         2978                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           12284                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         9571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         2713                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              10376                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 39                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                39                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         5002                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3671                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             2872                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              197                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            100                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             297                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              3261                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             3261                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4672                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          5700                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         8298                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        17898                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         4692                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         7830                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          125                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          152                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  39491                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       346048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       621216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       187072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       255092                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         2584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         2520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         2712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         2904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         3352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side         3480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1427812                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           187640                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            214468                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.191791                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.979334                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  198181     92.41%     92.41% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   11560      5.39%     97.80% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     606      0.28%     98.08% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      61      0.03%     98.11% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      60      0.03%     98.13% # Request fanout histogram
system.l2bus1.snoop_fanout::5                     144      0.07%     98.20% # Request fanout histogram
system.l2bus1.snoop_fanout::6                    1078      0.50%     98.70% # Request fanout histogram
system.l2bus1.snoop_fanout::7                    1474      0.69%     99.39% # Request fanout histogram
system.l2bus1.snoop_fanout::8                    1304      0.61%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              214468                       # Request fanout histogram
system.l2cache0.tags.replacements               60341                       # number of replacements
system.l2cache0.tags.tagsinuse            3902.985060                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 96466                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               60341                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.598681                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1906.174705                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data     0.149897                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     1.944013                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     0.876808                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     0.013874                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     0.097120                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   925.751988                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   533.053331                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    53.828854                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    11.067795                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     0.408101                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     0.165418                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.136966                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     0.154117                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   136.432823                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   103.598973                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst   108.253690                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   119.876586                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.465375                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000037                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.000475                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000214                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000024                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.226014                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.130140                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.013142                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.002702                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000100                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.000040                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000033                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.000038                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.033309                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.025293                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.026429                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.029267                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.952877                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4038                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          954                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2601                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.985840                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             2008466                       # Number of tag accesses
system.l2cache0.tags.data_accesses            2008466                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        61919                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        61919                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        29380                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        29380                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data         5352                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           18                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            5370                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst           70                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst            1                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst        41042                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst          694                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst            6                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst            5                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst           91                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst           65                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        41974                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data           15                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data            4                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data        24083                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data          255                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data            5                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data            6                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data           28                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data           24                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        24420                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst           70                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data           15                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data            4                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst        41042                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data        29435                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst          694                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data          273                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst            6                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data            5                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst            5                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data            6                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst           91                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data           28                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst           65                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data           24                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              71764                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst           70                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data           15                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data            4                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst        41042                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data        29435                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst          694                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data          273                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst            6                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data            5                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst            5                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data            6                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst           91                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data           28                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst           65                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data           24                       # number of overall hits
system.l2cache0.overall_hits::total             71764                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data           19                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          129                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data            9                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            7                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          184                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data           99                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          124                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data            7                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data        46963                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          182                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total         47161                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst           41                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst            1                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         7651                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          328                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst            1                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst            3                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst           28                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         8053                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data            9                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data            2                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data         5005                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          140                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data           19                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data           25                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5200                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst           41                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data           16                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         7651                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data        51968                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          328                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data          322                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data           22                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst           28                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data           28                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            60414                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst           41                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data           16                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         7651                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data        51968                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          328                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data          322                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst            3                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data           22                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst           28                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data           28                       # number of overall misses
system.l2cache0.overall_misses::total           60414                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        61919                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        61919                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        29380                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        29380                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          132                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          188                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          124                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data        52315                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          200                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        52531                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst          111                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst        48693                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1022                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst           94                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst           93                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        50027                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data        29088                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data          395                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        29620                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst          111                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data           31                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst            2                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data            7                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst        48693                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data        81403                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1022                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data          595                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst            7                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data            6                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst            5                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data            7                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst           94                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data           50                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst           93                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data           52                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         132178                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst          111                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data           31                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst            2                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data            7                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst        48693                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data        81403                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1022                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data          595                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst            7                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data            6                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst            5                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data            7                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst           94                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data           50                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst           93                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data           52                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        132178                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.977273                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.978723                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.897697                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.910000                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.897775                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.369369                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.157127                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.320939                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.142857                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.031915                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.301075                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.160973                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.375000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.172064                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.354430                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.404255                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.510204                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.175557                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.369369                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.516129                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.500000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.428571                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.157127                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.638404                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.320939                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.541176                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.142857                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.166667                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.142857                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.031915                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.440000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.301075                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.538462                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.457065                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.369369                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.516129                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.500000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.428571                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.157127                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.638404                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.320939                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.541176                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.142857                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.166667                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.142857                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.031915                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.440000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.301075                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.538462                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.457065                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks          46503                       # number of writebacks
system.l2cache0.writebacks::total               46503                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                9742                       # number of replacements
system.l2cache1.tags.tagsinuse            3875.661795                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  8465                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                9742                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.868918                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1536.711653                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     1.101877                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     2.130692                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     4.385256                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data     0.228582                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   419.785995                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   542.166264                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   694.932837                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   671.398772                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst     0.266589                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     2.553275                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.000001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.375174                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000269                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000520                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.001071                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.000056                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.102487                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.132365                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.169661                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.163916                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.000065                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000623                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.946206                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3852                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         3848                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.940430                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              214593                       # Number of tag accesses
system.l2cache1.tags.data_accesses             214593                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         5002                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         5002                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3671                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3671                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data          256                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           91                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             347                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst          893                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst          900                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst            1                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst            2                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst            2                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst            2                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst            2                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst            2                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         1804                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         1438                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data          854                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data           28                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2455                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst          893                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         1694                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst          900                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data          945                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data           28                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               4606                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst          893                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         1694                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst          900                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data          945                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data           28                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data           27                       # number of overall hits
system.l2cache1.overall_hits::total              4606                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          112                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data           26                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data            7                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            7                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data           11                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          179                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data           32                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            8                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            6                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           69                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data         2240                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          673                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          2914                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         1998                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          869                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2868                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         1976                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data          991                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            5                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         2979                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         1998                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         4216                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          869                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         1664                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            5                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             8761                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         1998                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         4216                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          869                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         1664                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            5                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            3                       # number of overall misses
system.l2cache1.overall_misses::total            8761                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         5002                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         5002                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3671                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3671                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          180                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         2496                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          764                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         3261                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         2891                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         1769                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4672                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         3414                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         1845                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5434                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         2891                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         5910                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         1769                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         2609                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data           32                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data           30                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data           30                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          13367                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         2891                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         5910                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         1769                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         2609                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data           32                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data           30                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data           30                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         13367                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.962963                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.994444                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.897436                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.880890                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.893591                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.691110                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.491238                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.613870                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.578793                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.537127                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.156250                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.035714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.035714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.035714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.066667                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.068966                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.548215                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.691110                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.713367                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.491238                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.637792                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.156250                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.035714                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.035714                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.035714                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.066667                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.100000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.655420                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.691110                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.713367                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.491238                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.637792                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.156250                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.035714                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.035714                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.035714                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.066667                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.100000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.655420                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5897                       # number of writebacks
system.l2cache1.writebacks::total                5897                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                957                       # Transaction distribution
system.membus0.trans_dist::ReadResp             18550                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1045                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1045                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        71924                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            8702                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             431                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           256                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            508                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            47344                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           47295                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        17593                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        25152                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        25152                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        23276                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       152064                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         3918                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       179258                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        11021                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           86                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        11107                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         2704                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        72885                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        75589                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                265954                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       665216                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      6175616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         4656                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      6845488                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       301184                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          228                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       301412                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        58368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1555584                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      1613952                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                8760852                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                          158567                       # Total snoops (count)
system.membus0.snoop_fanout::samples           334630                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.473421                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499294                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 176209     52.66%     52.66% # Request fanout histogram
system.membus0.snoop_fanout::3                 158421     47.34%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             334630                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp             10524                       # Transaction distribution
system.membus1.trans_dist::WriteReq                39                       # Transaction distribution
system.membus1.trans_dist::WriteResp               39                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        75120                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6191                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             441                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           144                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            438                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            73923                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           73876                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        10520                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        15052                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        11985                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        27037                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       224222                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total       224222                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                251259                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       635584                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       301988                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       937572                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      9271680                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      9271680                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total               10209252                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           29021                       # Total snoops (count)
system.membus1.snoop_fanout::samples           195687                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.146877                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.353985                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                 166945     85.31%     85.31% # Request fanout histogram
system.membus1.snoop_fanout::2                  28742     14.69%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             195687                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        73829                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.023622                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          135                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        73829                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.001829                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.514547                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000281                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     1.624104                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     1.730398                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.018290                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000189                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.135292                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000521                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.719659                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000018                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.101506                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.108150                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.001143                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000012                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.008456                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000033                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.938976                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      1310958                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      1310958                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        69280                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        69280                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data           20                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           20                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data           12                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data           32                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           33                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data           32                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           33                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          145                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          151                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           21                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           23                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data        46547                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          174                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data            2                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data            2                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total        46728                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         1876                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data         2764                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data           35                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         4689                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        24256                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        24256                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         1876                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data        49311                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          209                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data            7                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        51417                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         1876                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data        49311                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          209                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data            7                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        51417                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        69280                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        69280                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          145                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          151                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data        46567                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          174                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total        46748                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         1876                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data         2776                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         4702                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        24256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        24256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         1876                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data        49343                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          210                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data            7                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        51450                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         1876                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data        49343                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          210                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data            7                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        51450                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999571                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999572                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.995677                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.972222                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.997235                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999351                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.995238                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999359                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999351                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.995238                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999359                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        69245                       # number of writebacks
system.numa_caches_downward0.writebacks::total        69245                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         4461                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.656296                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           71                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         4461                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.015916                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.342208                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     7.313063                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     3.296784                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     2.514441                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.922982                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.266589                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000225                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.083888                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.457066                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.206049                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.157153                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.057686                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.016662                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000014                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.978518                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        62826                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        62826                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          276                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          276                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data           70                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data           16                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          117                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data           24                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           54                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data          156                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          163                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         1762                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         1253                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          855                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          393                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4275                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         1762                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         1409                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          855                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          400                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4438                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         1762                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         1409                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          855                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          400                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4438                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          276                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          276                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data           70                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          117                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           54                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data          156                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          163                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         1762                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         1254                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          855                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          393                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4276                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         1762                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         1410                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          855                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          400                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4439                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         1762                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         1410                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          855                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          400                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4439                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.999203                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999766                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.999291                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999775                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.999291                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999775                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          272                       # number of writebacks
system.numa_caches_downward1.writebacks::total          272                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         4459                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.657852                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           70                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         4459                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.015699                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.572583                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     7.739441                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     3.307101                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     1.816805                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.955132                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.266589                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000197                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.098286                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.483715                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.206694                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.113550                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.059696                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.016662                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000012                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.978616                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        62781                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        62781                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          272                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          272                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data           70                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data           16                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          117                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data           24                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           54                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data          156                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          163                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         1762                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         1252                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          855                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          393                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4274                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         1762                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         1408                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          855                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          400                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            4                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4437                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         1762                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         1408                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          855                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          400                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            4                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4437                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          272                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          272                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data           70                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          117                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           54                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data          156                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          163                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         1762                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         1253                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          855                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          393                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4275                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         1762                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         1409                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          855                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          400                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            4                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4438                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         1762                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         1409                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          855                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          400                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            4                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4438                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.999202                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999766                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.999290                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999775                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.999290                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999775                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          269                       # number of writebacks
system.numa_caches_upward0.writebacks::total          269                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        73796                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.288481                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          125                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        73796                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.001694                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.131773                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000272                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     2.131641                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     1.732959                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.020786                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.000166                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.270363                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000521                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.695736                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000017                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.133228                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.108310                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.001299                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000010                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.016898                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000033                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.955530                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      1334612                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      1334612                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        69245                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        69245                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data            6                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            6                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.inst            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data           13                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           16                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.inst            2                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data           19                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           22                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.inst            2                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data           19                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           22                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          148                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          154                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           21                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           23                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data        46538                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          174                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data            2                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data            2                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        24256                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        70975                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         1874                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data         2751                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data           34                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         4673                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         1874                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data        49289                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          208                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data            7                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        24257                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        75648                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         1874                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data        49289                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          208                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data            7                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        24257                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        75648                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        69245                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        69245                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          148                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          154                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data        46544                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          174                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        24256                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        70981                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         1876                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data         2764                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         4689                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         1876                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data        49308                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          209                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        24257                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        75670                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         1876                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data        49308                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          209                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        24257                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        75670                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999871                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999915                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst     0.998934                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.995297                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.971429                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.996588                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst     0.998934                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999615                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.995215                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999709                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst     0.998934                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999615                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.995215                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999709                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        69223                       # number of writebacks
system.numa_caches_upward1.writebacks::total        69223                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              28326                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             16526                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              44852                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             15731                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         15731                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                4871309                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            144229                       # Number of instructions committed
system.switch_cpus00.committedOps              144229                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       138534                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             13122                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         9553                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             138534                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       176341                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       107344                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               45063                       # number of memory refs
system.switch_cpus00.num_load_insts             28534                       # Number of load instructions
system.switch_cpus00.num_store_insts            16529                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4713610.547247                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     157698.452753                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.032373                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.967627                       # Percentage of idle cycles
system.switch_cpus00.Branches                   24573                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          650      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           91925     63.74%     64.19% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            118      0.08%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.27% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          30873     21.41%     85.67% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         16534     11.46%     97.14% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         4129      2.86%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           144229                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                711                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               405                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits               1116                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               487                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           487                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                3684215                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              3166                       # Number of instructions committed
system.switch_cpus01.committedOps                3166                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         3019                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls               134                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          221                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               3019                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         4064                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         2368                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                1119                       # number of memory refs
system.switch_cpus01.num_load_insts               711                       # Number of load instructions
system.switch_cpus01.num_store_insts              408                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     3681599.279232                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      2615.720768                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000710                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999290                       # Percentage of idle cycles
system.switch_cpus01.Branches                     420                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           20      0.63%      0.63% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            1839     58.09%     58.72% # Class of executed instruction
system.switch_cpus01.op_class::IntMult             10      0.32%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            734     23.18%     82.22% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           408     12.89%     95.10% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          155      4.90%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             3166                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             548399                       # DTB read hits
system.switch_cpus02.dtb.read_misses              597                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses         194920                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            703652                       # DTB write hits
system.switch_cpus02.dtb.write_misses             803                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  2                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses        160823                       # DTB write accesses
system.switch_cpus02.dtb.data_hits            1252051                       # DTB hits
system.switch_cpus02.dtb.data_misses             1400                       # DTB misses
system.switch_cpus02.dtb.data_acv                   2                       # DTB access violations
system.switch_cpus02.dtb.data_accesses         355743                       # DTB accesses
system.switch_cpus02.itb.fetch_hits           1420158                       # ITB hits
system.switch_cpus02.itb.fetch_misses             414                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses       1420572                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                4871239                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           3596704                       # Number of instructions committed
system.switch_cpus02.committedOps             3596704                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      3254829                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses       174595                       # Number of float alu accesses
system.switch_cpus02.num_func_calls             95255                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       289273                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            3254829                       # number of integer instructions
system.switch_cpus02.num_fp_insts              174595                       # number of float instructions
system.switch_cpus02.num_int_register_reads      4845429                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes      2166887                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads       117421                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes       115914                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs             1255693                       # number of memory refs
system.switch_cpus02.num_load_insts            550815                       # Number of load instructions
system.switch_cpus02.num_store_insts           704878                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     936652.953960                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     3934586.046040                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.807718                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.192282                       # Percentage of idle cycles
system.switch_cpus02.Branches                  407966                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass       227817      6.33%      6.33% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu         1947212     54.12%     60.45% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           5836      0.16%     60.61% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     60.61% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         57869      1.61%     62.22% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp           169      0.00%     62.22% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt         33644      0.94%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult          460      0.01%     63.17% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv         11158      0.31%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         564863     15.70%     79.18% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        705744     19.61%     98.80% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        43334      1.20%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          3598106                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits               4974                       # DTB read hits
system.switch_cpus03.dtb.read_misses                3                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             41                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              3910                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits               8884                       # DTB hits
system.switch_cpus03.dtb.data_misses                3                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             41                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              1243                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          1243                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                3684049                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             26862                       # Number of instructions committed
system.switch_cpus03.committedOps               26862                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        26064                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              1142                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         2594                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              26064                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads        36001                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        19045                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                8917                       # number of memory refs
system.switch_cpus03.num_load_insts              4994                       # Number of load instructions
system.switch_cpus03.num_store_insts             3923                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     3661839.116031                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     22209.883969                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.006029                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.993971                       # Percentage of idle cycles
system.switch_cpus03.Branches                    4050                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          229      0.85%      0.85% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           17056     63.49%     64.34% # Class of executed instruction
system.switch_cpus03.op_class::IntMult             61      0.23%     64.57% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.57% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.04%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus03.op_class::MemRead           5133     19.11%     83.71% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          3927     14.62%     98.33% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess          448      1.67%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            26865                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits                740                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits               406                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits               1146                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits               487                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses           487                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                3683961                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts              3227                       # Number of instructions committed
system.switch_cpus04.committedOps                3227                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses         3082                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls               134                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts          248                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts               3082                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads         4131                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes         2404                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs                1149                       # number of memory refs
system.switch_cpus04.num_load_insts               740                       # Number of load instructions
system.switch_cpus04.num_store_insts              409                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     3681295.017592                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles      2665.982408                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.000724                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.999276                       # Percentage of idle cycles
system.switch_cpus04.Branches                     449                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass           16      0.50%      0.50% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu            1874     58.07%     58.57% # Class of executed instruction
system.switch_cpus04.op_class::IntMult             10      0.31%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus04.op_class::MemRead            763     23.64%     82.52% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite           409     12.67%     95.20% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess          155      4.80%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total             3227                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                750                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               408                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits               1158                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               487                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           487                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                3683875                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              3256                       # Number of instructions committed
system.switch_cpus05.committedOps                3256                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         3106                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls               134                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          263                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               3106                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         4154                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         2413                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                1161                       # number of memory refs
system.switch_cpus05.num_load_insts               750                       # Number of load instructions
system.switch_cpus05.num_store_insts              411                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3681185.099777                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      2689.900223                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000730                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999270                       # Percentage of idle cycles
system.switch_cpus05.Branches                     465                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           20      0.61%      0.61% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            1887     57.95%     58.57% # Class of executed instruction
system.switch_cpus05.op_class::IntMult             10      0.31%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            773     23.74%     82.62% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           411     12.62%     95.24% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          155      4.76%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             3256                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                766                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               408                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits               1174                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               487                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           487                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                3683791                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              3287                       # Number of instructions committed
system.switch_cpus06.committedOps                3287                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         3140                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls               134                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          276                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               3140                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         4191                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         2434                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                1177                       # number of memory refs
system.switch_cpus06.num_load_insts               766                       # Number of load instructions
system.switch_cpus06.num_store_insts              411                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     3681075.527849                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      2715.472151                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000737                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999263                       # Percentage of idle cycles
system.switch_cpus06.Branches                     479                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass           16      0.49%      0.49% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            1906     57.99%     58.47% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             10      0.30%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            789     24.00%     82.78% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           411     12.50%     95.28% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess          155      4.72%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             3287                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                776                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               410                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits               1186                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               487                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           487                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                3683597                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              3316                       # Number of instructions committed
system.switch_cpus07.committedOps                3316                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         3164                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls               134                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          291                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               3164                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         4214                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         2443                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                1189                       # number of memory refs
system.switch_cpus07.num_load_insts               776                       # Number of load instructions
system.switch_cpus07.num_store_insts              413                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     3680857.692612                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      2739.307388                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000744                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999256                       # Percentage of idle cycles
system.switch_cpus07.Branches                     495                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           20      0.60%      0.60% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            1919     57.87%     58.47% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             10      0.30%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            799     24.10%     82.87% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           413     12.45%     95.33% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          155      4.67%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             3316                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             109221                       # DTB read hits
system.switch_cpus08.dtb.read_misses              132                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          79291                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             74208                       # DTB write hits
system.switch_cpus08.dtb.write_misses              22                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 11                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         47089                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             183429                       # DTB hits
system.switch_cpus08.dtb.data_misses              154                       # DTB misses
system.switch_cpus08.dtb.data_acv                  11                       # DTB access violations
system.switch_cpus08.dtb.data_accesses         126380                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            367236                       # ITB hits
system.switch_cpus08.itb.fetch_misses             124                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        367360                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                3268050                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            509970                       # Number of instructions committed
system.switch_cpus08.committedOps              509970                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       494677                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          475                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             13935                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        55556                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             494677                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 475                       # number of float instructions
system.switch_cpus08.num_int_register_reads       675268                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       358141                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              183784                       # number of memory refs
system.switch_cpus08.num_load_insts            109494                       # Number of load instructions
system.switch_cpus08.num_store_insts            74290                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     2893746.373454                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     374303.626546                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.114534                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.885466                       # Percentage of idle cycles
system.switch_cpus08.Branches                   73494                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         9677      1.90%      1.90% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          310938     60.95%     62.85% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            201      0.04%     62.89% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.01%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         110537     21.67%     84.57% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         74573     14.62%     99.18% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         4160      0.82%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           510135                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              27563                       # DTB read hits
system.switch_cpus09.dtb.read_misses              333                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           2142                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             16117                       # DTB write hits
system.switch_cpus09.dtb.write_misses              42                       # DTB write misses
system.switch_cpus09.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses          1094                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              43680                       # DTB hits
system.switch_cpus09.dtb.data_misses              375                       # DTB misses
system.switch_cpus09.dtb.data_acv                  22                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           3236                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             25620                       # ITB hits
system.switch_cpus09.itb.fetch_misses             128                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         25748                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                3683625                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            155001                       # Number of instructions committed
system.switch_cpus09.committedOps              155001                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       149323                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              3236                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        19710                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             149323                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       197371                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       112063                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               44807                       # number of memory refs
system.switch_cpus09.num_load_insts             28460                       # Number of load instructions
system.switch_cpus09.num_store_insts            16347                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     3555035.327844                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     128589.672156                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.034908                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.965092                       # Percentage of idle cycles
system.switch_cpus09.Branches                   24168                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         2859      1.84%      1.84% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           99642     64.12%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            159      0.10%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     66.08% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          29564     19.02%     85.11% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         16369     10.53%     95.64% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         6770      4.36%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           155398                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                815                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               413                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits               1228                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               487                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           487                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                3683535                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              3406                       # Number of instructions committed
system.switch_cpus10.committedOps                3406                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         3251                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls               134                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          333                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               3251                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         4304                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         2488                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                1231                       # number of memory refs
system.switch_cpus10.num_load_insts               815                       # Number of load instructions
system.switch_cpus10.num_store_insts              416                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     3680721.324739                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      2813.675261                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000764                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999236                       # Percentage of idle cycles
system.switch_cpus10.Branches                     540                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           20      0.59%      0.59% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            1967     57.75%     58.34% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             10      0.29%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.63% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            838     24.60%     83.24% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           416     12.21%     95.45% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          155      4.55%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             3406                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                828                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               414                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits               1242                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               487                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           487                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                3683450                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              3436                       # Number of instructions committed
system.switch_cpus11.committedOps                3436                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         3280                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls               134                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          347                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               3280                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         4334                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         2503                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                1245                       # number of memory refs
system.switch_cpus11.num_load_insts               828                       # Number of load instructions
system.switch_cpus11.num_store_insts              417                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     3680611.585579                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      2838.414421                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000771                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999229                       # Percentage of idle cycles
system.switch_cpus11.Branches                     555                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           20      0.58%      0.58% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            1983     57.71%     58.29% # Class of executed instruction
system.switch_cpus11.op_class::IntMult             10      0.29%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            851     24.77%     83.35% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           417     12.14%     95.49% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          155      4.51%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             3436                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                841                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               415                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits               1256                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               487                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           487                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                3683365                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              3466                       # Number of instructions committed
system.switch_cpus12.committedOps                3466                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         3309                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls               134                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          361                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               3309                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         4364                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         2518                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                1259                       # number of memory refs
system.switch_cpus12.num_load_insts               841                       # Number of load instructions
system.switch_cpus12.num_store_insts              418                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     3680501.847563                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      2863.152437                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000777                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999223                       # Percentage of idle cycles
system.switch_cpus12.Branches                     570                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           20      0.58%      0.58% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            1999     57.67%     58.25% # Class of executed instruction
system.switch_cpus12.op_class::IntMult             10      0.29%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            864     24.93%     83.47% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           418     12.06%     95.53% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          155      4.47%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             3466                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                854                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               416                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits               1270                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               487                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           487                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                3683280                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              3496                       # Number of instructions committed
system.switch_cpus13.committedOps                3496                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         3338                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls               134                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          375                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               3338                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         4394                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         2533                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                1273                       # number of memory refs
system.switch_cpus13.num_load_insts               854                       # Number of load instructions
system.switch_cpus13.num_store_insts              419                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     3680392.110693                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      2887.889307                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000784                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999216                       # Percentage of idle cycles
system.switch_cpus13.Branches                     585                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass           20      0.57%      0.57% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            2015     57.64%     58.21% # Class of executed instruction
system.switch_cpus13.op_class::IntMult             10      0.29%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.50% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            877     25.09%     83.58% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           419     11.99%     95.57% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess          155      4.43%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             3496                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                867                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               417                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits               1284                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               487                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           487                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                3683195                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              3526                       # Number of instructions committed
system.switch_cpus14.committedOps                3526                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         3367                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls               134                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          389                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               3367                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         4424                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         2548                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                1287                       # number of memory refs
system.switch_cpus14.num_load_insts               867                       # Number of load instructions
system.switch_cpus14.num_store_insts              420                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     3680282.374967                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      2912.625033                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000791                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999209                       # Percentage of idle cycles
system.switch_cpus14.Branches                     600                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           20      0.57%      0.57% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            2031     57.60%     58.17% # Class of executed instruction
system.switch_cpus14.op_class::IntMult             10      0.28%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            890     25.24%     83.69% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           420     11.91%     95.60% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          155      4.40%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             3526                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                898                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               430                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits               1328                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               505                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                3683021                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              3647                       # Number of instructions committed
system.switch_cpus15.committedOps                3647                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         3483                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls               138                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          407                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               3483                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         4572                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         2634                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                1331                       # number of memory refs
system.switch_cpus15.num_load_insts               898                       # Number of load instructions
system.switch_cpus15.num_store_insts              433                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     3680008.481062                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      3012.518938                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000818                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999182                       # Percentage of idle cycles
system.switch_cpus15.Branches                     626                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass           16      0.44%      0.44% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            2101     57.61%     58.05% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             10      0.27%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.32% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            923     25.31%     83.63% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           434     11.90%     95.53% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          163      4.47%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             3647                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp           8968                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             39                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            39                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        69517                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         6001                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          356                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          116                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          348                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         71191                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        71144                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         8964                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       224708                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total       224708                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        11979                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        11979                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             236687                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      9274560                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      9274560                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       301668                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       301668                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             9576228                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       109302                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        265061                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.410747                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.491970                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              156188     58.93%     58.93% # Request fanout histogram
system.system_bus.snoop_fanout::2              108873     41.07%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          265061                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.189551                       # Number of seconds simulated
sim_ticks                                189551424500                       # Number of ticks simulated
final_tick                               2459676787500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1679973                       # Simulator instruction rate (inst/s)
host_op_rate                                  1679973                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              187473772                       # Simulator tick rate (ticks/s)
host_mem_usage                                 856812                       # Number of bytes of host memory used
host_seconds                                  1011.08                       # Real time elapsed on the host
sim_insts                                  1698591385                       # Number of instructions simulated
sim_ops                                    1698591385                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst       699456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data       515008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst        27520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data        21248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst      1200512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data      1006464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst      1011200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data       598784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       560064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data       697280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst       515904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data       552960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       333504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       984256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst       278080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data       257856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst         4800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data         4544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data        23104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9307904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst       699456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst        27520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst      1200512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst      1011200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       560064                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst       515904                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       333504                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst       278080                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst         4800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      4645504                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      2083072                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        2083072                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst        10929                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data         8047                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst          430                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data          332                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst        18758                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data        15726                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst        15800                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data         9356                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         8751                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data        10895                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst         8061                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data         8640                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         5211                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data        15379                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst         4345                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data         4029                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst           75                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data           71                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data          361                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             145436                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        32548                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             32548                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      3690059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      2716983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst       145185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data       112096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst      6333437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      5309715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst      5334700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      3158953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst      2954681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data      3678580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst      2721710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data      2917203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst      1759438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data      5192554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      1467043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data      1360349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst        25323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data        23972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst         2701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data         1351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst          675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data          338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data          675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst         9116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data         2363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst        63814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data       121888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             49104901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      3690059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst       145185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst      6333437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst      5334700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst      2954681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst      2721710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst      1759438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      1467043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst        25323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst         2701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst          675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst         9116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst        63814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        24507882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       10989482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            10989482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       10989482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      3690059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      2716983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst       145185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data       112096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst      6333437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      5309715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst      5334700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      3158953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst      2954681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data      3678580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst      2721710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data      2917203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst      1759438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data      5192554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      1467043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data      1360349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst        25323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data        23972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst         2701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data         1351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst          675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data          338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data          675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst         9116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data         2363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst        63814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data       121888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            60094384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst      7314112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data      6997888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data         3520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst      1610560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data     18862720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst     25933696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data      8230976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst     10489088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data     13524480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst      4556608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data     10253504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst      2037568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data      5161920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst        31168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data      1402432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data         6080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data          576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data          576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst       140032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data       138432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      2613248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         119314368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst      7314112                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst      1610560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst     25933696                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst     10489088                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst      4556608                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst      2037568                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst        31168                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst       140032                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total     52112832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     31577984                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       31577984                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst       114283                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data       109342                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data           55                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst        25165                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data       294730                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst       405214                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data       128609                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst       163892                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data       211320                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst        71197                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data       160211                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst        31837                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data        80655                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst          487                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data        21913                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data           95                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data           64                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst         2188                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data         2163                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        40832                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1864287                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       493406                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            493406                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst     38586426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data     36918150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        18570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst      8496692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data     99512415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst    136816149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     43423446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst     55336371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data     71349925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst     24038901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data     54093521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst     10749421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data     27232293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst       164430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data      7398689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data        32076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data        21609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data         3039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data         1688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data         2701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data         1351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data         3039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst       738755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       730314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       13786486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            629456457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst     38586426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst      8496692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst    136816149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     55336371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst     24038901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst     10749421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst       164430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst       738755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       274927145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      166593230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           166593230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      166593230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst     38586426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data     36918150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        18570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst      8496692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data     99512415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst    136816149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     43423446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     55336371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data     71349925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst     24038901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data     54093521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst     10749421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data     27232293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst       164430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data      7398689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data        32076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data        21609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data         3039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data         1688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data         2701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data         1351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data         3039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst       738755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       730314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      13786486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           796049686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    185                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    19676                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   1181     26.94%     26.94% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    20      0.46%     27.40% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   194      4.43%     31.82% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   102      2.33%     34.15% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  2887     65.85%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               4384                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    1181     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     20      0.77%     46.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    194      7.48%     53.78% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    102      3.93%     57.71% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   1097     42.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                2594                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           188609367500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               1500000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               9506000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              17278000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             222332500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       188859984000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.379979                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.591697                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpctx                  48      1.04%      1.04% # number of callpals executed
system.cpu00.kern.callpal::swpipl                3643     78.80%     79.84% # number of callpals executed
system.cpu00.kern.callpal::rdps                   395      8.54%     88.38% # number of callpals executed
system.cpu00.kern.callpal::rti                    425      9.19%     97.58% # number of callpals executed
system.cpu00.kern.callpal::callsys                 21      0.45%     98.03% # number of callpals executed
system.cpu00.kern.callpal::rdunique                91      1.97%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 4623                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             471                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               219                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel               219                      
system.cpu00.kern.mode_good::user                 219                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.464968                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.634783                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     108178764000     54.15%     54.15% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        91580293500     45.85%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     48                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements          224632                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         467.425090                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          41248512                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          224632                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          183.627052                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   147.189421                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   320.235669                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.287479                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.625460                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.912940                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        83097335                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       83097335                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     31690886                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      31690886                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      9512263                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      9512263                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         2151                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         2151                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         2088                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         2088                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     41203149                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       41203149                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     41203149                       # number of overall hits
system.cpu00.dcache.overall_hits::total      41203149                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data       164924                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       164924                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data        61691                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        61691                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          791                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          791                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          664                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          664                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data       226615                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       226615                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data       226615                       # number of overall misses
system.cpu00.dcache.overall_misses::total       226615                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     31855810                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     31855810                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      9573954                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      9573954                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         2942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         2942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     41429764                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     41429764                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     41429764                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     41429764                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.005177                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.005177                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.006444                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.006444                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.268865                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.268865                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.241279                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.241279                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.005470                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.005470                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.005470                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.005470                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       109370                       # number of writebacks
system.cpu00.dcache.writebacks::total          109370                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements         1218989                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         182053788                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs         1218989                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          149.348180                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   179.027987                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   332.972013                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.349664                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.650336                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       369242651                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      369242651                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst    182792842                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total     182792842                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst    182792842                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total      182792842                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst    182792842                       # number of overall hits
system.cpu00.icache.overall_hits::total     182792842                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst      1218989                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total      1218989                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst      1218989                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total      1218989                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst      1218989                       # number of overall misses
system.cpu00.icache.overall_misses::total      1218989                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst    184011831                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total    184011831                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst    184011831                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total    184011831                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst    184011831                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total    184011831                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.006625                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.006625                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.006625                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.006625                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.006625                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.006625                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks      1218989                       # number of writebacks
system.cpu00.icache.writebacks::total         1218989                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     3694                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    876     26.56%     26.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   194      5.88%     32.44% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    92      2.79%     35.23% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  2136     64.77%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               3298                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     876     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    194      9.97%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     92      4.73%     59.71% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    784     40.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                1946                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           189313705000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             114816500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       189453161500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.367041                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.590055                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                2726     79.99%     79.99% # number of callpals executed
system.cpu01.kern.callpal::rdps                   396     11.62%     91.61% # number of callpals executed
system.cpu01.kern.callpal::rti                    286      8.39%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 3408                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               286                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements            2832                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         306.924014                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             31824                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            2832                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           11.237288                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   263.179378                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    43.744636                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.514022                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.085439                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.599461                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          328416                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         328416                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data       106891                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        106891                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data        48754                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        48754                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          964                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          964                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          672                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          672                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data       155645                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         155645                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data       155645                       # number of overall hits
system.cpu01.dcache.overall_hits::total        155645                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         3833                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         3833                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data          484                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          484                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          155                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          345                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          345                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         4317                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         4317                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         4317                       # number of overall misses
system.cpu01.dcache.overall_misses::total         4317                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data       110724                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       110724                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data        49238                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        49238                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         1119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         1119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data       159962                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       159962                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data       159962                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       159962                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.034618                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.034618                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.009830                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.009830                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.138517                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.138517                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.339233                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.339233                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.026988                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.026988                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.026988                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.026988                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          438                       # number of writebacks
system.cpu01.dcache.writebacks::total             438                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            1510                       # number of replacements
system.cpu01.icache.tags.tagsinuse         499.051061                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            313116                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1510                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          207.361589                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   447.701920                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst    51.349141                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.874418                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.100291                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.974709                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          485                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1032881                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1032881                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst       514171                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        514171                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst       514171                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         514171                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst       514171                       # number of overall hits
system.cpu01.icache.overall_hits::total        514171                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         1513                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1513                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         1513                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1513                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         1513                       # number of overall misses
system.cpu01.icache.overall_misses::total         1513                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst       515684                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       515684                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst       515684                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       515684                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst       515684                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       515684                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.002934                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002934                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.002934                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002934                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.002934                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002934                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         1510                       # number of writebacks
system.cpu01.icache.writebacks::total            1510                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    357                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    16986                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   3618     37.49%     37.49% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    29      0.30%     37.79% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   194      2.01%     39.80% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    50      0.52%     40.32% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  5759     59.68%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               9650                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    3579     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     29      0.39%     48.70% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    194      2.62%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     50      0.67%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   3557     48.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                7409                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           188649401000     99.53%     99.53% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               2073500      0.00%     99.53% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               9506000      0.01%     99.53% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               8831500      0.00%     99.54% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             877302000      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       189547114000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.989221                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.617642                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.767772                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      1.25%      1.25% # number of syscalls executed
system.cpu02.kern.syscall::3                       11     13.75%     15.00% # number of syscalls executed
system.cpu02.kern.syscall::17                       3      3.75%     18.75% # number of syscalls executed
system.cpu02.kern.syscall::71                      25     31.25%     50.00% # number of syscalls executed
system.cpu02.kern.syscall::73                       2      2.50%     52.50% # number of syscalls executed
system.cpu02.kern.syscall::74                      38     47.50%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   80                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 812      7.18%      7.18% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 127      1.12%      8.30% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.01%      8.31% # number of callpals executed
system.cpu02.kern.callpal::swpipl                8099     71.59%     79.90% # number of callpals executed
system.cpu02.kern.callpal::rdps                   507      4.48%     84.38% # number of callpals executed
system.cpu02.kern.callpal::rti                   1280     11.31%     95.70% # number of callpals executed
system.cpu02.kern.callpal::callsys                 95      0.84%     96.53% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.01%     96.54% # number of callpals executed
system.cpu02.kern.callpal::rdunique               391      3.46%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                11313                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            1407                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              1193                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              1193                      
system.cpu02.kern.mode_good::user                1193                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.847903                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.917692                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       6750790000      3.56%      3.56% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       182796324000     96.44%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    127                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          439248                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         509.626985                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          82441363                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          439248                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          187.687509                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   509.626985                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.995365                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.995365                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          473                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       166444087                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      166444087                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     62910055                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      62910055                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     19622912                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     19622912                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         9701                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         9701                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        11585                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        11585                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     82532967                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       82532967                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     82532967                       # number of overall hits
system.cpu02.dcache.overall_hits::total      82532967                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       282847                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       282847                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       157992                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       157992                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         3600                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         3600                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         1670                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         1670                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       440839                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       440839                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       440839                       # number of overall misses
system.cpu02.dcache.overall_misses::total       440839                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     63192902                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     63192902                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     19780904                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     19780904                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        13301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        13301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        13255                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        13255                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     82973806                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     82973806                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     82973806                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     82973806                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.004476                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.004476                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.007987                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.007987                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.270656                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.270656                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.125990                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.125990                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.005313                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.005313                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.005313                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.005313                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       215138                       # number of writebacks
system.cpu02.dcache.writebacks::total          215138                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements         2175898                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         358748537                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs         2175898                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          164.873784                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       742657888                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      742657888                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    368065097                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     368065097                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    368065097                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      368065097                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    368065097                       # number of overall hits
system.cpu02.icache.overall_hits::total     368065097                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst      2175898                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total      2175898                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst      2175898                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total      2175898                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst      2175898                       # number of overall misses
system.cpu02.icache.overall_misses::total      2175898                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    370240995                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    370240995                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    370240995                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    370240995                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    370240995                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    370240995                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.005877                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.005877                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.005877                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.005877                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.005877                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.005877                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks      2175898                       # number of writebacks
system.cpu02.icache.writebacks::total         2175898                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    10568                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   1661     32.65%     32.65% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   194      3.81%     36.47% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    66      1.30%     37.76% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  3166     62.24%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               5087                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    1622     46.44%     46.44% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    194      5.55%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     66      1.89%     53.88% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   1611     46.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                3493                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           189214850500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               9506000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              11736000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             217114500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       189453207000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.976520                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.508844                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.686652                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1     14.29%     14.29% # number of syscalls executed
system.cpu03.kern.syscall::3                        6     85.71%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    7                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                 541      9.02%      9.02% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 104      1.73%     10.75% # number of callpals executed
system.cpu03.kern.callpal::tbi                      1      0.02%     10.77% # number of callpals executed
system.cpu03.kern.callpal::swpipl                4313     71.88%     82.65% # number of callpals executed
system.cpu03.kern.callpal::rdps                   441      7.35%     90.00% # number of callpals executed
system.cpu03.kern.callpal::rti                    515      8.58%     98.58% # number of callpals executed
system.cpu03.kern.callpal::callsys                 22      0.37%     98.95% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.02%     98.97% # number of callpals executed
system.cpu03.kern.callpal::rdunique                62      1.03%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 6000                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             618                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               459                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               458                      
system.cpu03.kern.mode_good::user                 459                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.741100                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.851439                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       8408548000      4.38%      4.38% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       183635933000     95.62%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    104                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements          282938                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         509.156831                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          85790124                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          282938                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          303.211743                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.224035                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   508.932796                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000438                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.994009                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.994447                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses       175633187                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses      175633187                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data     60712726                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total      60712726                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     26665945                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     26665945                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         3284                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         3284                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         3478                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         3478                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     87378671                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       87378671                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     87378671                       # number of overall hits
system.cpu03.dcache.overall_hits::total      87378671                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data       177517                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       177517                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data       107948                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       107948                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         1490                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         1490                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         1112                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         1112                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data       285465                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       285465                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data       285465                       # number of overall misses
system.cpu03.dcache.overall_misses::total       285465                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data     60890243                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total     60890243                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     26773893                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     26773893                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         4774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         4774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         4590                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         4590                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     87664136                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     87664136                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     87664136                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     87664136                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.002915                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.002915                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.004032                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.004032                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.312107                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.312107                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.242266                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.242266                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.003256                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.003256                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.003256                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.003256                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       172404                       # number of writebacks
system.cpu03.dcache.writebacks::total          172404                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements         4175777                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         366031917                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs         4175777                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           87.656002                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     0.182723                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.817277                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.000357                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.999643                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       744609399                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      744609399                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst    366041034                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total     366041034                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst    366041034                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total      366041034                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst    366041034                       # number of overall hits
system.cpu03.icache.overall_hits::total     366041034                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst      4175777                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total      4175777                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst      4175777                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total      4175777                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst      4175777                       # number of overall misses
system.cpu03.icache.overall_misses::total      4175777                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst    370216811                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total    370216811                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst    370216811                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total    370216811                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst    370216811                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total    370216811                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.011279                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.011279                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.011279                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.011279                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.011279                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.011279                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks      4175777                       # number of writebacks
system.cpu03.icache.writebacks::total         4175777                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     68                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    57527                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   1459     31.54%     31.54% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   194      4.19%     35.73% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   100      2.16%     37.89% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  2873     62.11%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               4626                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    1459     46.27%     46.27% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    194      6.15%     52.43% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    100      3.17%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   1400     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                3153                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           189246231000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               9506000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              17894500      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             179575000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       189453206500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.487296                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.681582                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1     50.00%     50.00% # number of syscalls executed
system.cpu04.kern.syscall::17                       1     50.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    2                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  81      1.62%      1.62% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  81      1.62%      3.24% # number of callpals executed
system.cpu04.kern.callpal::swpipl                3870     77.49%     80.74% # number of callpals executed
system.cpu04.kern.callpal::rdps                   401      8.03%     88.77% # number of callpals executed
system.cpu04.kern.callpal::rti                    464      9.29%     98.06% # number of callpals executed
system.cpu04.kern.callpal::callsys                 14      0.28%     98.34% # number of callpals executed
system.cpu04.kern.callpal::rdunique                83      1.66%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 4994                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             544                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               367                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               366                      
system.cpu04.kern.mode_good::user                 367                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.672794                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.804610                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      37715800000     19.67%     19.67% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       154010296000     80.33%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     81                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          381249                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         495.022876                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          67747495                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          381249                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          177.698814                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   495.022876                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.966842                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.966842                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       137288184                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      137288184                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     53963719                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      53963719                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     14098726                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     14098726                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         2452                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         2452                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         2498                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2498                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     68062445                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       68062445                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     68062445                       # number of overall hits
system.cpu04.dcache.overall_hits::total      68062445                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data       287760                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       287760                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data        95645                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        95645                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          860                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          860                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          621                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          621                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       383405                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       383405                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       383405                       # number of overall misses
system.cpu04.dcache.overall_misses::total       383405                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     54251479                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     54251479                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     14194371                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     14194371                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         3312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         3312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         3119                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         3119                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     68445850                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     68445850                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     68445850                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     68445850                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.005304                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.005304                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.006738                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.006738                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.259662                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.259662                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.199102                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.199102                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.005602                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.005602                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.005602                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.005602                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       161273                       # number of writebacks
system.cpu04.dcache.writebacks::total          161273                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements         1633385                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         308780962                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs         1633385                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          189.043589                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.028051                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.971949                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000055                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999945                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       622851911                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      622851911                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    308975878                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     308975878                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    308975878                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      308975878                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    308975878                       # number of overall hits
system.cpu04.icache.overall_hits::total     308975878                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst      1633385                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total      1633385                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst      1633385                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total      1633385                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst      1633385                       # number of overall misses
system.cpu04.icache.overall_misses::total      1633385                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    310609263                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    310609263                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    310609263                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    310609263                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    310609263                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    310609263                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.005259                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.005259                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.005259                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.005259                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.005259                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.005259                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks      1633385                       # number of writebacks
system.cpu04.icache.writebacks::total         1633385                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    186                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    35164                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   1383     30.81%     30.81% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   194      4.32%     35.13% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   101      2.25%     37.38% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  2811     62.62%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               4489                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    1383     46.38%     46.38% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    194      6.51%     52.88% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    101      3.39%     56.27% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   1304     43.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                2982                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           189229575500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               9506000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              17268500      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             196857000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       189453207000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.463892                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.664290                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        2     14.29%     14.29% # number of syscalls executed
system.cpu05.kern.syscall::3                       12     85.71%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   14                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   5      0.10%      0.10% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  48      1.01%      1.11% # number of callpals executed
system.cpu05.kern.callpal::swpipl                3820     80.10%     81.21% # number of callpals executed
system.cpu05.kern.callpal::rdps                   409      8.58%     89.79% # number of callpals executed
system.cpu05.kern.callpal::rti                    375      7.86%     97.65% # number of callpals executed
system.cpu05.kern.callpal::callsys                 26      0.55%     98.20% # number of callpals executed
system.cpu05.kern.callpal::rdunique                86      1.80%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 4769                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             422                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               188                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               187                      
system.cpu05.kern.mode_good::user                 188                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.443128                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.614754                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     107106835000     55.88%     55.88% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        84575063000     44.12%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     48                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements          239073                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         484.151222                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          36713459                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          239073                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          153.565894                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   484.151222                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.945608                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.945608                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        74398859                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       74398859                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     30341717                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      30341717                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data      6489899                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      6489899                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         2548                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         2548                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         2464                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         2464                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     36831616                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       36831616                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     36831616                       # number of overall hits
system.cpu05.dcache.overall_hits::total      36831616                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data       186414                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       186414                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data        54770                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        54770                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          555                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          555                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          451                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          451                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data       241184                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       241184                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data       241184                       # number of overall misses
system.cpu05.dcache.overall_misses::total       241184                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     30528131                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     30528131                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data      6544669                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      6544669                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         3103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         3103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         2915                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         2915                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     37072800                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     37072800                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     37072800                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     37072800                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.006106                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.006106                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.008369                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.008369                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.178859                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.178859                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.154717                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.154717                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.006506                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.006506                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.006506                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.006506                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        89237                       # number of writebacks
system.cpu05.dcache.writebacks::total           89237                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements          632119                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         170965514                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs          632119                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          270.464128                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    15.934158                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   496.065842                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.031121                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.968879                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       345365625                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      345365625                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    171734634                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     171734634                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    171734634                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      171734634                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    171734634                       # number of overall hits
system.cpu05.icache.overall_hits::total     171734634                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst       632119                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total       632119                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst       632119                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total       632119                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst       632119                       # number of overall misses
system.cpu05.icache.overall_misses::total       632119                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    172366753                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    172366753                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    172366753                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    172366753                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    172366753                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    172366753                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003667                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003667                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003667                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003667                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003667                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003667                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks       632119                       # number of writebacks
system.cpu05.icache.writebacks::total          632119                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    236                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    20305                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   1206     30.35%     30.35% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   194      4.88%     35.24% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   105      2.64%     37.88% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  2468     62.12%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               3973                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    1206     46.05%     46.05% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    194      7.41%     53.46% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    105      4.01%     57.46% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   1114     42.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                2619                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           189961431000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               9506000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              17169500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             153509000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       190141615500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.451378                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.659200                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1     14.29%     14.29% # number of syscalls executed
system.cpu06.kern.syscall::3                        6     85.71%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    7                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                   2      0.05%      0.05% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  39      0.93%      0.98% # number of callpals executed
system.cpu06.kern.callpal::swpipl                3318     79.06%     80.03% # number of callpals executed
system.cpu06.kern.callpal::rdps                   394      9.39%     89.42% # number of callpals executed
system.cpu06.kern.callpal::rti                    359      8.55%     97.97% # number of callpals executed
system.cpu06.kern.callpal::callsys                 22      0.52%     98.50% # number of callpals executed
system.cpu06.kern.callpal::rdunique                63      1.50%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 4197                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             397                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               116                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel               115                      
system.cpu06.kern.mode_good::user                 116                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.289673                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.450292                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     146477650000     76.27%     76.27% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user        45575427000     23.73%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements          125691                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         431.149731                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs          19536608                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          125691                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          155.433627                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   431.149731                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.842089                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.842089                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        39501568                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       39501568                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data     16246003                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total      16246003                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data      3309705                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      3309705                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1768                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1768                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1621                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data     19555708                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total       19555708                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data     19555708                       # number of overall hits
system.cpu06.dcache.overall_hits::total      19555708                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data       100823                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       100823                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data        26456                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        26456                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          377                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          377                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          446                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          446                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data       127279                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       127279                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data       127279                       # number of overall misses
system.cpu06.dcache.overall_misses::total       127279                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data     16346826                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total     16346826                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data      3336161                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      3336161                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         2067                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         2067                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data     19682987                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total     19682987                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data     19682987                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total     19682987                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.006168                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.006168                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.007930                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.007930                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.175758                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.175758                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.215772                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.215772                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.006466                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.006466                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.006466                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.006466                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        41731                       # number of writebacks
system.cpu06.dcache.writebacks::total           41731                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements          284339                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          91263522                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs          284339                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          320.967303                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses       184347039                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses      184347039                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst     91747011                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total      91747011                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst     91747011                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total       91747011                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst     91747011                       # number of overall hits
system.cpu06.icache.overall_hits::total      91747011                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst       284339                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total       284339                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst       284339                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total       284339                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst       284339                       # number of overall misses
system.cpu06.icache.overall_misses::total       284339                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst     92031350                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total     92031350                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst     92031350                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total     92031350                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst     92031350                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total     92031350                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003090                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003090                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003090                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003090                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003090                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003090                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks       284339                       # number of writebacks
system.cpu06.icache.writebacks::total          284339                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     4845                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   1231     29.96%     29.96% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   194      4.72%     34.68% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   101      2.46%     37.14% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  2583     62.86%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               4109                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    1231     46.23%     46.23% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    194      7.29%     53.51% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    101      3.79%     57.30% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   1137     42.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                2663                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           189249628500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               9506000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              16348500      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             177678500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       189453161500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.440186                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.648090                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        2     14.29%     14.29% # number of syscalls executed
system.cpu07.kern.syscall::3                       12     85.71%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   14                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                   1      0.02%      0.02% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  21      0.49%      0.51% # number of callpals executed
system.cpu07.kern.callpal::swpipl                3504     81.22%     81.73% # number of callpals executed
system.cpu07.kern.callpal::rdps                   413      9.57%     91.31% # number of callpals executed
system.cpu07.kern.callpal::rti                    313      7.26%     98.56% # number of callpals executed
system.cpu07.kern.callpal::callsys                 18      0.42%     98.98% # number of callpals executed
system.cpu07.kern.callpal::rdunique                44      1.02%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 4314                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             334                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                22                      
system.cpu07.kern.mode_good::user                  22                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.065868                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.123596                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     164330275500     99.99%     99.99% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user           24010500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements           30086                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         442.412790                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            388590                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           30086                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           12.915974                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   442.412790                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.864087                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.864087                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          905273                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         905273                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data       239385                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        239385                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data       160596                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       160596                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         2102                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         2102                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         1850                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1850                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       399981                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         399981                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       399981                       # number of overall hits
system.cpu07.dcache.overall_hits::total        399981                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data        19023                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        19023                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data        13000                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        13000                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          311                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          311                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          394                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          394                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data        32023                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        32023                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data        32023                       # number of overall misses
system.cpu07.dcache.overall_misses::total        32023                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data       258408                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       258408                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data       173596                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       173596                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         2413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         2413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         2244                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         2244                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       432004                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       432004                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       432004                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       432004                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.073616                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.073616                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.074887                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.074887                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.128885                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.128885                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.175579                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.175579                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.074127                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.074127                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.074127                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.074127                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        13705                       # number of writebacks
system.cpu07.dcache.writebacks::total           13705                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            7484                       # number of replacements
system.cpu07.icache.tags.tagsinuse         508.840323                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           1808151                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            7484                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          241.602218                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2377938155500                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    55.580743                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   453.259580                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.108556                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.885273                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.993829                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         3596452                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        3596452                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst      1786991                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       1786991                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst      1786991                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        1786991                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst      1786991                       # number of overall hits
system.cpu07.icache.overall_hits::total       1786991                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         7490                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         7490                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         7490                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         7490                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         7490                       # number of overall misses
system.cpu07.icache.overall_misses::total         7490                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst      1794481                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      1794481                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst      1794481                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      1794481                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst      1794481                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      1794481                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.004174                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.004174                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.004174                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.004174                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.004174                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.004174                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         7484                       # number of writebacks
system.cpu07.icache.writebacks::total            7484                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     3758                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    906     26.95%     26.95% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   194      5.77%     32.72% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    92      2.74%     35.46% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  2170     64.54%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               3362                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     906     45.16%     45.16% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    194      9.67%     54.84% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     92      4.59%     59.42% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    814     40.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                2006                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           189316196500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             112324500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       189453161000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.375115                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.596669                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                2790     80.36%     80.36% # number of callpals executed
system.cpu08.kern.callpal::rdps                   396     11.41%     91.76% # number of callpals executed
system.cpu08.kern.callpal::rti                    286      8.24%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 3472                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            3379                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         427.031568                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             22051                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            3379                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            6.525895                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   427.031568                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.834046                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.834046                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          327453                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         327453                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       104829                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        104829                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        49161                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        49161                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         1033                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1033                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          679                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          679                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       153990                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         153990                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       153990                       # number of overall hits
system.cpu08.dcache.overall_hits::total        153990                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         4531                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         4531                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data          507                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          507                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          163                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          351                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          351                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         5038                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         5038                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         5038                       # number of overall misses
system.cpu08.dcache.overall_misses::total         5038                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       109360                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       109360                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        49668                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        49668                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         1196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         1196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         1030                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         1030                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       159028                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       159028                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       159028                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       159028                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.041432                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.041432                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.010208                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.010208                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.136288                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.136288                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.340777                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.340777                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.031680                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.031680                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.031680                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.031680                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          678                       # number of writebacks
system.cpu08.dcache.writebacks::total             678                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            1600                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            166487                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1600                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          104.054375                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1033794                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1033794                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       514497                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        514497                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       514497                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         514497                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       514497                       # number of overall hits
system.cpu08.icache.overall_hits::total        514497                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         1600                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1600                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         1600                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1600                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         1600                       # number of overall misses
system.cpu08.icache.overall_misses::total         1600                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       516097                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       516097                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       516097                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       516097                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       516097                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       516097                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.003100                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003100                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.003100                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003100                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.003100                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003100                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         1600                       # number of writebacks
system.cpu08.icache.writebacks::total            1600                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     3618                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    886     27.43%     27.43% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   194      6.01%     33.44% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    92      2.85%     36.28% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  2058     63.72%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               3230                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     886     45.07%     45.07% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    194      9.87%     54.93% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     92      4.68%     59.61% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    794     40.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                1966                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           189326591000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               9506000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              15134000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             101930000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       189453161000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.385811                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.608669                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                2658     79.77%     79.77% # number of callpals executed
system.cpu09.kern.callpal::rdps                   388     11.64%     91.42% # number of callpals executed
system.cpu09.kern.callpal::rti                    286      8.58%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 3332                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements             513                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         387.783300                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              2075                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             513                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            4.044834                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   387.783300                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.757389                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.757389                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          214153                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         214153                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        65956                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         65956                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        36853                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        36853                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          994                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          994                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          672                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          672                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       102809                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         102809                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       102809                       # number of overall hits
system.cpu09.dcache.overall_hits::total        102809                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         1205                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1205                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          265                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          265                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          117                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          117                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          328                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          328                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         1470                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1470                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         1470                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1470                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        67161                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        67161                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        37118                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        37118                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       104279                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       104279                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       104279                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       104279                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.017942                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.017942                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.007139                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.007139                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.105311                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.105311                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.328000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.328000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.014097                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.014097                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.014097                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.014097                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           64                       # number of writebacks
system.cpu09.dcache.writebacks::total              64                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             447                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              5083                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             447                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           11.371365                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    35.002021                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   476.997979                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.068363                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.931637                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          604311                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         604311                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       301485                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        301485                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       301485                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         301485                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       301485                       # number of overall hits
system.cpu09.icache.overall_hits::total        301485                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst          447                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst          447                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst          447                       # number of overall misses
system.cpu09.icache.overall_misses::total          447                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       301932                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       301932                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       301932                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       301932                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       301932                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       301932                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.001480                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.001480                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.001480                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.001480                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.001480                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.001480                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          447                       # number of writebacks
system.cpu09.icache.writebacks::total             447                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                     3698                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    877     26.56%     26.56% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   194      5.88%     32.43% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    92      2.79%     35.22% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  2139     64.78%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               3302                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     877     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    194      9.96%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     92      4.72%     59.70% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    785     40.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                1948                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           189317898000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              15141500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             110616000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       189453161500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.366994                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.589945                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                2730     80.01%     80.01% # number of callpals executed
system.cpu10.kern.callpal::rdps                   396     11.61%     91.62% # number of callpals executed
system.cpu10.kern.callpal::rti                    286      8.38%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 3412                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements            3125                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         362.939463                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             26504                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            3125                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            8.481280                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   334.777008                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    28.162455                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.653861                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.055005                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.708866                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          324396                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         324396                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       103774                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        103774                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data        48866                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        48866                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         1070                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1070                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data          677                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          677                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       152640                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         152640                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       152640                       # number of overall hits
system.cpu10.dcache.overall_hits::total        152640                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data         4463                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         4463                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data          450                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          450                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          151                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          340                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          340                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data         4913                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         4913                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data         4913                       # number of overall misses
system.cpu10.dcache.overall_misses::total         4913                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       108237                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       108237                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data        49316                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        49316                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         1221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       157553                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       157553                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       157553                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       157553                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.041234                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.041234                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.009125                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.009125                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.123669                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.123669                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.334317                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.334317                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.031183                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.031183                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.031183                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.031183                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          206                       # number of writebacks
system.cpu10.dcache.writebacks::total             206                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            1508                       # number of replacements
system.cpu10.icache.tags.tagsinuse         435.901505                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            461893                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1508                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          306.295093                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   385.368378                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    50.533127                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.752673                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.098698                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.851370                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1025669                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1025669                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst       510547                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        510547                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst       510547                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         510547                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst       510547                       # number of overall hits
system.cpu10.icache.overall_hits::total        510547                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         1525                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1525                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         1525                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1525                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         1525                       # number of overall misses
system.cpu10.icache.overall_misses::total         1525                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst       512072                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       512072                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst       512072                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       512072                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst       512072                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       512072                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.002978                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002978                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.002978                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002978                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.002978                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002978                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         1508                       # number of writebacks
system.cpu10.icache.writebacks::total            1508                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     3698                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    877     26.56%     26.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   194      5.88%     32.43% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    92      2.79%     35.22% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  2139     64.78%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               3302                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     877     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    194      9.96%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     92      4.72%     59.70% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    785     40.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                1948                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           189318854500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             109667000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       189453161500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.366994                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.589945                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                2730     80.01%     80.01% # number of callpals executed
system.cpu11.kern.callpal::rdps                   396     11.61%     91.62% # number of callpals executed
system.cpu11.kern.callpal::rti                    286      8.38%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 3412                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements            2784                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         354.785822                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             23933                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            2784                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            8.596624                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   326.301032                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    28.484790                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.637307                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.055634                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.692941                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          322912                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         322912                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       103453                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        103453                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data        48867                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        48867                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         1090                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1090                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          677                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          677                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       152320                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         152320                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       152320                       # number of overall hits
system.cpu11.dcache.overall_hits::total        152320                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data         4171                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         4171                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data          449                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          449                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          150                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          340                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          340                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data         4620                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         4620                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data         4620                       # number of overall misses
system.cpu11.dcache.overall_misses::total         4620                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       107624                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       107624                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data        49316                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        49316                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         1240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       156940                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       156940                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       156940                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       156940                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038755                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038755                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.009105                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.009105                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.120968                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.120968                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.334317                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.334317                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.029438                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.029438                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.029438                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.029438                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          198                       # number of writebacks
system.cpu11.dcache.writebacks::total             198                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            1507                       # number of replacements
system.cpu11.icache.tags.tagsinuse         435.901512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            509563                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1507                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          338.130723                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   385.677503                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    50.224009                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.753276                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.098094                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.851370                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1023450                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1023450                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst       509439                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        509439                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst       509439                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         509439                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst       509439                       # number of overall hits
system.cpu11.icache.overall_hits::total        509439                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         1524                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1524                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         1524                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1524                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         1524                       # number of overall misses
system.cpu11.icache.overall_misses::total         1524                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst       510963                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       510963                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst       510963                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       510963                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst       510963                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       510963                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.002983                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002983                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.002983                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002983                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.002983                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002983                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         1507                       # number of writebacks
system.cpu11.icache.writebacks::total            1507                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                     3698                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    877     26.56%     26.56% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   194      5.88%     32.43% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    92      2.79%     35.22% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  2139     64.78%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               3302                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     877     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    194      9.96%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     92      4.72%     59.70% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    785     40.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                1948                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           189319803500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             108718000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       189453161500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.366994                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.589945                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                2730     80.01%     80.01% # number of callpals executed
system.cpu12.kern.callpal::rdps                   396     11.61%     91.62% # number of callpals executed
system.cpu12.kern.callpal::rti                    286      8.38%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 3412                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            2762                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         361.157439                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             29072                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            2762                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           10.525706                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   334.700015                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    26.457424                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.653711                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.051675                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.705386                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          321526                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         321526                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       102724                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        102724                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data        48867                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        48867                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         1101                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          677                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          677                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       151591                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         151591                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       151591                       # number of overall hits
system.cpu12.dcache.overall_hits::total        151591                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         4187                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         4187                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data          449                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          449                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          150                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          340                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          340                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         4636                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         4636                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         4636                       # number of overall misses
system.cpu12.dcache.overall_misses::total         4636                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       106911                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       106911                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data        49316                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        49316                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         1251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       156227                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       156227                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       156227                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       156227                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.039163                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.039163                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.009105                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.009105                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.119904                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.119904                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.334317                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.334317                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.029675                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.029675                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.029675                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.029675                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu12.dcache.writebacks::total             225                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            1507                       # number of replacements
system.cpu12.icache.tags.tagsinuse         435.901519                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            509011                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1507                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          337.764433                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   385.677492                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    50.224027                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.753276                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.098094                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.851370                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1020730                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1020730                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst       508079                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        508079                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst       508079                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         508079                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst       508079                       # number of overall hits
system.cpu12.icache.overall_hits::total        508079                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         1524                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1524                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         1524                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1524                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         1524                       # number of overall misses
system.cpu12.icache.overall_misses::total         1524                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst       509603                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       509603                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst       509603                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       509603                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst       509603                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       509603                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.002991                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.002991                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.002991                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.002991                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.002991                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.002991                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         1507                       # number of writebacks
system.cpu12.icache.writebacks::total            1507                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     3698                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    877     26.56%     26.56% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   194      5.88%     32.43% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    92      2.79%     35.22% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  2139     64.78%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               3302                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     877     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    194      9.96%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     92      4.72%     59.70% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    785     40.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                1948                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           189320752500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               9506000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             107769000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       189453161500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.366994                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.589945                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                2730     80.01%     80.01% # number of callpals executed
system.cpu13.kern.callpal::rdps                   396     11.61%     91.62% # number of callpals executed
system.cpu13.kern.callpal::rti                    286      8.38%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 3412                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            2753                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         368.768133                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             21947                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            2753                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            7.972031                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   340.587600                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    28.180532                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.665210                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.055040                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.720250                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          320269                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         320269                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       101975                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        101975                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data        48686                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        48686                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         1115                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1115                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          585                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       150661                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         150661                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       150661                       # number of overall hits
system.cpu13.dcache.overall_hits::total        150661                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         4259                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         4259                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data          630                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          630                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          150                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          432                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          432                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data         4889                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         4889                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data         4889                       # number of overall misses
system.cpu13.dcache.overall_misses::total         4889                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       106234                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       106234                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data        49316                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        49316                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         1265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         1265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       155550                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       155550                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       155550                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       155550                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.040091                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.040091                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.012775                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.012775                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.118577                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.118577                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.424779                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.424779                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.031430                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.031430                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.031430                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.031430                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          190                       # number of writebacks
system.cpu13.dcache.writebacks::total             190                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            1507                       # number of replacements
system.cpu13.icache.tags.tagsinuse         435.901528                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            506692                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1507                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          336.225614                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   385.677480                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    50.224047                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.753276                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.098094                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.851370                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1018190                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1018190                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst       506809                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        506809                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst       506809                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         506809                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst       506809                       # number of overall hits
system.cpu13.icache.overall_hits::total        506809                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         1524                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1524                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         1524                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1524                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         1524                       # number of overall misses
system.cpu13.icache.overall_misses::total         1524                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst       508333                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       508333                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst       508333                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       508333                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst       508333                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       508333                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.002998                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.002998                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.002998                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.002998                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.002998                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.002998                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         1507                       # number of writebacks
system.cpu13.icache.writebacks::total            1507                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     3698                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    877     26.56%     26.56% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   194      5.88%     32.43% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    92      2.79%     35.22% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  2139     64.78%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               3302                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     877     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    194      9.96%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     92      4.72%     59.70% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    785     40.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                1948                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           189322344500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               9506000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              15134000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             106177000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       189453161500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.366994                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.589945                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                2730     80.01%     80.01% # number of callpals executed
system.cpu14.kern.callpal::rdps                   396     11.61%     91.62% # number of callpals executed
system.cpu14.kern.callpal::rti                    286      8.38%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 3412                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             286                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            2750                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         358.928187                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             16422                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            2750                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            5.971636                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   332.979710                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    25.948477                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.650351                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.050681                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.701032                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          317706                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         317706                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       100600                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        100600                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data        48797                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        48797                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         1126                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1126                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          590                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          590                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       149397                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         149397                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       149397                       # number of overall hits
system.cpu14.dcache.overall_hits::total        149397                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         4303                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         4303                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data          540                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          540                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          147                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          427                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          427                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         4843                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         4843                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         4843                       # number of overall misses
system.cpu14.dcache.overall_misses::total         4843                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       104903                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       104903                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data        49337                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        49337                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         1273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         1273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       154240                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       154240                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       154240                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       154240                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.041019                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.041019                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.010945                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.010945                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.115475                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.115475                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.419862                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.419862                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.031399                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.031399                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.031399                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.031399                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          216                       # number of writebacks
system.cpu14.dcache.writebacks::total             216                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            1508                       # number of replacements
system.cpu14.icache.tags.tagsinuse         435.901543                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            470273                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1508                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          311.852122                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   384.710400                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    51.191142                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.751388                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.099983                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.851370                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1012995                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1012995                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst       504210                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        504210                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst       504210                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         504210                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst       504210                       # number of overall hits
system.cpu14.icache.overall_hits::total        504210                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         1525                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1525                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         1525                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1525                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         1525                       # number of overall misses
system.cpu14.icache.overall_misses::total         1525                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst       505735                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       505735                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst       505735                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       505735                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst       505735                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       505735                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003015                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003015                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003015                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003015                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003015                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003015                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         1508                       # number of writebacks
system.cpu14.icache.writebacks::total            1508                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    286                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     4603                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   1036     27.33%     27.33% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   194      5.12%     32.45% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   174      4.59%     37.04% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  2387     62.96%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               3791                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    1036     42.70%     42.70% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    194      8.00%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    174      7.17%     57.87% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   1022     42.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                2426                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           189558138500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               9506000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              17798000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             117954000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       189703396500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.428152                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.639937                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::wripir                   1      0.03%      0.03% # number of callpals executed
system.cpu15.kern.callpal::swpctx                   5      0.13%      0.15% # number of callpals executed
system.cpu15.kern.callpal::swpipl                3202     81.52%     81.67% # number of callpals executed
system.cpu15.kern.callpal::rdps                   397     10.11%     91.78% # number of callpals executed
system.cpu15.kern.callpal::rti                    301      7.66%     99.44% # number of callpals executed
system.cpu15.kern.callpal::callsys                  5      0.13%     99.57% # number of callpals executed
system.cpu15.kern.callpal::rdunique                17      0.43%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 3928                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             305                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                13                      
system.cpu15.kern.mode_good::user                  14                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.042623                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.084639                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2458912764000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user          322486000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      5                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            6817                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         471.219657                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1235303                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            6817                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          181.209183                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2459228053000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   303.679832                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   167.539825                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.593125                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.327226                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.920351                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         1003681                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        1003681                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data       370771                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        370771                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data       115236                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       115236                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         1131                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1131                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data          706                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          706                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       486007                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         486007                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       486007                       # number of overall hits
system.cpu15.dcache.overall_hits::total        486007                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         6604                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         6604                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         2373                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2373                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          270                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          270                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          508                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          508                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         8977                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         8977                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         8977                       # number of overall misses
system.cpu15.dcache.overall_misses::total         8977                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data       377375                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       377375                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data       117609                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       117609                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         1401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         1401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         1214                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         1214                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       494984                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       494984                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       494984                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       494984                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.017500                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.017500                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.020177                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.020177                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.192719                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.192719                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.418451                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.418451                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.018136                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.018136                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.018136                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.018136                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         2230                       # number of writebacks
system.cpu15.dcache.writebacks::total            2230                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            6610                       # number of replacements
system.cpu15.icache.tags.tagsinuse         446.657118                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           4076424                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            6610                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          616.705598                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2459209670000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   352.402549                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst    94.254569                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.688286                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.184091                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.872377                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         4174523                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        4174523                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst      2077225                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       2077225                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst      2077225                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        2077225                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst      2077225                       # number of overall hits
system.cpu15.icache.overall_hits::total       2077225                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         6691                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         6691                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         6691                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         6691                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         6691                       # number of overall misses
system.cpu15.icache.overall_misses::total         6691                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst      2083916                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      2083916                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst      2083916                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      2083916                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst      2083916                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      2083916                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003211                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003211                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003211                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003211                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003211                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003211                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         6610                       # number of writebacks
system.cpu15.icache.writebacks::total            6610                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 361                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2957312                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        361                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  800                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 800                       # Transaction distribution
system.iobus.trans_dist::WriteReq               53067                       # Transaction distribution
system.iobus.trans_dist::WriteResp              53067                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        12194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1362                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        92608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        92608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  107734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        48776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          783                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        50525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2958080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2958080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3008605                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                46304                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                46304                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               416736                       # Number of tag accesses
system.iocache.tags.data_accesses              416736                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           96                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               96                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        46208                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        46208                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           96                       # number of demand (read+write) misses
system.iocache.demand_misses::total                96                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           96                       # number of overall misses
system.iocache.overall_misses::total               96                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           96                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             96                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        46208                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        46208                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           96                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              96                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           96                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             96                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           46208                       # number of writebacks
system.iocache.writebacks::total                46208                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      23739729                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     10660912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      4593013                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         3775578                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      3207777                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       567801                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 704                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           11361494                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               4568                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              4568                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty       803296                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      6923542                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict           754751                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             5111                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           5703                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           10814                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            512875                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           512875                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq       10129510                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       1231280                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side      3026272                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side       655348                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side         3224                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side        11431                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      6145654                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      1311690                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side     11566525                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       831922                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side      4180410                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      1109034                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side      1551374                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       695602                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       689984                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side       369836                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side        19119                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side        93666                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               32261091                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side    115666112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side     21493348                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side       109504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side       300400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side    254064384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     42154397                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side    473007872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side     29356304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side    163009600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side     34876264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side     58832320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side     21151892                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side     25961280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side     10812068                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       744256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side      2924388                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              1254464389                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          6341729                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          30082369                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.515397                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.902892                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                19535811     64.94%     64.94% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 7561132     25.13%     90.08% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 1869427      6.21%     96.29% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  692871      2.30%     98.59% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  202570      0.67%     99.27% # Request fanout histogram
system.l2bus0.snoop_fanout::5                   78875      0.26%     99.53% # Request fanout histogram
system.l2bus0.snoop_fanout::6                   72168      0.24%     99.77% # Request fanout histogram
system.l2bus0.snoop_fanout::7                   68014      0.23%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                    1501      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            30082369                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        101187                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        25755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        58995                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           72604                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        28121                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        44483                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              51381                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               2291                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              2291                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         4007                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5350                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5081                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             2764                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           3066                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            5830                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              2899                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             2899                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          16360                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         35021                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         3623                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        13959                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side          913                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         4505                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         3058                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side        12045                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side         3048                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side        11040                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         3048                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side        11071                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         3048                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side        11755                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         3142                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side        11699                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side        18190                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side        25096                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 139240                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       129472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       362160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side        29824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side        94256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side        98112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side       323568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side        97536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side       304112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side        97536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side       306992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side        97536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side       309168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       103488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side       313456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       735936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side       687944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 4091096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          3807724                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           3904892                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.144233                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.913640                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 3764651     96.41%     96.41% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   42478      1.09%     97.50% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   16223      0.42%     97.91% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   14102      0.36%     98.27% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   10479      0.27%     98.54% # Request fanout histogram
system.l2bus1.snoop_fanout::5                    8538      0.22%     98.76% # Request fanout histogram
system.l2bus1.snoop_fanout::6                    8148      0.21%     98.97% # Request fanout histogram
system.l2bus1.snoop_fanout::7                    9694      0.25%     99.22% # Request fanout histogram
system.l2bus1.snoop_fanout::8                   30579      0.78%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             3904892                       # Request fanout histogram
system.l2cache0.tags.replacements             2263164                       # number of replacements
system.l2cache0.tags.tagsinuse            4017.232224                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              17012160                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             2263164                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                7.516981                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   931.038211                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     0.069277                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst   217.699657                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data    94.814145                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     0.560556                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     0.887696                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   237.403062                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   248.602662                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst  1178.104603                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   151.997506                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   401.001798                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   216.489783                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   116.421582                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   108.577537                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst    48.515270                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data    58.661186                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     2.015043                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data     4.372650                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.227304                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000017                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.053149                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.023148                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000137                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000217                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.057960                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.060694                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.287623                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.037109                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097901                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.052854                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.028423                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.026508                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.011845                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.014322                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.000492                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.001068                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.980770                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3964                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1515                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1279                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          636                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.967773                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           165539343                       # Number of tag accesses
system.l2cache0.tags.data_accesses          165539343                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks       803296                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total       803296                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      6923542                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      6923542                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data          105                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data           39                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data           28                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data           28                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            9                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data           14                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data           12                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            235                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data           93                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data           30                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data            5                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            4                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          139                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data        29464                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data            5                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data        22437                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data        52791                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data        38942                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data        14952                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data         5900                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data          265                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          164756                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst      1093777                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst         1083                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst      2131967                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst      3754758                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst      1460742                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst       552861                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst       247291                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst         2658                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      9245137                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data        76611                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data         1931                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data       104962                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data        91144                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data       118936                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data        54714                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data        23546                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data         2275                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       474119                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst      1093777                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data       106075                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst         1083                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data         1936                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst      2131967                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data       127399                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst      3754758                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data       143935                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst      1460742                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data       157878                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst       552861                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data        69666                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst       247291                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data        29446                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst         2658                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data         2540                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            9884012                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst      1093777                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data       106075                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst         1083                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data         1936                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst      2131967                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data       127399                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst      3754758                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data       143935                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst      1460742                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data       157878                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst       552861                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data        69666                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst       247291                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data        29446                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst         2658                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data         2540                       # number of overall hits
system.l2cache0.overall_hits::total           9884012                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data          633                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data          236                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          371                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data          292                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data          290                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data          298                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data          318                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data          288                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         2726                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data          218                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data          128                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data          667                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data          449                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data          189                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data          131                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data          152                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data          144                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         2078                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data        31083                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data           82                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data       134223                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data        54286                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data        55944                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data        39195                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data        20010                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data        12336                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        347159                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst       125212                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst          430                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst        43931                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst       421019                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst       172643                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst        79258                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst        37048                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst         4832                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       884373                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data        87430                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data          835                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data       178253                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data        85879                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data       167648                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data       130458                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data        76452                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data        15482                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total       742437                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst       125212                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data       118513                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst          430                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data          917                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst        43931                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data       312476                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst       421019                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data       140165                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst       172643                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data       223592                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst        79258                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data       169653                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst        37048                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data        96462                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst         4832                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data        27818                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          1973969                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst       125212                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data       118513                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst          430                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data          917                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst        43931                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data       312476                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst       421019                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data       140165                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst       172643                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data       223592                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst        79258                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data       169653                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst        37048                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data        96462                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst         4832                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data        27818                       # number of overall misses
system.l2cache0.overall_misses::total         1973969                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks       803296                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total       803296                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      6923542                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      6923542                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data          738                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data          236                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          410                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data          320                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          318                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data          307                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data          332                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data          300                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         2961                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data          311                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data          128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data          697                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data          454                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data          193                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data          134                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data          154                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         2217                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data        60547                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data       156660                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data       107077                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data        94886                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data        54147                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data        25910                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data        12601                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       511915                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst      1218989                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst         1513                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst      2175898                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst      4175777                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst      1633385                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst       632119                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst       284339                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst         7490                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total     10129510                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data       164041                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data         2766                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data       283215                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data       177023                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data       286584                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data       185172                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data        99998                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data        17757                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      1216556                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst      1218989                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data       224588                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst         1513                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data         2853                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst      2175898                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data       439875                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst      4175777                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data       284100                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst      1633385                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data       381470                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst       632119                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data       239319                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst       284339                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data       125908                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst         7490                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data        30358                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       11857981                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst      1218989                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data       224588                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst         1513                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data         2853                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst      2175898                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data       439875                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst      4175777                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data       284100                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst      1633385                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data       381470                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst       632119                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data       239319                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst       284339                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data       125908                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst         7490                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data        30358                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      11857981                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.857724                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.904878                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.912500                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.911950                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.970684                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.957831                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.960000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.920635                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.700965                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.956958                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.988987                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.979275                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.977612                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.987013                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.986301                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.937303                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.513370                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.942529                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.856779                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.506981                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.589592                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.723863                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.772289                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.978970                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.678158                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.102718                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.284204                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.020190                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.100824                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.105696                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.125385                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.130295                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.645127                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.087307                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.532977                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.301880                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.629391                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.485129                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.584987                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.704523                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.764535                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.871882                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.610278                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.102718                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.527691                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.284204                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.321416                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.020190                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.710375                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.100824                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.493365                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.105696                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.586133                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.125385                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.708899                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.130295                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.766131                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.645127                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.916332                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.166468                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.102718                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.527691                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.284204                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.321416                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.020190                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.710375                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.100824                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.493365                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.105696                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.586133                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.125385                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.708899                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.130295                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.766131                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.645127                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.916332                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.166468                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         481619                       # number of writebacks
system.l2cache0.writebacks::total              481619                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                5012                       # number of replacements
system.l2cache1.tags.tagsinuse            3800.344969                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 27912                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                5012                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                5.569034                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1511.158377                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     1.996513                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     3.995942                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   349.500856                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   392.917763                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   766.026830                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   667.522355                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst     2.982186                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     2.995034                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.992828                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     1.964744                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    18.923842                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     6.851817                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    41.003169                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data    30.512713                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.368935                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000487                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000976                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.085327                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.095927                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.187018                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.162969                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.000728                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000731                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000242                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000480                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.004620                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.001673                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.010011                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.007449                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.927819                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4034                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          639                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         2943                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.984863                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              536085                       # Number of tag accesses
system.l2cache1.tags.data_accesses             536085                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         4007                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         4007                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5350                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5350                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data            6                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data            7                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data            6                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data            7                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data            6                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data          265                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             301                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst         1525                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst          439                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst         1523                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst         1524                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst         1524                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst         1524                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst         1498                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst         4314                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        13871                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         3016                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data          982                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data         3280                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data         3022                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data         3161                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data         3346                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data         2945                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data         3167                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        22919                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst         1525                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         3019                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst          439                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data          983                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst         1523                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data         3286                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst         1524                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data         3029                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst         1524                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data         3167                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst         1524                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data         3353                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst         1498                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data         2951                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst         4314                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data         3432                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              37091                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst         1525                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         3019                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst          439                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data          983                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst         1523                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data         3286                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst         1524                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data         3029                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst         1524                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data         3167                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst         1524                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data         3353                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst         1498                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data         2951                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst         4314                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data         3432                       # number of overall hits
system.l2cache1.overall_hits::total             37091                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          241                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data          214                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data          234                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data          237                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data          234                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data          418                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data          330                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data          756                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         2664                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data          339                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data          227                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data          216                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data          217                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data          216                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data          307                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data          307                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data          399                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         2228                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data           95                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data           50                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data           41                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data           37                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data           40                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data           36                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data          142                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data         1344                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1785                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst           75                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst            8                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst           27                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst         2377                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2489                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data          829                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data          160                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data          112                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data          123                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data           96                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data          107                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data          660                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data         2709                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         4796                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst           75                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data          924                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst            8                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data          210                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data          153                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data          160                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data          136                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data          143                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst           27                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data          802                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst         2377                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data         4053                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             9070                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst           75                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data          924                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst            8                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data          210                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data          153                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data          160                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data          136                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data          143                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst           27                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data          802                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst         2377                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data         4053                       # number of overall misses
system.l2cache1.overall_misses::total            9070                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         4007                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         4007                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5350                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5350                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          241                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data          214                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data          234                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data          237                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data          234                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data          418                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data          330                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data          756                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         2664                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data          339                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data          227                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data          216                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data          217                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data          216                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data          307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data          307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data          399                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         2228                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data         1609                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         2086                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         1600                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst          447                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst         1525                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst         1524                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst         1524                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst         1524                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst         1525                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst         6691                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        16360                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         3845                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         1142                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data         3392                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data         3145                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data         3257                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data         3453                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data         3605                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data         5876                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        27715                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         1600                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         3943                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst          447                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         1193                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst         1525                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data         3439                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst         1524                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data         3189                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst         1524                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data         3303                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst         1524                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data         3496                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst         1525                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data         3753                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst         6691                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data         7485                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          46161                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         1600                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         3943                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst          447                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         1193                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst         1525                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data         3439                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst         1524                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data         3189                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst         1524                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data         3303                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst         1524                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data         3496                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst         1525                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data         3753                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst         6691                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data         7485                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         46161                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.969388                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.980392                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.872340                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.840909                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.869565                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.837209                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.959459                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.835301                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.855705                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.046875                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.017897                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.001311                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.017705                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.355253                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.152139                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.215605                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.140105                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.033019                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.039110                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.029475                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.030988                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.183079                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.461028                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.173047                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.046875                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.234339                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.017897                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.176027                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.001311                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.044490                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.050172                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.041175                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.040904                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.017705                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.213696                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.355253                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.541483                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.196486                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.046875                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.234339                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.017897                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.176027                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.001311                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.044490                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.050172                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.041175                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.040904                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.017705                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.213696                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.355253                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.541483                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.196486                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           1645                       # number of writebacks
system.l2cache1.writebacks::total                1645                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                704                       # Transaction distribution
system.membus0.trans_dist::ReadResp           1631418                       # Transaction distribution
system.membus0.trans_dist::WriteReq              6859                       # Transaction distribution
system.membus0.trans_dist::WriteResp             6859                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       527910                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         1220135                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            7278                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          7600                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           8940                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           349114                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          347341                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      1630714                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        46208                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        46208                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       381951                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      5282817                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        10544                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      5675312                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        18578                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         4582                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        23160                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        16128                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       122688                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       138816                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               5837288                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     11331328                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    145816448                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        32197                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    157179973                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       270528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        18328                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       288856                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      2619392                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      2963456                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              160432285                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         3968975                       # Total snoops (count)
system.membus0.snoop_fanout::samples          7782373                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.509959                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499901                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                3813680     49.00%     49.00% # Request fanout histogram
system.membus0.snoop_fanout::3                3968693     51.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            7782373                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           1494390                       # Transaction distribution
system.membus1.trans_dist::WriteReq              2291                       # Transaction distribution
system.membus1.trans_dist::WriteResp             2291                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       493510                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         1176070                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            4980                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          4890                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           5960                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           376948                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          375554                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      1494390                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        14765                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        23345                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        38110                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      5393164                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      5393164                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               5431274                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       399424                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       290328                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       689752                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    150589632                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    150589632                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              151279384                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          270104                       # Total snoops (count)
system.membus1.snoop_fanout::samples          3818587                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.069061                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.253557                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                3554873     93.09%     93.09% # Request fanout histogram
system.membus1.snoop_fanout::2                 263714      6.91%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            3818587                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      1980966                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.873792                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         1938                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      1980966                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000978                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     3.163586                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.811833                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.595666                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.000096                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.233337                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     1.677817                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     3.488731                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.993779                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     1.552133                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     1.521094                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.401178                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.828360                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.169069                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.427522                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.000214                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.009378                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.197724                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.050740                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.037229                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.000006                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.014584                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.104864                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.218046                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.062111                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.097008                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.095068                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.025074                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.051772                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.010567                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.026720                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.000013                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000586                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.992112                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     30606592                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     30606592                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       495362                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       495362                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data          194                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data           57                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data          382                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data          262                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data           97                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            9                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         1004                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data          167                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          100                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.inst            5                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data          204                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data          240                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data           96                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data           13                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          825                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data          361                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data          157                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.inst            5                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data          586                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data          502                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data          193                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data           22                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         1829                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data          361                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data          157                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.inst            5                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data          586                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data          502                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data          193                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data           22                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         1829                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data           58                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data           52                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          158                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           46                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data           77                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data           89                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data           97                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data           37                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          614                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data           26                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           66                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data           22                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data           32                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data           32                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data           35                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data           12                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          229                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data        30414                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data           49                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data       132631                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data        52985                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data        54179                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data        38439                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data        13731                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data        11644                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       334072                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst       114283                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data        79261                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data            6                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst        25165                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data       162949                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst       405214                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data        76603                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst       163892                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data       157740                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst        71197                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data       121960                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst        31837                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data        66989                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst          487                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data        10296                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      1487879                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        40832                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        40832                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst       114283                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data       109675                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data           55                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst        25165                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data       295580                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst       405214                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data       129588                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst       163892                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data       211919                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst        71197                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data       160399                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst        31837                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data        80720                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst          487                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data        21940                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      1821951                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst       114283                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data       109675                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data           55                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst        25165                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data       295580                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst       405214                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data       129588                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst       163892                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data       211919                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst        71197                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data       160399                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst        31837                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data        80720                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst          487                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data        21940                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      1821951                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       495362                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       495362                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data           58                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data           52                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          158                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           47                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data           77                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data           89                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data           97                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data           37                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          615                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          229                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data        30608                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data           49                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data       132688                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data        53367                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data        54441                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data        38536                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data        13740                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data        11647                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       335076                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst       114283                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data        79428                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst        25165                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data       163049                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst       405219                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data        76807                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst       163892                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data       157980                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst        71197                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data       122056                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst        31837                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data        67002                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst          487                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data        10296                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      1488704                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        40832                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        40832                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst       114283                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data       110036                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data           55                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst        25165                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data       295737                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst       405219                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data       130174                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst       163892                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data       212421                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst        71197                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data       160592                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst        31837                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data        80742                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst          487                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data        21943                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      1823780                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst       114283                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data       110036                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data           55                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst        25165                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data       295737                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst       405219                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data       130174                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst       163892                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data       212421                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst        71197                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data       160592                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst        31837                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data        80742                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst          487                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data        21943                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      1823780                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data     0.978723                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.998374                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.993662                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999570                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.992842                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.995187                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.997483                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999345                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.999742                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.997004                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.997897                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999387                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst     0.999988                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.997344                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.998481                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.999213                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.999806                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999446                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.996719                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999469                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst     0.999988                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.995498                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.997637                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.998798                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999728                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.999863                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.998997                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.996719                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999469                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst     0.999988                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.995498                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.997637                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.998798                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999728                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.999863                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.998997                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       493543                       # number of writebacks
system.numa_caches_downward0.writebacks::total       493543                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         1482                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     6.093216                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         1024                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         1482                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.690958                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.369139                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.188029                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.194383                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.004054                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.002027                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.002028                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000005                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.005162                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.169876                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     1.706165                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.431015                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     3.021332                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.023071                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.011752                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.012149                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.000253                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000127                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.000127                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000323                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.010617                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.106635                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.026938                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.188833                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.380826                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        80408                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        80408                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          104                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          104                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            2                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data          263                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data          214                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data          266                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data          267                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data          266                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data          266                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data          270                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data          336                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         2148                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data          242                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data          221                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data          215                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data          217                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data          215                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data          215                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data          215                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data          294                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         1834                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data            3                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data          105                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data          228                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          336                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst           75                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data          692                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst            8                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          140                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data          108                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data          123                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data           95                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data          107                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst           27                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data          654                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst          189                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data         1588                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         3808                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst           75                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data          695                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst            8                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          140                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data          108                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data          123                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data           95                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data          107                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst           27                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data          759                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst          189                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data         1816                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4144                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst           75                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data          695                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst            8                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          140                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data          108                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data          123                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data           95                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data          107                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst           27                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data          759                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst          189                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data         1816                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4144                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          104                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          104                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data          263                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data          214                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data          266                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data          267                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data          266                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data          266                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data          270                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data          336                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         2148                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data          242                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data          221                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data          217                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data          294                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         1834                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data          105                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data          230                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          338                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst           75                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data          692                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data          108                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data           95                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data          107                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst           27                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data          654                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data         1588                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         3808                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst           75                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data          695                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst            8                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          140                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data          108                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data          123                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data           95                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data          107                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst           27                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data          759                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst          189                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data         1818                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4146                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst           75                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data          695                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst            8                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          140                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data          108                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data          123                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data           95                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data          107                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst           27                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data          759                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst          189                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data         1818                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4146                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.991304                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.994083                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.998900                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999518                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.998900                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999518                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           92                       # number of writebacks
system.numa_caches_downward1.writebacks::total           92                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         1474                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     5.957496                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         1025                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         1474                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.695387                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.161717                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.206913                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.213266                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.002036                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.002027                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.002028                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000004                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.005160                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.195641                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     1.706161                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.431805                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     3.030738                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.010107                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.012932                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.013329                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.000127                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000127                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.000127                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000322                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.012228                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.106635                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.026988                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.189421                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.372344                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        80284                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        80284                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           92                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           92                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data          263                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data          214                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data          266                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data          267                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data          266                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data          266                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data          270                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data          336                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         2148                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data          242                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data          221                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data          215                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data          217                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data          215                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data          215                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data          215                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data          294                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         1834                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data            3                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data          105                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data          228                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          336                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst           75                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data          692                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst            8                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          140                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data          108                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data          123                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data           95                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data          107                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst           27                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data          654                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst          189                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data         1588                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         3808                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst           75                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data          695                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst            8                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          140                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data          108                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data          123                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data           95                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data          107                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst           27                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data          759                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst          189                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data         1816                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4144                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst           75                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data          695                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst            8                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          140                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data          108                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data          123                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data           95                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data          107                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst           27                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data          759                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst          189                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data         1816                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4144                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           92                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           92                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data          263                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data          214                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data          266                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data          267                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data          266                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data          266                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data          270                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data          336                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         2148                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data          242                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data          221                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data          217                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data          294                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         1834                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data          105                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data          228                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          336                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst           75                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data          692                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data          108                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data           95                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data          107                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst           27                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data          654                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data         1588                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         3808                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst           75                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data          695                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst            8                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          140                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data          108                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data          123                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data           95                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data          107                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst           27                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data          759                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst          189                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data         1816                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4144                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst           75                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data          695                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst            8                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          140                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data          108                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data          123                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data           95                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data          107                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst           27                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data          759                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst          189                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data         1816                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4144                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           83                       # number of writebacks
system.numa_caches_upward0.writebacks::total           83                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      1978468                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.861603                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         1777                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      1978468                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000898                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     3.108918                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.819047                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.600734                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.000076                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.234038                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     1.662543                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     3.499991                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     1.001166                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     1.562508                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     1.534880                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.401962                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.829111                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.168791                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.428454                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.000229                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.009155                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.194307                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.051190                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.037546                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.000005                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.014627                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.103909                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.218749                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.062573                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.097657                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.095930                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.025123                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.051819                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.010549                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.026778                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.000014                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000572                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.991350                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     30614625                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     30614625                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       493543                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       493543                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data          177                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data           28                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data          349                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data          257                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data           88                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data           10                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          910                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data          156                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data           74                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data          169                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data          261                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data           94                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data           20                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          774                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data          333                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data          102                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data          518                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data          518                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data          182                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data           30                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total         1684                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data          333                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data          102                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data          518                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data          518                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data          182                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data           30                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total         1684                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data           58                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data           52                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          159                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           46                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data           77                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data           89                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data           97                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data           37                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          615                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data           26                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           66                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data           22                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data           32                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data           32                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data           35                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data           12                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total          229                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data        30237                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data           49                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data       132602                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data        52636                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data        53922                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data        38351                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data        13721                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data        11643                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        40832                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       373993                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst       114283                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data        79105                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst        25165                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data       162875                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst       405214                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data        76434                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst       163892                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data       157479                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst        71197                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data       121866                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst        31837                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data        66969                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst          487                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data        10296                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      1487105                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst       114283                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data       109342                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data           55                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst        25165                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data       295477                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst       405214                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data       129070                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst       163892                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data       211401                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst        71197                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data       160217                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst        31837                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data        80690                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst          487                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data        21939                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        40832                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      1861098                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst       114283                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data       109342                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data           55                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst        25165                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data       295477                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst       405214                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data       129070                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst       163892                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data       211401                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst        71197                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data       160217                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst        31837                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data        80690                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst          487                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data        21939                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        40832                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      1861098                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       493543                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       493543                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data           58                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data           52                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          159                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           46                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data           77                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data           89                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data           97                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data           37                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          615                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total          229                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data        30414                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data           49                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data       132630                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data        52985                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data        54179                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data        38439                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data        13731                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data        11644                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        40832                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       374903                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst       114283                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data        79261                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst        25165                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data       162949                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst       405214                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data        76603                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst       163892                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data       157740                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst        71197                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data       121960                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst        31837                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data        66989                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst          487                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data        10296                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      1487879                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst       114283                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data       109675                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data           55                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst        25165                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data       295579                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst       405214                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data       129588                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst       163892                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data       211919                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst        71197                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data       160399                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst        31837                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data        80720                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst          487                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data        21940                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        40832                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      1862782                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst       114283                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data       109675                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data           55                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst        25165                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data       295579                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst       405214                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data       129588                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst       163892                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data       211919                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst        71197                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data       160399                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst        31837                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data        80720                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst          487                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data        21940                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        40832                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      1862782                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.994180                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999789                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.993413                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.995256                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.997711                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.999272                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.999914                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.997573                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.998032                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999546                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.997794                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.998345                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.999229                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.999701                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999480                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.996964                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999655                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.996003                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.997556                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.998865                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.999628                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.999954                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999096                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.996964                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999655                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.996003                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.997556                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.998865                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.999628                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.999954                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999096                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       491865                       # number of writebacks
system.numa_caches_upward1.writebacks::total       491865                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           31858006                       # DTB read hits
system.switch_cpus00.dtb.read_misses             2652                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses       31695652                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           9577192                       # DTB write hits
system.switch_cpus00.dtb.write_misses             286                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses       9405056                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           41435198                       # DTB hits
system.switch_cpus00.dtb.data_misses             2938                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses       41100708                       # DTB accesses
system.switch_cpus00.itb.fetch_hits         183214217                       # ITB hits
system.switch_cpus00.itb.fetch_misses           11799                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses     183226016                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              377719979                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts         184008893                       # Number of instructions committed
system.switch_cpus00.committedOps           184008893                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    174094386                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses       166898                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            548039                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts      3125879                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          174094386                       # number of integer instructions
system.switch_cpus00.num_fp_insts              166898                       # number of float instructions
system.switch_cpus00.num_int_register_reads    275668088                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    160453849                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads         8136                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes         8158                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            41439443                       # number of memory refs
system.switch_cpus00.num_load_insts          31861525                       # Number of load instructions
system.switch_cpus00.num_store_insts          9577918                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     194367803.352644                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     183352175.647356                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.485418                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.514582                       # Percentage of idle cycles
system.switch_cpus00.Branches                 3921022                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass      9647635      5.24%      5.24% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       131075411     71.23%     76.47% # Class of executed instruction
system.switch_cpus00.op_class::IntMult        1574893      0.86%     77.33% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     77.33% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd        157508      0.09%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt           513      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv           171      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     77.42% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       31866526     17.32%     94.73% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       9578393      5.21%     99.94% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       110781      0.06%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        184011831                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits             111843                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits             50637                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits             162480                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits             48704                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses         48704                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              378906609                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts            515684                       # Number of instructions committed
system.switch_cpus01.committedOps              515684                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       498558                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls             18744                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        53393                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             498558                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads       687473                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       389493                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs              162766                       # number of memory refs
system.switch_cpus01.num_load_insts            111843                       # Number of load instructions
system.switch_cpus01.num_store_insts            50923                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     378391477.792257                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     515131.207743                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001360                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998640                       # Percentage of idle cycles
system.switch_cpus01.Branches                   80863                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass         2200      0.43%      0.43% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          330898     64.17%     64.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult           1834      0.36%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus01.op_class::MemRead         114062     22.12%     87.07% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite         50924      9.88%     96.94% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess        15766      3.06%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total           515684                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           63204631                       # DTB read hits
system.switch_cpus02.dtb.read_misses             3181                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       62610494                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          19795732                       # DTB write hits
system.switch_cpus02.dtb.write_misses            1347                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      18576528                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           83000363                       # DTB hits
system.switch_cpus02.dtb.data_misses             4528                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       81187022                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         365755876                       # ITB hits
system.switch_cpus02.itb.fetch_misses             868                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     365756744                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              379103206                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         370236461                       # Number of instructions committed
system.switch_cpus02.committedOps           370236461                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    348933373                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses        49702                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            685580                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      5118003                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          348933373                       # number of integer instructions
system.switch_cpus02.num_fp_insts               49702                       # number of float instructions
system.switch_cpus02.num_int_register_reads    554121644                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    322772740                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         2603                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         2469                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            83008443                       # number of memory refs
system.switch_cpus02.num_load_insts          63209923                       # Number of load instructions
system.switch_cpus02.num_store_insts         19798520                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     8861349.630651                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     370241856.369349                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.976625                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.023375                       # Percentage of idle cycles
system.switch_cpus02.Branches                 6296195                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     20769620      5.61%      5.61% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       266157265     71.89%     77.50% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         124502      0.03%     77.53% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     77.53% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         45803      0.01%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp            10      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           183      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult           44      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            69      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     77.54% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       63240262     17.08%     94.62% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      19800870      5.35%     99.97% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       102367      0.03%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        370240995                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits           60893909                       # DTB read hits
system.switch_cpus03.dtb.read_misses             1826                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses       60658790                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          26778886                       # DTB write hits
system.switch_cpus03.dtb.write_misses             216                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses      26465559                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           87672795                       # DTB hits
system.switch_cpus03.dtb.data_misses             2042                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses       87124349                       # DTB accesses
system.switch_cpus03.itb.fetch_hits         368736521                       # ITB hits
system.switch_cpus03.itb.fetch_misses            2267                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses     368738788                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              380289880                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts         370214769                       # Number of instructions committed
system.switch_cpus03.committedOps           370214769                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    347608410                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses       265523                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           2544157                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts      7401083                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          347608410                       # number of integer instructions
system.switch_cpus03.num_fp_insts              265523                       # number of float instructions
system.switch_cpus03.num_int_register_reads    535537893                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    311070132                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads         9844                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes         9834                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            87677073                       # number of memory refs
system.switch_cpus03.num_load_insts          60896859                       # Number of load instructions
system.switch_cpus03.num_store_insts         26780214                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     8911612.570779                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     371378267.429221                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.976566                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.023434                       # Percentage of idle cycles
system.switch_cpus03.Branches                10684001                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     21888655      5.91%      5.91% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       257975686     69.68%     75.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        2350817      0.63%     76.23% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     76.23% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd        254331      0.07%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt            42      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv            14      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     76.30% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       60907456     16.45%     92.75% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      26781116      7.23%     99.98% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        58694      0.02%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        370216811                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           54248039                       # DTB read hits
system.switch_cpus04.dtb.read_misses            30574                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses       54099138                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          14197861                       # DTB write hits
system.switch_cpus04.dtb.write_misses            3601                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses      13960945                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           68445900                       # DTB hits
system.switch_cpus04.dtb.data_misses            34175                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses       68060083                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         309456327                       # ITB hits
system.switch_cpus04.itb.fetch_misses           18064                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     309474391                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              380289923                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         310575086                       # Number of instructions committed
system.switch_cpus04.committedOps           310575086                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    294258050                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses       196516                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            764343                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts      4953788                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          294258050                       # number of integer instructions
system.switch_cpus04.num_fp_insts              196516                       # number of float instructions
system.switch_cpus04.num_int_register_reads    470204381                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    273562373                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads        10312                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes        10305                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            68487445                       # number of memory refs
system.switch_cpus04.num_load_insts          54285365                       # Number of load instructions
system.switch_cpus04.num_store_insts         14202080                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     68690006.675819                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     311599916.324181                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.819375                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.180625                       # Percentage of idle cycles
system.switch_cpus04.Branches                 6109031                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     15902859      5.12%      5.12% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       223249349     71.87%     76.99% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        2322326      0.75%     77.74% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     77.74% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd        184469      0.06%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt           777      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           259      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       54290392     17.48%     95.28% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      14202375      4.57%     99.85% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       456457      0.15%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        310609263                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           30527116                       # DTB read hits
system.switch_cpus05.dtb.read_misses            20598                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses       30286298                       # DTB read accesses
system.switch_cpus05.dtb.write_hits           6548020                       # DTB write hits
system.switch_cpus05.dtb.write_misses            1746                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses       6404003                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           37075136                       # DTB hits
system.switch_cpus05.dtb.data_misses            22344                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       36690301                       # DTB accesses
system.switch_cpus05.itb.fetch_hits         170590780                       # ITB hits
system.switch_cpus05.itb.fetch_misses            7756                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses     170598536                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              380290042                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         172344408                       # Number of instructions committed
system.switch_cpus05.committedOps           172344408                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    163788348                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses        72878                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            327041                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts      2538795                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          163788348                       # number of integer instructions
system.switch_cpus05.num_fp_insts               72878                       # number of float instructions
system.switch_cpus05.num_int_register_reads    264532261                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    153877990                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads         4364                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes         4336                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            37102054                       # number of memory refs
system.switch_cpus05.num_load_insts          30551844                       # Number of load instructions
system.switch_cpus05.num_store_insts          6550210                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     207375915.064709                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     172914126.935291                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.454690                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.545310                       # Percentage of idle cycles
system.switch_cpus05.Branches                 3065132                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass      8340936      4.84%      4.84% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       125489424     72.80%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        1076568      0.62%     78.27% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd         67542      0.04%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt           354      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv           118      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       30556816     17.73%     96.03% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite       6550398      3.80%     99.83% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       284597      0.17%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        172366753                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits           16346535                       # DTB read hits
system.switch_cpus06.dtb.read_misses            12665                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses       16204515                       # DTB read accesses
system.switch_cpus06.dtb.write_hits           3338552                       # DTB write hits
system.switch_cpus06.dtb.write_misses             838                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses       3238605                       # DTB write accesses
system.switch_cpus06.dtb.data_hits           19685087                       # DTB hits
system.switch_cpus06.dtb.data_misses            13503                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses       19443120                       # DTB accesses
system.switch_cpus06.itb.fetch_hits          91214291                       # ITB hits
system.switch_cpus06.itb.fetch_misses            2306                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses      91216597                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              380290091                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts          92017844                       # Number of instructions committed
system.switch_cpus06.committedOps            92017844                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses     87514249                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses        40347                       # Number of float alu accesses
system.switch_cpus06.num_func_calls            151482                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts      1315212                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts           87514249                       # number of integer instructions
system.switch_cpus06.num_fp_insts               40347                       # number of float instructions
system.switch_cpus06.num_int_register_reads    141619564                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes     82414759                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2603                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2581                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs            19701448                       # number of memory refs
system.switch_cpus06.num_load_insts          16361640                       # Number of load instructions
system.switch_cpus06.num_store_insts          3339808                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     287968449.578817                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     92321641.421183                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.242766                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.757234                       # Percentage of idle cycles
system.switch_cpus06.Branches                 1570089                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass      4390204      4.77%      4.77% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu        67168410     72.98%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::IntMult         563968      0.61%     78.37% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     78.37% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd         36885      0.04%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt           183      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv            61      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     78.41% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       16365325     17.78%     96.19% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite       3339910      3.63%     99.82% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess       166404      0.18%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total         92031350                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits             260640                       # DTB read hits
system.switch_cpus07.dtb.read_misses              154                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses           7239                       # DTB read accesses
system.switch_cpus07.dtb.write_hits            176283                       # DTB write hits
system.switch_cpus07.dtb.write_misses              17                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses         91454                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             436923                       # DTB hits
system.switch_cpus07.dtb.data_misses              171                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses          98693                       # DTB accesses
system.switch_cpus07.itb.fetch_hits            107002                       # ITB hits
system.switch_cpus07.itb.fetch_misses              67                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses        107069                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              378906609                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts           1794309                       # Number of instructions committed
system.switch_cpus07.committedOps             1794309                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses      1766500                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses         1029                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             28113                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts       175683                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts            1766500                       # number of integer instructions
system.switch_cpus07.num_fp_insts                1029                       # number of float instructions
system.switch_cpus07.num_int_register_reads      2506947                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes      1404613                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads          459                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes          429                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              437644                       # number of memory refs
system.switch_cpus07.num_load_insts            260987                       # Number of load instructions
system.switch_cpus07.num_store_insts           176657                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     377113275.787477                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     1793333.212523                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.004733                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.995267                       # Percentage of idle cycles
system.switch_cpus07.Branches                  216007                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         6221      0.35%      0.35% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu         1320973     73.61%     73.96% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           3474      0.19%     74.15% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     74.15% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd           185      0.01%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             6      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             2      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus07.op_class::MemRead         265252     14.78%     88.95% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite        176770      9.85%     98.80% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess        21598      1.20%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total          1794481                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             110556                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             51146                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             161702                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits             49280                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses         49280                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              378906608                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            516097                       # Number of instructions committed
system.switch_cpus08.committedOps              516097                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       498740                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             18886                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        51704                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             498740                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads       689560                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       390909                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              161988                       # number of memory refs
system.switch_cpus08.num_load_insts            110556                       # Number of load instructions
system.switch_cpus08.num_store_insts            51432                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     378391064.007404                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     515543.992596                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001361                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998639                       # Percentage of idle cycles
system.switch_cpus08.Branches                   79460                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         2197      0.43%      0.43% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          331800     64.29%     64.72% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           1844      0.36%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     65.07% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         112801     21.86%     86.93% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         51433      9.97%     96.90% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess        16022      3.10%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           516097                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              68272                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             38515                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             106787                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             48068                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         48068                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              378906608                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            301932                       # Number of instructions committed
system.switch_cpus09.committedOps              301932                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       287493                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             12580                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        21631                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             287493                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads       387356                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       225302                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              107073                       # number of memory refs
system.switch_cpus09.num_load_insts             68272                       # Number of load instructions
system.switch_cpus09.num_store_insts            38801                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     378605118.145788                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     301489.854211                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000796                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999204                       # Percentage of idle cycles
system.switch_cpus09.Branches                   40673                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         1930      0.64%      0.64% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          174322     57.74%     58.37% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            970      0.32%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          70415     23.32%     82.02% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         38801     12.85%     94.87% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        15494      5.13%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           301932                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             109458                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits             50821                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             160279                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits             48740                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses         48740                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              378906609                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts            512072                       # Number of instructions committed
system.switch_cpus10.committedOps              512072                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses       494832                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls             18762                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        51129                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts             494832                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads       684459                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes       387948                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              160565                       # number of memory refs
system.switch_cpus10.num_load_insts            109458                       # Number of load instructions
system.switch_cpus10.num_store_insts            51107                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     378395087.922529                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     511521.077471                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001350                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998650                       # Percentage of idle cycles
system.switch_cpus10.Branches                   78723                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         2203      0.43%      0.43% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu          329461     64.34%     64.77% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           1840      0.36%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     65.13% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         111679     21.81%     86.94% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite         51107      9.98%     96.92% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        15782      3.08%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total           512072                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             108864                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits             50841                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             159705                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits             48740                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses         48740                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              378906609                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts            510963                       # Number of instructions committed
system.switch_cpus11.committedOps              510963                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses       493704                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             18762                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts        50555                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts             493704                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads       683351                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes       387394                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              159991                       # number of memory refs
system.switch_cpus11.num_load_insts            108864                       # Number of load instructions
system.switch_cpus11.num_store_insts            51127                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     378396196.348463                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     510412.651537                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001347                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998653                       # Percentage of idle cycles
system.switch_cpus11.Branches                   78168                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass         2203      0.43%      0.43% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu          328926     64.37%     64.80% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           1840      0.36%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         111085     21.74%     86.91% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite         51127     10.01%     96.91% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess        15782      3.09%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total           510963                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             108162                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits             50852                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             159014                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits             48740                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses         48740                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              378906609                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts            509603                       # Number of instructions committed
system.switch_cpus12.committedOps              509603                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       492333                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls             18762                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        49864                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             492333                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads       681991                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       386714                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              159300                       # number of memory refs
system.switch_cpus12.num_load_insts            108162                       # Number of load instructions
system.switch_cpus12.num_store_insts            51138                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     378397555.644468                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     509053.355532                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001343                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998657                       # Percentage of idle cycles
system.switch_cpus12.Branches                   77488                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         2203      0.43%      0.43% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu          328257     64.41%     64.85% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           1840      0.36%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     65.21% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         110383     21.66%     86.87% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite         51138     10.03%     96.90% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess        15782      3.10%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total           509603                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             107499                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits             50866                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             158365                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits             48740                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses         48740                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              378906609                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts            508333                       # Number of instructions committed
system.switch_cpus13.committedOps              508333                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses       491049                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls             18762                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        49215                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts             491049                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads       680721                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       386079                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              158651                       # number of memory refs
system.switch_cpus13.num_load_insts            107499                       # Number of load instructions
system.switch_cpus13.num_store_insts            51152                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     378398824.987062                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     507784.012938                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001340                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998660                       # Percentage of idle cycles
system.switch_cpus13.Branches                   76853                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         2203      0.43%      0.43% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          327636     64.45%     64.89% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           1840      0.36%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     65.25% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         109720     21.58%     86.83% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite         51152     10.06%     96.90% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess        15782      3.10%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total           508333                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             106176                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits             50895                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             157071                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits             48740                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses         48740                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              378906609                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts            505735                       # Number of instructions committed
system.switch_cpus14.committedOps              505735                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       488431                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             18762                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts        47875                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             488431                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads       678136                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       384780                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              157357                       # number of memory refs
system.switch_cpus14.num_load_insts            106176                       # Number of load instructions
system.switch_cpus14.num_store_insts            51181                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     378401421.642225                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     505187.357775                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001333                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998667                       # Percentage of idle cycles
system.switch_cpus14.Branches                   75525                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         2203      0.44%      0.44% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          326324     64.52%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           1840      0.36%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     65.32% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         108401     21.43%     86.76% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite         51185     10.12%     96.88% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess        15782      3.12%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total           505735                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits             378680                       # DTB read hits
system.switch_cpus15.dtb.read_misses              292                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses         266160                       # DTB read accesses
system.switch_cpus15.dtb.write_hits            119284                       # DTB write hits
system.switch_cpus15.dtb.write_misses              20                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses         55569                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             497964                       # DTB hits
system.switch_cpus15.dtb.data_misses              312                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses         321729                       # DTB accesses
system.switch_cpus15.itb.fetch_hits           1581800                       # ITB hits
system.switch_cpus15.itb.fetch_misses              75                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses       1581875                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              380290141                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts           2083604                       # Number of instructions committed
system.switch_cpus15.committedOps             2083604                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses      1988303                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses          434                       # Number of float alu accesses
system.switch_cpus15.num_func_calls             22280                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts        70870                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts            1988303                       # number of integer instructions
system.switch_cpus15.num_fp_insts                 434                       # number of float instructions
system.switch_cpus15.num_int_register_reads      3104883                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes      1786506                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads          197                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes          202                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              498676                       # number of memory refs
system.switch_cpus15.num_load_insts            379068                       # Number of load instructions
system.switch_cpus15.num_store_insts           119608                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     378199911.156545                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2090229.843455                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.005496                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.994504                       # Percentage of idle cycles
system.switch_cpus15.Branches                  104560                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass        76650      3.68%      3.68% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu         1472238     70.65%     74.33% # Class of executed instruction
system.switch_cpus15.op_class::IntMult          12157      0.58%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd            73      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             3      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             1      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     74.91% # Class of executed instruction
system.switch_cpus15.op_class::MemRead         381646     18.31%     93.23% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite        119705      5.74%     98.97% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess        21443      1.03%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total          2083916                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        1491687                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           2291                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          2291                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       493635                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      1176617                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         4240                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         3860                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         4826                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        376633                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       375239                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      1491687                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      5399677                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      5399677                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        23329                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        23329                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            5423006                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    150804800                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    150804800                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       289432                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       289432                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           151094232                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      2256633                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       5798922                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.387996                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.487294                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             3548963     61.20%     61.20% # Request fanout histogram
system.system_bus.snoop_fanout::2             2249959     38.80%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         5798922                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.633554                       # Number of seconds simulated
sim_ticks                                1633554323000                       # Number of ticks simulated
final_tick                               4093231110500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2001888                       # Simulator instruction rate (inst/s)
host_op_rate                                  2001887                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              356528965                       # Simulator tick rate (ticks/s)
host_mem_usage                                 857836                       # Number of bytes of host memory used
host_seconds                                  4581.83                       # Real time elapsed on the host
sim_insts                                  9172303698                       # Number of instructions simulated
sim_ops                                    9172303698                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst       501248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data       318464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data       117952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       316544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data       391808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst       226944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data       171328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       522240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data       505920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst       877632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data       704576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst      1137984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data      1890880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst      4457984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data      5419136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       148800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data        63104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        60224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst        20992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data       127424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst      3922688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data      3704896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst        14080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data        36800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst        11072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data        61440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst        33664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data        75392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst      1455936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data      1080448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          28416704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst       501248                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       316544                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst       226944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       522240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst       877632                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst      1137984                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst      4457984                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       148800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst        20992                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst      3922688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst        11072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst        33664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst      1455936                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     13686912                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      3204608                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        3204608                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst         7832                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data         4976                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data         1843                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         4946                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data         6122                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst         3546                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data         2677                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         8160                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         7905                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst        13713                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data        11009                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst        17781                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data        29545                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst        69656                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data        84674                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         2325                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          986                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          216                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          941                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst          328                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data         1991                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst        61292                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data        57889                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst          220                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data          575                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst          173                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data          960                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst          526                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data         1178                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst        22749                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data        16882                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             444011                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        50072                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             50072                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       306845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       194952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst        15475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        72206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst       193776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data       239850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst       138927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data       104881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst       319696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data       309705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst       537253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data       431315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       696631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data      1157525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      2729009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data      3317390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst        91090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data        38630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst         8463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data        36867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst        12851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data        78004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst      2401321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data      2267997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst         8619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data        22528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst         6778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data        37611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst        20608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data        46152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst       891269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data       661409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             17395628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       306845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst        15475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst       193776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst       138927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst       319696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst       537253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       696631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      2729009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst        91090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst         8463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst        12851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst      2401321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst         8619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst         6778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst        20608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst       891269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         8378608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        1961739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1961739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        1961739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       306845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       194952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst        15475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        72206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst       193776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data       239850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst       138927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data       104881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst       319696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data       309705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst       537253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data       431315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       696631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data      1157525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      2729009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data      3317390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst        91090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data        38630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst         8463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data        36867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst        12851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data        78004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst      2401321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data      2267997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst         8619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data        22528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst         6778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data        37611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst        20608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data        46152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst       891269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data       661409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            19357368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst      1683392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data      2061184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data        40576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst        83712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data       675520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst      2889728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data      1143616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst      5833536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data      8347968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst     10835328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data     16042048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst     15449344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data     22675968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst     81546944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data     84038336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data        51072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        18752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data        75392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst     60169408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data     65463104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data        37568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data        36416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data        37952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst     17169984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data     20740864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         417147712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst      1683392                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst        83712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst      2889728                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst      5833536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst     10835328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst     15449344                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst     81546944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst     60169408                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst     17169984                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total    195661376                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     41748992                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       41748992                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst        26303                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data        32206                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data          634                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         1308                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data        10555                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst        45152                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data        17869                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst        91149                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data       130437                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst       169302                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data       250657                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst       241396                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data       354312                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst      1274171                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data      1313099                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data          798                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data          293                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data         1178                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst       940147                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data      1022861                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data          587                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data          569                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data          593                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst       268281                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data       324076                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            6517933                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       652328                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            652328                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst      1030509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data      1261779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        24839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst        51245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data       413528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst      1768982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data       700078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst      3571069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data      5110309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      6632977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data      9820333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      9457502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data     13881368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst     49919946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data     51445082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data        31264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data        11479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        46152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst     36833430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data     40074029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data        22998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data        22292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data        23233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst     10510813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data     12696770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            255362008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst      1030509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst        51245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst      1768982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst      3571069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      6632977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      9457502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst     49919946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst     36833430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst     10510813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       119776473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       25557149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            25557149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       25557149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst      1030509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data      1261779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        24839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst        51245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data       413528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst      1768982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data       700078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst      3571069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data      5110309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      6632977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data      9820333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      9457502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data     13881368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst     49919946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data     51445082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data        31264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data        11479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        46152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst     36833430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data     40074029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data        22998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data        22292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data        23233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst     10510813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data     12696770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           280919157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   1665                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    37541                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   7298     23.87%     23.87% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   134      0.44%     24.31% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  1673      5.47%     29.78% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    22      0.07%     29.86% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 21443     70.14%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              30570                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    7298     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    134      0.82%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   1673     10.20%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     22      0.13%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   7278     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               16405                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           1632579812500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              10050000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              81977000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               4394000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            1360967500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       1634037201000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.339411                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.536637                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  30      0.09%      0.10% # number of callpals executed
system.cpu00.kern.callpal::swpipl               26864     83.53%     83.63% # number of callpals executed
system.cpu00.kern.callpal::rdps                  3354     10.43%     94.05% # number of callpals executed
system.cpu00.kern.callpal::rti                   1877      5.84%     99.89% # number of callpals executed
system.cpu00.kern.callpal::callsys                  6      0.02%     99.91% # number of callpals executed
system.cpu00.kern.callpal::rdunique                29      0.09%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                32161                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            1907                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                81                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                81                      
system.cpu00.kern.mode_good::user                  81                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.042475                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.081489                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel       9939983500     24.89%     24.89% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        29989569500     75.11%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     30                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements          100342                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         489.070914                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          14920009                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          100833                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          147.967521                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   489.070914                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.955217                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.955217                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        30058390                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       30058390                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     11340287                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      11340287                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      3505981                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      3505981                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        11104                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        11104                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        10382                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        10382                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     14846268                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       14846268                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     14846268                       # number of overall hits
system.cpu00.dcache.overall_hits::total      14846268                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        79151                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        79151                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data        28293                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        28293                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          681                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          681                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         1182                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         1182                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data       107444                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       107444                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data       107444                       # number of overall misses
system.cpu00.dcache.overall_misses::total       107444                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     11419438                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     11419438                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      3534274                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      3534274                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        11785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        11785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        11564                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        11564                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     14953712                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     14953712                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     14953712                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     14953712                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.006931                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.006931                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.008005                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.008005                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.057785                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.057785                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.102214                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.102214                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.007185                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.007185                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.007185                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.007185                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        43537                       # number of writebacks
system.cpu00.dcache.writebacks::total           43537                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements          378464                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          65297188                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs          378976                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          172.299006                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       129875156                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      129875156                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst     64369882                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      64369882                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst     64369882                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       64369882                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst     64369882                       # number of overall hits
system.cpu00.icache.overall_hits::total      64369882                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst       378464                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       378464                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst       378464                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       378464                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst       378464                       # number of overall misses
system.cpu00.icache.overall_misses::total       378464                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst     64748346                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     64748346                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst     64748346                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     64748346                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst     64748346                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     64748346                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.005845                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.005845                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.005845                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.005845                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.005845                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.005845                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks       378464                       # number of writebacks
system.cpu00.icache.writebacks::total          378464                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    29293                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   6739     25.98%     25.98% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  1673      6.45%     32.43% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    19      0.07%     32.51% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 17506     67.49%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              25937                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    6739     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   1673     11.04%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     19      0.13%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   6720     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               15151                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           1633075546500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             876833500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       1634037482500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.383868                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.584146                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu01.kern.callpal::swpipl               22553     81.71%     81.73% # number of callpals executed
system.cpu01.kern.callpal::rdps                  3350     12.14%     93.87% # number of callpals executed
system.cpu01.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                27601                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              1695                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 3                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   3                      
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.001770                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.003534                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         12951500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       1791040231000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements           23349                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         422.370097                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1319159                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           23808                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           55.408224                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   132.886879                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   289.483218                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.259545                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.565397                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.824942                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2311452                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2311452                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data       738340                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        738340                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data       361361                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       361361                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         4850                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         4850                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         4639                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         4639                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data      1099701                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1099701                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data      1099701                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1099701                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data        28388                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        28388                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data         2221                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         2221                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          377                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          377                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          554                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          554                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data        30609                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        30609                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data        30609                       # number of overall misses
system.cpu01.dcache.overall_misses::total        30609                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data       766728                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       766728                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data       363582                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       363582                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         5227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         5227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data      1130310                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1130310                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data      1130310                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1130310                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.037025                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.037025                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.006109                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.006109                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.072126                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.072126                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.106682                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.106682                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.027080                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.027080                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.027080                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.027080                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         1680                       # number of writebacks
system.cpu01.dcache.writebacks::total            1680                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements           12247                       # number of replacements
system.cpu01.icache.tags.tagsinuse                500                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           9817671                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           12747                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          770.194634                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   368.451485                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   131.548515                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.719632                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.256931                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.976562                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         7396955                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        7396955                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst      3680107                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       3680107                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst      3680107                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        3680107                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst      3680107                       # number of overall hits
system.cpu01.icache.overall_hits::total       3680107                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst        12247                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        12247                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst        12247                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        12247                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst        12247                       # number of overall misses
system.cpu01.icache.overall_misses::total        12247                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst      3692354                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      3692354                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst      3692354                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      3692354                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst      3692354                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      3692354                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003317                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003317                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003317                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003317                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003317                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003317                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks        12247                       # number of writebacks
system.cpu01.icache.writebacks::total           12247                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   1681                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    39404                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  10214     31.02%     31.02% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  1673      5.08%     36.10% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     9      0.03%     36.13% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 21029     63.87%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              32925                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   10214     46.22%     46.22% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   1673      7.57%     53.78% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      9      0.04%     53.83% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  10205     46.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               22101                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           1631686416000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              81977000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               1060500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1580621000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       1633350074500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.485282                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.671253                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      1.18%      1.18% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      1.18%      2.35% # number of syscalls executed
system.cpu02.kern.syscall::4                        6      7.06%      9.41% # number of syscalls executed
system.cpu02.kern.syscall::6                        2      2.35%     11.76% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      1.18%     12.94% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      1.18%     14.12% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      1.18%     15.29% # number of syscalls executed
system.cpu02.kern.syscall::73                      70     82.35%     97.65% # number of syscalls executed
system.cpu02.kern.syscall::75                       2      2.35%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   85                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 272      0.77%      0.77% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 112      0.32%      1.09% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.01%      1.10% # number of callpals executed
system.cpu02.kern.callpal::swpipl               29443     83.66%     84.76% # number of callpals executed
system.cpu02.kern.callpal::rdps                  3368      9.57%     94.33% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.00%     94.33% # number of callpals executed
system.cpu02.kern.callpal::rti                   1800      5.11%     99.45% # number of callpals executed
system.cpu02.kern.callpal::callsys                103      0.29%     99.74% # number of callpals executed
system.cpu02.kern.callpal::imb                      5      0.01%     99.76% # number of callpals executed
system.cpu02.kern.callpal::rdunique                86      0.24%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                35192                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            1913                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               118                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               119                      
system.cpu02.kern.mode_good::user                 118                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.062206                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.116691                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     1633058492000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          219979500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    112                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           50869                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         477.354004                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1962033                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           51374                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           38.191167                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   477.354004                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.932332                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.932332                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         3854529                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        3854529                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      1207292                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1207292                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       598242                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       598242                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        14211                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        14211                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        14776                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        14776                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data      1805534                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1805534                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data      1805534                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1805534                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        50045                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        50045                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         9993                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         9993                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         1605                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1605                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          912                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          912                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        60038                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        60038                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        60038                       # number of overall misses
system.cpu02.dcache.overall_misses::total        60038                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data      1257337                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      1257337                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       608235                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       608235                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        15816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        15816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        15688                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        15688                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data      1865572                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1865572                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data      1865572                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1865572                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.039802                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.039802                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.016430                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.016430                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.101480                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.101480                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.058134                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.058134                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.032182                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.032182                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.032182                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.032182                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        19023                       # number of writebacks
system.cpu02.dcache.writebacks::total           19023                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           25484                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.999973                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          16564864                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           25996                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          637.208186                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.999973                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        13261759                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       13261759                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      6592646                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       6592646                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      6592646                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        6592646                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      6592646                       # number of overall hits
system.cpu02.icache.overall_hits::total       6592646                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        25489                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        25489                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        25489                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        25489                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        25489                       # number of overall misses
system.cpu02.icache.overall_misses::total        25489                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      6618135                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      6618135                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      6618135                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      6618135                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      6618135                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      6618135                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.003851                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.003851                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.003851                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.003851                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.003851                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.003851                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        25484                       # number of writebacks
system.cpu02.icache.writebacks::total           25484                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   1671                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    30756                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   6943     26.30%     26.30% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  1673      6.34%     32.63% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    20      0.08%     32.71% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 17768     67.29%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              26404                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    6943     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   1673     10.75%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     20      0.13%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   6925     44.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               15561                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           1633049098500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               4053500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             902447000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       1634037576000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.389746                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.589343                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    4                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   6      0.02%      0.02% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  83      0.29%      0.32% # number of callpals executed
system.cpu03.kern.callpal::tbi                      4      0.01%      0.33% # number of callpals executed
system.cpu03.kern.callpal::swpipl               22919     81.34%     81.67% # number of callpals executed
system.cpu03.kern.callpal::rdps                  3351     11.89%     93.56% # number of callpals executed
system.cpu03.kern.callpal::rti                   1792      6.36%     99.92% # number of callpals executed
system.cpu03.kern.callpal::callsys                 13      0.05%     99.97% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.00%     99.97% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 8      0.03%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                28177                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            1876                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               122                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               123                      
system.cpu03.kern.mode_good::user                 122                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.065565                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.122623                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     1612834119500     98.70%     98.70% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        21176991500      1.30%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     83                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements           57436                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         477.866017                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          12274239                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           57891                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          212.023268                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   477.866017                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.933332                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.933332                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        21532113                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       21532113                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data      7466355                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       7466355                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data      3190500                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      3190500                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         5588                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         5588                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         5501                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         5501                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     10656855                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       10656855                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     10656855                       # number of overall hits
system.cpu03.dcache.overall_hits::total      10656855                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data        49338                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        49338                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data        15514                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        15514                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          529                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          529                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          566                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          566                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data        64852                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        64852                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data        64852                       # number of overall misses
system.cpu03.dcache.overall_misses::total        64852                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data      7515693                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      7515693                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data      3206014                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      3206014                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         6117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         6117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         6067                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         6067                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     10721707                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     10721707                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     10721707                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     10721707                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.006565                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.006565                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.004839                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.004839                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.086480                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.086480                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.093292                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.093292                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.006049                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.006049                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.006049                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.006049                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        23412                       # number of writebacks
system.cpu03.dcache.writebacks::total           23412                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements          437500                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          44453386                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          438012                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          101.488968                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        90163292                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       90163292                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst     44425396                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total      44425396                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst     44425396                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total       44425396                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst     44425396                       # number of overall hits
system.cpu03.icache.overall_hits::total      44425396                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst       437500                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       437500                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst       437500                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       437500                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst       437500                       # number of overall misses
system.cpu03.icache.overall_misses::total       437500                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst     44862896                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total     44862896                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst     44862896                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total     44862896                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst     44862896                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total     44862896                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.009752                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.009752                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.009752                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.009752                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.009752                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.009752                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks       437500                       # number of writebacks
system.cpu03.icache.writebacks::total          437500                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   1577                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    75868                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   7189     26.82%     26.82% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  1673      6.24%     33.06% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    19      0.07%     33.13% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 17927     66.87%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              26808                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    7187     44.77%     44.77% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   1673     10.42%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     19      0.12%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   7174     44.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               16053                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           1633247618500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               3759000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             912493000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       1634245847500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999722                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.400179                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.598814                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu04.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   13                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  16      0.06%      0.06% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  78      0.27%      0.33% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.00%      0.33% # number of callpals executed
system.cpu04.kern.callpal::swpipl               23230     81.14%     81.47% # number of callpals executed
system.cpu04.kern.callpal::rdps                  3347     11.69%     93.16% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.00%     93.16% # number of callpals executed
system.cpu04.kern.callpal::rti                   1886      6.59%     99.75% # number of callpals executed
system.cpu04.kern.callpal::callsys                 16      0.06%     99.81% # number of callpals executed
system.cpu04.kern.callpal::imb                      3      0.01%     99.82% # number of callpals executed
system.cpu04.kern.callpal::rdunique                52      0.18%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                28630                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            1964                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               307                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               307                      
system.cpu04.kern.mode_good::user                 307                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.156314                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.270365                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     1527897567500     93.49%     93.49% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       106348280000      6.51%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     78                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          311891                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         479.703058                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          47197665                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          312403                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          151.079423                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   479.703058                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.936920                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.936920                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        94693644                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       94693644                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     37345160                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      37345160                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data      9509677                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      9509677                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         6755                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         6755                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         6829                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         6829                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     46854837                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       46854837                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     46854837                       # number of overall hits
system.cpu04.dcache.overall_hits::total      46854837                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data       245433                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       245433                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data        72627                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        72627                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          805                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          805                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          640                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          640                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       318060                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       318060                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       318060                       # number of overall misses
system.cpu04.dcache.overall_misses::total       318060                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     37590593                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     37590593                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data      9582304                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      9582304                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         7560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         7560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         7469                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         7469                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     47172897                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     47172897                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     47172897                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     47172897                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.006529                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.006529                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.007579                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.007579                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.106481                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.106481                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.085688                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.085688                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.006742                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.006742                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.006742                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.006742                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       121487                       # number of writebacks
system.cpu04.dcache.writebacks::total          121487                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements          938864                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999970                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         214554750                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs          939375                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          228.401597                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999970                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       431442981                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      431442981                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    214313193                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     214313193                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    214313193                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      214313193                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    214313193                       # number of overall hits
system.cpu04.icache.overall_hits::total     214313193                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst       938865                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total       938865                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst       938865                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total       938865                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst       938865                       # number of overall misses
system.cpu04.icache.overall_misses::total       938865                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    215252058                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    215252058                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    215252058                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    215252058                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    215252058                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    215252058                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.004362                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.004362                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.004362                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.004362                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.004362                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.004362                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks       938864                       # number of writebacks
system.cpu04.icache.writebacks::total          938864                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   1471                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                   106890                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   7030     26.46%     26.46% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  1673      6.30%     32.76% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    19      0.07%     32.83% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 17845     67.17%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              26567                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    7030     44.66%     44.66% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   1673     10.63%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     19      0.12%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   7019     44.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               15741                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           1633038798000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               3808500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             912981000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       1634037564500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.393331                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.592502                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   3      0.01%      0.01% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  25      0.09%      0.10% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.00%      0.10% # number of callpals executed
system.cpu05.kern.callpal::swpipl               23052     81.34%     81.44% # number of callpals executed
system.cpu05.kern.callpal::rdps                  3346     11.81%     93.24% # number of callpals executed
system.cpu05.kern.callpal::rti                   1823      6.43%     99.68% # number of callpals executed
system.cpu05.kern.callpal::callsys                  3      0.01%     99.69% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.00%     99.69% # number of callpals executed
system.cpu05.kern.callpal::rdunique                88      0.31%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                28342                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            1849                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               353                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               354                      
system.cpu05.kern.mode_good::user                 353                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.191455                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.321072                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel        334471000      0.16%      0.16% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       209431899500     99.84%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     25                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements          569104                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         481.813247                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          89947017                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          569576                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          157.919254                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   481.813247                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.941041                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.941041                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses       181375130                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses      181375130                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     73532834                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      73532834                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data     16279157                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total     16279157                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         5804                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         5804                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         5923                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         5923                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     89811991                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       89811991                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     89811991                       # number of overall hits
system.cpu05.dcache.overall_hits::total      89811991                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data       464246                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       464246                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data       110739                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       110739                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          862                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          862                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          641                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          641                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data       574985                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       574985                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data       574985                       # number of overall misses
system.cpu05.dcache.overall_misses::total       574985                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     73997080                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     73997080                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data     16389896                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total     16389896                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         6666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         6666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         6564                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         6564                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     90386976                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     90386976                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     90386976                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     90386976                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.006274                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.006274                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.006757                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.006757                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.129313                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.129313                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.097654                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.097654                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.006361                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.006361                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.006361                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.006361                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       203967                       # number of writebacks
system.cpu05.dcache.writebacks::total          203967                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements         1462036                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         420478155                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs         1462548                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          287.496995                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       843714868                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      843714868                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    419664380                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     419664380                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    419664380                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      419664380                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    419664380                       # number of overall hits
system.cpu05.icache.overall_hits::total     419664380                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst      1462036                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total      1462036                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst      1462036                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total      1462036                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst      1462036                       # number of overall misses
system.cpu05.icache.overall_misses::total      1462036                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    421126416                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    421126416                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    421126416                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    421126416                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    421126416                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    421126416                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003472                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003472                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003472                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003472                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003472                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003472                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks      1462036                       # number of writebacks
system.cpu05.icache.writebacks::total         1462036                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   1351                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                   139791                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   7120     26.53%     26.53% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  1673      6.23%     32.77% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    26      0.10%     32.86% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 18017     67.14%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              26836                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    7120     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   1673     10.50%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     26      0.16%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   7107     44.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               15926                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           1632322550000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               4424500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             940246500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       1633349198000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.394461                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.593457                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                   6      0.02%      0.02% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  38      0.13%      0.15% # number of callpals executed
system.cpu06.kern.callpal::swpipl               23272     81.11%     81.26% # number of callpals executed
system.cpu06.kern.callpal::rdps                  3347     11.66%     92.93% # number of callpals executed
system.cpu06.kern.callpal::rti                   1866      6.50%     99.43% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      0.05%     99.48% # number of callpals executed
system.cpu06.kern.callpal::rdunique               149      0.52%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                28693                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            1905                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               515                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel               516                      
system.cpu06.kern.mode_good::user                 515                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.270866                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.426033                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       3681427000      1.11%      1.11% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       328248596500     98.89%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     38                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements          779187                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         484.301989                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         139494738                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          779653                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          178.919004                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   484.301989                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.945902                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.945902                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses       281303215                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses      281303215                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data    116463149                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total     116463149                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data     22997085                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total     22997085                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         6075                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         6075                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         6258                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         6258                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    139460234                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      139460234                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    139460234                       # number of overall hits
system.cpu06.dcache.overall_hits::total     139460234                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data       657652                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       657652                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data       127237                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       127237                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         1040                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         1040                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          735                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          735                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data       784889                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       784889                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data       784889                       # number of overall misses
system.cpu06.dcache.overall_misses::total       784889                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data    117120801                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total    117120801                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data     23124322                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total     23124322                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         7115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         7115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         6993                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         6993                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    140245123                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    140245123                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    140245123                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    140245123                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.005615                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.005615                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.005502                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.005502                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.146170                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.146170                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.105105                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.105105                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.005597                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.005597                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.005597                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.005597                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       231075                       # number of writebacks
system.cpu06.dcache.writebacks::total          231075                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements         1894889                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs         658776395                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs         1895401                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          347.565710                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses      1322180407                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses     1322180407                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst    658247870                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total     658247870                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst    658247870                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total      658247870                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst    658247870                       # number of overall hits
system.cpu06.icache.overall_hits::total     658247870                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst      1894889                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total      1894889                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst      1894889                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total      1894889                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst      1894889                       # number of overall misses
system.cpu06.icache.overall_misses::total      1894889                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst    660142759                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total    660142759                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst    660142759                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total    660142759                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst    660142759                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total    660142759                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.002870                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.002870                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.002870                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.002870                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.002870                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.002870                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks      1894889                       # number of writebacks
system.cpu06.icache.writebacks::total         1894889                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    249                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                   272199                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   7213     25.99%     25.99% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  1673      6.03%     32.02% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    22      0.08%     32.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 18847     67.90%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              27755                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    7213     44.78%     44.78% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   1673     10.39%     55.17% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     22      0.14%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   7200     44.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               16108                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           1632962252500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               4279500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             989186000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       1634037695000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.382024                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.580364                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                  23      0.08%      0.08% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  30      0.10%      0.18% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.00%      0.18% # number of callpals executed
system.cpu07.kern.callpal::swpipl               24151     81.41%     81.59% # number of callpals executed
system.cpu07.kern.callpal::rdps                  3346     11.28%     92.87% # number of callpals executed
system.cpu07.kern.callpal::rti                   1909      6.43%     99.31% # number of callpals executed
system.cpu07.kern.callpal::callsys                 29      0.10%     99.40% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.00%     99.41% # number of callpals executed
system.cpu07.kern.callpal::rdunique               176      0.59%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                29666                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            1939                       # number of protection mode switches
system.cpu07.kern.mode_switch::user              1660                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel              1660                      
system.cpu07.kern.mode_good::user                1660                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.856111                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.922478                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      82789491500      5.58%      5.58% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       1401261803000     94.42%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     30                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements         2216844                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         506.931186                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         589821683                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs         2217295                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          266.009567                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   506.931186                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.990100                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.990100                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses      1186251290                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses     1186251290                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    514720834                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     514720834                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     75059962                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     75059962                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         5396                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         5396                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         6440                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         6440                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    589780796                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      589780796                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    589780796                       # number of overall hits
system.cpu07.dcache.overall_hits::total     589780796                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data      1984379                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total      1984379                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data       235609                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       235609                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         2075                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         2075                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          925                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          925                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data      2219988                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      2219988                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data      2219988                       # number of overall misses
system.cpu07.dcache.overall_misses::total      2219988                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    516705213                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    516705213                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     75295571                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     75295571                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         7471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         7471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         7365                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         7365                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    592000784                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    592000784                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    592000784                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    592000784                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.003840                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.003840                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.003129                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.003129                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.277741                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.277741                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.125594                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.125594                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.003750                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.003750                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.003750                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.003750                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       440392                       # number of writebacks
system.cpu07.dcache.writebacks::total          440392                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements         6291438                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs        2799265509                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs         6291950                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          444.896337                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      5617226216                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     5617226216                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst   2799175951                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total    2799175951                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst   2799175951                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total     2799175951                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst   2799175951                       # number of overall hits
system.cpu07.icache.overall_hits::total    2799175951                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst      6291438                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total      6291438                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst      6291438                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total      6291438                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst      6291438                       # number of overall misses
system.cpu07.icache.overall_misses::total      6291438                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst   2805467389                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total   2805467389                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst   2805467389                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total   2805467389                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst   2805467389                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total   2805467389                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.002243                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.002243                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.002243                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.002243                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.002243                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.002243                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks      6291438                       # number of writebacks
system.cpu07.icache.writebacks::total         6291438                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    29292                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   6742     25.99%     25.99% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  1673      6.45%     32.44% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    19      0.07%     32.52% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 17503     67.48%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              25937                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    6742     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   1673     11.04%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     19      0.13%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   6723     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               15157                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           1633074977000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             877658000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       1634037737500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.384106                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.584378                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu08.kern.callpal::swpipl               22553     81.71%     81.74% # number of callpals executed
system.cpu08.kern.callpal::rdps                  3349     12.13%     93.87% # number of callpals executed
system.cpu08.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                27600                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements           27781                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         438.688115                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1234867                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           28223                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           43.753924                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   438.688115                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.856813                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.856813                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2315257                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2315257                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       734818                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        734818                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       360950                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       360950                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         4897                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         4897                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         4635                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         4635                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data      1095768                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1095768                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data      1095768                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1095768                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        32251                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        32251                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2207                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2207                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          377                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          377                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          566                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          566                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data        34458                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        34458                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data        34458                       # number of overall misses
system.cpu08.dcache.overall_misses::total        34458                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       767069                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       767069                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       363157                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       363157                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         5274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         5274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         5201                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         5201                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data      1130226                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1130226                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data      1130226                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1130226                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.042044                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.042044                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.006077                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.006077                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.071483                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.071483                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.108825                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.108825                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.030488                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.030488                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.030488                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.030488                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         4893                       # number of writebacks
system.cpu08.dcache.writebacks::total            4893                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements           12527                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           4100420                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs           13039                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          314.473503                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         7388843                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        7388843                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst      3675631                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       3675631                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst      3675631                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        3675631                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst      3675631                       # number of overall hits
system.cpu08.icache.overall_hits::total       3675631                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst        12527                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total        12527                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst        12527                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total        12527                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst        12527                       # number of overall misses
system.cpu08.icache.overall_misses::total        12527                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst      3688158                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      3688158                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst      3688158                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      3688158                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst      3688158                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      3688158                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.003397                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003397                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.003397                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003397                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.003397                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003397                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks        12527                       # number of writebacks
system.cpu08.icache.writebacks::total           12527                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    29272                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   6743     26.02%     26.02% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  1673      6.46%     32.47% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    19      0.07%     32.55% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 17482     67.45%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              25917                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    6743     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   1673     11.04%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     19      0.13%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   6724     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               15159                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           1633075091500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               3132000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             877579500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       1634037780000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.384624                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.584906                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu09.kern.callpal::swpipl               22533     81.70%     81.72% # number of callpals executed
system.cpu09.kern.callpal::rdps                  3349     12.14%     93.87% # number of callpals executed
system.cpu09.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                27580                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements           22392                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         448.781996                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1194926                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           22852                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           52.289778                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   448.781996                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.876527                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.876527                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2286122                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2286122                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data       730216                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        730216                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data       357674                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       357674                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         4926                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         4926                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         4660                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         4660                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data      1087890                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1087890                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data      1087890                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1087890                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data        27854                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        27854                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         2131                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2131                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          366                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          366                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          543                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          543                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data        29985                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        29985                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data        29985                       # number of overall misses
system.cpu09.dcache.overall_misses::total        29985                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data       758070                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       758070                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data       359805                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       359805                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         5292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         5292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         5203                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         5203                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data      1117875                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1117875                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data      1117875                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1117875                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.036743                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.036743                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.005923                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.005923                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.069161                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.069161                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.104363                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.104363                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.026823                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.026823                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.026823                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.026823                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1670                       # number of writebacks
system.cpu09.dcache.writebacks::total            1670                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements           12029                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           3943982                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs           12541                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          314.487043                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    25.699755                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   486.300245                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.050195                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.949805                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         7281087                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        7281087                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst      3622500                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       3622500                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst      3622500                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        3622500                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst      3622500                       # number of overall hits
system.cpu09.icache.overall_hits::total       3622500                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst        12029                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total        12029                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst        12029                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total        12029                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst        12029                       # number of overall misses
system.cpu09.icache.overall_misses::total        12029                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst      3634529                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      3634529                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst      3634529                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      3634529                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst      3634529                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      3634529                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.003310                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003310                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.003310                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003310                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.003310                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003310                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks        12029                       # number of writebacks
system.cpu09.icache.writebacks::total           12029                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    29276                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   6737     25.99%     25.99% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  1673      6.45%     32.44% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    19      0.07%     32.52% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 17492     67.48%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              25921                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    6737     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   1673     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     19      0.13%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   6718     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               15147                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           1633074312000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             878408000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       1634037822500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.384061                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.584352                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu10.kern.callpal::swpipl               22537     81.70%     81.72% # number of callpals executed
system.cpu10.kern.callpal::rdps                  3349     12.14%     93.87% # number of callpals executed
system.cpu10.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                27584                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements           25929                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         408.238109                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           2140666                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           26356                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           81.221202                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   201.102258                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   207.135851                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.392778                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.404562                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.797340                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2309486                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2309486                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       734619                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        734619                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data       360121                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       360121                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         4916                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         4916                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         4652                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         4652                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data      1094740                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1094740                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data      1094740                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1094740                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data        31050                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        31050                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data         2160                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2160                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          374                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          374                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          537                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          537                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data        33210                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        33210                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data        33210                       # number of overall misses
system.cpu10.dcache.overall_misses::total        33210                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       765669                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       765669                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data       362281                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       362281                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         5290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         5290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         5189                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         5189                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data      1127950                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1127950                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data      1127950                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1127950                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.040553                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.040553                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.005962                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.005962                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.070699                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.070699                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.103488                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.103488                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.029443                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.029443                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.029443                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.029443                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         1647                       # number of writebacks
system.cpu10.dcache.writebacks::total            1647                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements           12102                       # number of replacements
system.cpu10.icache.tags.tagsinuse                442                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           5768720                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs           12544                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          459.878827                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   318.331879                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   123.668121                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.621742                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.241539                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.863281                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         7364736                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        7364736                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst      3664215                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       3664215                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst      3664215                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        3664215                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst      3664215                       # number of overall hits
system.cpu10.icache.overall_hits::total       3664215                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst        12102                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total        12102                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst        12102                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total        12102                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst        12102                       # number of overall misses
system.cpu10.icache.overall_misses::total        12102                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst      3676317                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      3676317                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst      3676317                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      3676317                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst      3676317                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      3676317                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003292                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003292                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003292                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003292                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003292                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003292                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks        12102                       # number of writebacks
system.cpu10.icache.writebacks::total           12102                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    493                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                   252332                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   7238     26.22%     26.22% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  1673      6.06%     32.28% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    39      0.14%     32.42% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 18658     67.58%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              27608                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    7238     44.80%     44.80% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   1673     10.35%     55.15% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     39      0.24%     55.39% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   7207     44.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               16157                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           1632936629500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               5637500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            1013621000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       1634037865000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.386269                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.585229                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  56      0.19%      0.19% # number of callpals executed
system.cpu11.kern.callpal::swpipl               23966     80.96%     81.15% # number of callpals executed
system.cpu11.kern.callpal::rdps                  3349     11.31%     92.47% # number of callpals executed
system.cpu11.kern.callpal::rti                   1930      6.52%     98.99% # number of callpals executed
system.cpu11.kern.callpal::callsys                 41      0.14%     99.13% # number of callpals executed
system.cpu11.kern.callpal::rdunique               259      0.87%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                29602                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            1986                       # number of protection mode switches
system.cpu11.kern.mode_switch::user              1437                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel              1437                      
system.cpu11.kern.mode_good::user                1437                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.723565                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.839614                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2909254609500     71.10%     71.10% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       1182462465500     28.90%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     56                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements         1997686                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         486.685327                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         502731046                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         1998137                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          251.599888                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2704823181000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    46.134376                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   440.550951                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.090106                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.860451                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.950557                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          445                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses      1009404939                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses     1009404939                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data    444853163                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     444853163                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     56831590                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     56831590                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         5697                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         5697                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         6716                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         6716                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    501684753                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      501684753                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    501684753                       # number of overall hits
system.cpu11.dcache.overall_hits::total     501684753                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data      1747096                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      1747096                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data       254576                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       254576                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         1893                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         1893                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          742                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          742                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data      2001672                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      2001672                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data      2001672                       # number of overall misses
system.cpu11.dcache.overall_misses::total      2001672                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data    446600259                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    446600259                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     57086166                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     57086166                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         7590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         7590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         7458                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         7458                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    503686425                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    503686425                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    503686425                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    503686425                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.003912                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.003912                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.004460                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.004460                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.249407                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.249407                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.099490                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.099490                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.003974                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.003974                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.003974                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.003974                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       457960                       # number of writebacks
system.cpu11.dcache.writebacks::total          457960                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements         5054749                       # number of replacements
system.cpu11.icache.tags.tagsinuse         501.559389                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs        2365121580                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs         5055261                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          467.853505                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2704140360500                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    55.830684                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   445.728705                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.109044                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.870564                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.979608                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          495                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses      4741201217                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses     4741201217                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst   2363018380                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total    2363018380                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst   2363018380                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total     2363018380                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst   2363018380                       # number of overall hits
system.cpu11.icache.overall_hits::total    2363018380                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst      5054819                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total      5054819                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst      5054819                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total      5054819                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst      5054819                       # number of overall misses
system.cpu11.icache.overall_misses::total      5054819                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst   2368073199                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total   2368073199                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst   2368073199                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total   2368073199                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst   2368073199                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total   2368073199                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.002135                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002135                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.002135                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002135                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.002135                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002135                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks      5054749                       # number of writebacks
system.cpu11.icache.writebacks::total         5054749                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    29282                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   6735     25.98%     25.98% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  1673      6.45%     32.43% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    19      0.07%     32.50% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 17500     67.50%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              25927                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    6735     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   1673     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     19      0.13%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   6716     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               15143                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           1633073523500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             879281500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       1634037907500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.383771                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.584063                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu12.kern.callpal::swpipl               22543     81.71%     81.73% # number of callpals executed
system.cpu12.kern.callpal::rdps                  3349     12.14%     93.87% # number of callpals executed
system.cpu12.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                27590                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements           23047                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         404.599285                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           2101294                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           23468                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           89.538691                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   190.429053                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   214.170232                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.371932                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.418301                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.790233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2317612                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2317612                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       742011                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        742011                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data       361227                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       361227                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         4938                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         4938                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         4631                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         4631                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data      1103238                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1103238                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data      1103238                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1103238                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data        28036                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        28036                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data         2215                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2215                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          375                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          375                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          557                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          557                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data        30251                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        30251                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data        30251                       # number of overall misses
system.cpu12.dcache.overall_misses::total        30251                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       770047                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       770047                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data       363442                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       363442                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         5313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         5313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data      1133489                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1133489                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data      1133489                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1133489                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.036408                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.036408                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.006095                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.006095                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.070582                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.070582                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.107363                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.107363                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.026688                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.026688                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.026688                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.026688                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         1635                       # number of writebacks
system.cpu12.dcache.writebacks::total            1635                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements           12436                       # number of replacements
system.cpu12.icache.tags.tagsinuse         442.850967                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           5787323                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs           12879                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          449.361208                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   316.360922                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   126.490045                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.617892                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.247051                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.864943                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         7407927                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        7407927                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst      3685308                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       3685308                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst      3685308                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        3685308                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst      3685308                       # number of overall hits
system.cpu12.icache.overall_hits::total       3685308                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst        12437                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total        12437                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst        12437                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total        12437                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst        12437                       # number of overall misses
system.cpu12.icache.overall_misses::total        12437                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst      3697745                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      3697745                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst      3697745                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      3697745                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst      3697745                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      3697745                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003363                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003363                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003363                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003363                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003363                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003363                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks        12436                       # number of writebacks
system.cpu12.icache.writebacks::total           12436                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    29282                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   6735     25.98%     25.98% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  1673      6.45%     32.43% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    19      0.07%     32.50% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 17500     67.50%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              25927                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    6735     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   1673     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     19      0.13%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   6716     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               15143                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           1633073337500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             879510000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       1634037950000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.383771                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.584063                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu13.kern.callpal::swpipl               22543     81.71%     81.73% # number of callpals executed
system.cpu13.kern.callpal::rdps                  3349     12.14%     93.87% # number of callpals executed
system.cpu13.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                27590                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements           22847                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         412.862484                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           2150173                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           23276                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           92.377256                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   191.626839                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   221.235645                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.374271                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.432101                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.806372                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2318786                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2318786                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       741684                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        741684                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data       361223                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       361223                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         4949                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         4949                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         4619                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         4619                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data      1102907                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1102907                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data      1102907                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1102907                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data        28633                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        28633                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data         2230                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         2230                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          376                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          376                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          569                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          569                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        30863                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        30863                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        30863                       # number of overall misses
system.cpu13.dcache.overall_misses::total        30863                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       770317                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       770317                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data       363453                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       363453                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         5325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         5325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data      1133770                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1133770                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data      1133770                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1133770                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.037170                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.037170                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.006136                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.006136                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.070610                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.070610                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.109676                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.109676                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.027222                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027222                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.027222                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.027222                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         1542                       # number of writebacks
system.cpu13.dcache.writebacks::total            1542                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements           12183                       # number of replacements
system.cpu13.icache.tags.tagsinuse         442.850967                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           5788246                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs           12626                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          458.438619                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   316.226414                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   126.624553                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.617630                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.247314                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.864943                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         7409248                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        7409248                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst      3686348                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       3686348                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst      3686348                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        3686348                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst      3686348                       # number of overall hits
system.cpu13.icache.overall_hits::total       3686348                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst        12184                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total        12184                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst        12184                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total        12184                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst        12184                       # number of overall misses
system.cpu13.icache.overall_misses::total        12184                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst      3698532                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      3698532                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst      3698532                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      3698532                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst      3698532                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      3698532                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003294                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003294                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003294                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003294                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003294                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003294                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks        12183                       # number of writebacks
system.cpu13.icache.writebacks::total           12183                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   1692                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    29282                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   6735     25.98%     25.98% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  1673      6.45%     32.43% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    19      0.07%     32.50% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 17500     67.50%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              25927                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    6735     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   1673     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     19      0.13%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   6716     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               15143                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           1633073252000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              81977000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               3125500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             879638000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       1634037992500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.383771                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.584063                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpctx                   6      0.02%      0.02% # number of callpals executed
system.cpu14.kern.callpal::swpipl               22543     81.71%     81.73% # number of callpals executed
system.cpu14.kern.callpal::rdps                  3349     12.14%     93.87% # number of callpals executed
system.cpu14.kern.callpal::rti                   1692      6.13%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                27590                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            1698                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements           22792                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         410.611326                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           2158031                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           23222                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           92.930454                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   185.031016                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   225.580310                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.361389                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.440587                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.801975                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2318799                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2318799                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       742424                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        742424                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data       361318                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       361318                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         4962                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         4962                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         4635                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         4635                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data      1103742                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1103742                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data      1103742                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1103742                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data        28140                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        28140                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data         2124                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2124                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          375                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          375                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          553                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          553                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data        30264                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        30264                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data        30264                       # number of overall misses
system.cpu14.dcache.overall_misses::total        30264                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       770564                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       770564                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data       363442                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       363442                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         5337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         5337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data      1134006                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1134006                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data      1134006                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1134006                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.036519                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.036519                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.005844                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.005844                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.070264                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.070264                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.106592                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.106592                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.026688                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.026688                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.026688                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.026688                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         1680                       # number of writebacks
system.cpu14.dcache.writebacks::total            1680                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements           12176                       # number of replacements
system.cpu14.icache.tags.tagsinuse         442.850967                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           5788156                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs           12619                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          458.685791                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   315.780868                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   127.070099                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.616760                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.248184                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.864943                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         7409625                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        7409625                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst      3686547                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       3686547                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst      3686547                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        3686547                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst      3686547                       # number of overall hits
system.cpu14.icache.overall_hits::total       3686547                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst        12177                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        12177                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst        12177                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        12177                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst        12177                       # number of overall misses
system.cpu14.icache.overall_misses::total        12177                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst      3698724                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      3698724                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst      3698724                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      3698724                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst      3698724                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      3698724                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003292                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003292                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003292                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003292                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003292                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003292                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks        12176                       # number of writebacks
system.cpu14.icache.writebacks::total           12176                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   1247                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                   173418                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   7178     26.48%     26.48% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  1673      6.17%     32.65% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    42      0.15%     32.80% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 18219     67.20%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              27112                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    7178     44.65%     44.65% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   1673     10.41%     55.05% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     42      0.26%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   7184     44.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               16077                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           1632753765000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              81977000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               4806500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             947296000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       1633787844500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.394314                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.592985                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                   4      0.01%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  35      0.12%      0.13% # number of callpals executed
system.cpu15.kern.callpal::swpipl               23532     81.15%     81.28% # number of callpals executed
system.cpu15.kern.callpal::rdps                  3346     11.54%     92.82% # number of callpals executed
system.cpu15.kern.callpal::rti                   1883      6.49%     99.32% # number of callpals executed
system.cpu15.kern.callpal::callsys                 14      0.05%     99.37% # number of callpals executed
system.cpu15.kern.callpal::rdunique               184      0.63%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                28998                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            1919                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               637                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel               638                      
system.cpu15.kern.mode_good::user                 637                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.332465                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.498826                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel      15379298000      3.46%      3.46% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       429718806500     96.54%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     35                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements         1017461                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         492.059636                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         181063133                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         1017936                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          177.872806                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   492.059636                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.961054                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.961054                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       365050493                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      365050493                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data    152393074                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     152393074                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data     28582485                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     28582485                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         6013                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         6013                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         6446                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         6446                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    180975559                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      180975559                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    180975559                       # number of overall hits
system.cpu15.dcache.overall_hits::total     180975559                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data       868840                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       868840                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data       154678                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       154678                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         1263                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         1263                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          749                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          749                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data      1023518                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1023518                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data      1023518                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1023518                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data    153261914                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    153261914                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data     28737163                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     28737163                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         7276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         7276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         7195                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         7195                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    181999077                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    181999077                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    181999077                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    181999077                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.005669                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.005669                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.005383                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.005383                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.173584                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.173584                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.104100                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.104100                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.005624                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.005624                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.005624                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.005624                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       283422                       # number of writebacks
system.cpu15.dcache.writebacks::total          283422                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements         2160014                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         860269840                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs         2160526                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          398.176111                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          512                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses      1726767206                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses     1726767206                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst    860143582                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     860143582                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst    860143582                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      860143582                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst    860143582                       # number of overall hits
system.cpu15.icache.overall_hits::total     860143582                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst      2160014                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total      2160014                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst      2160014                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total      2160014                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst      2160014                       # number of overall misses
system.cpu15.icache.overall_misses::total      2160014                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst    862303596                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    862303596                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst    862303596                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    862303596                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst    862303596                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    862303596                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.002505                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.002505                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.002505                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.002505                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.002505                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.002505                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks      2160014                       # number of writebacks
system.cpu15.icache.writebacks::total         2160014                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  804                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 804                       # Transaction distribution
system.iobus.trans_dist::WriteReq               27976                       # Transaction distribution
system.iobus.trans_dist::WriteResp              27976                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        55132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        57560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   57560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       220528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1474                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          678                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       222680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   222680                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      31165866                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     14272448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      4199273                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         8789806                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      8011501                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       778305                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 804                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           15008338                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              14410                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             14410                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      1084573                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      8942859                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          2668619                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            12558                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           6155                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           18713                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            589675                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           589675                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq       11440928                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       3566606                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       934232                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side       308918                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side        24789                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side        73186                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side        62311                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side       157686                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side      1177253                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       168663                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side      2391360                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       905799                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side      3800738                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side      1656049                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side      5044704                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      2283850                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side     18389328                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side      6579457                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               43958323                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side     35569152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side      9476308                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side       802688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side      2040544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      2356608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      5097236                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side     47344192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side      5629144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side     92959680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side     28127520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side    149676928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side     49849400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side    201588160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side     65026624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side    774264960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side    170282032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              1640091176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         18152264                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          49320279                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.469196                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.059744                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                34756152     70.47%     70.47% # Request fanout histogram
system.l2bus0.snoop_fanout::1                11148072     22.60%     93.07% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 1686526      3.42%     96.49% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  606081      1.23%     97.72% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  210846      0.43%     98.15% # Request fanout histogram
system.l2bus0.snoop_fanout::5                  151646      0.31%     98.46% # Request fanout histogram
system.l2bus0.snoop_fanout::6                  174398      0.35%     98.81% # Request fanout histogram
system.l2bus0.snoop_fanout::7                  538970      1.09%     99.90% # Request fanout histogram
system.l2bus0.snoop_fanout::8                   47588      0.10%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            49320279                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      20960876                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     10065914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      1253988                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         1348524                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       821370                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       527154                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp           10085588                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              13566                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             13566                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty       754449                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      6699006                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict          2187672                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             8776                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           4816                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           13592                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq            413545                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp           413545                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        7288289                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq       2797299                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side        27280                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        93312                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side        24376                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side        68016                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side        24423                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side        77664                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side     14879777                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side      5947670                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side        25252                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side        67916                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side        24492                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side        69301                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side        25949                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side        68724                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side      6244035                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side      3025522                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               30693709                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       944192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side      2493408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       790208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side      2000864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side       788544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side      2207136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side    628797312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side    157450696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side       820160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side      2014624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side       787712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side      2046304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       881408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side      2024224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side    261377344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side     83650024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              1149074160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         11433998                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          32398583                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.296404                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.253565                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                29369961     90.65%     90.65% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 1657417      5.12%     95.77% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  205089      0.63%     96.40% # Request fanout histogram
system.l2bus1.snoop_fanout::3                  116024      0.36%     96.76% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   59481      0.18%     96.94% # Request fanout histogram
system.l2bus1.snoop_fanout::5                   46243      0.14%     97.09% # Request fanout histogram
system.l2bus1.snoop_fanout::6                  119654      0.37%     97.45% # Request fanout histogram
system.l2bus1.snoop_fanout::7                  597377      1.84%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                  227337      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            32398583                       # Request fanout histogram
system.l2cache0.tags.replacements             4496275                       # number of replacements
system.l2cache0.tags.tagsinuse            4048.684514                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              23025046                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             4500227                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                5.116419                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   557.010313                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    15.261947                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     6.336657                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     0.218482                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     2.016929                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst    32.360003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data    48.477821                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    12.508596                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data     2.631084                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    40.117471                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data    22.600335                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst    82.323779                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data    56.905360                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   143.075490                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   113.531779                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst  1671.771799                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data  1241.536670                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.135989                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.003726                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.001547                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000053                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000492                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.007900                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.011835                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.003054                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.000642                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.009794                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.005518                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.020099                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.013893                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.034931                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.027718                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.408147                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.303110                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.988448                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3952                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1018                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2599                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           231174607                       # Number of tag accesses
system.l2cache0.tags.data_accesses          231174607                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      1084573                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      1084573                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      8942859                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      8942859                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data           40                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data           10                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data           10                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data            8                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            8                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data           14                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             96                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data           30                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            5                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data            4                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           50                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data        12400                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data           18                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data         3881                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data         5537                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data        33503                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data        56786                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data        66365                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data       129220                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          307710                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst       344329                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst        11852                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst        19235                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst       388802                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst       839556                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst      1279021                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst      1635712                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst      4947611                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      9466118                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data        46279                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data        17894                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data        28056                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data        28738                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data       138305                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data       248676                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data       322701                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data       685201                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      1515850                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst       344329                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data        58679                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst        11852                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data        17912                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst        19235                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data        31937                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst       388802                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data        34275                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst       839556                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data       171808                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst      1279021                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data       305462                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst      1635712                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data       389066                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst      4947611                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data       814421                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           11289678                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst       344329                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data        58679                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst        11852                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data        17912                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst        19235                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data        31937                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst       388802                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data        34275                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst       839556                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data       171808                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst      1279021                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data       305462                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst      1635712                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data       389066                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst      4947611                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data       814421                       # number of overall hits
system.l2cache0.overall_hits::total          11289678                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data         3723                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data          982                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data         1155                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data          942                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data          936                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data         1023                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data         1056                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data         1974                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        11791                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data         1041                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data          497                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data          713                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data          457                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data          512                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data          513                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data          591                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data          850                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         5174                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data        11305                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data          462                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data         4101                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data         8253                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data        37565                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data        52394                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data        59471                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data       104351                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        277902                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst        34135                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst          395                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         6254                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst        48698                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst        99309                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst       183015                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst       259177                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst      1343827                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total      1974810                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data        26592                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data         2945                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data        13917                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data        14630                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data       102694                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data       212176                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data       332579                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data      1298316                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      2003849                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst        34135                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data        37897                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst          395                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data         3407                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         6254                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data        18018                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst        48698                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data        22883                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst        99309                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data       140259                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst       183015                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data       264570                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst       259177                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data       392050                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst      1343827                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data      1402667                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          4256561                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst        34135                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data        37897                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst          395                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data         3407                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         6254                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data        18018                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst        48698                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data        22883                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst        99309                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data       140259                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst       183015                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data       264570                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst       259177                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data       392050                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst      1343827                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data      1402667                       # number of overall misses
system.l2cache0.overall_misses::total         4256561                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      1084573                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      1084573                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      8942859                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      8942859                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data         3763                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data          985                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data         1165                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data          952                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          944                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data         1031                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data         1070                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data         1977                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        11887                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data         1071                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data          498                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data          716                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data          459                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data          517                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data          517                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data          594                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data          852                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         5224                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data        23705                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data          480                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data         7982                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data        13790                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data        71068                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data       109180                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data       125836                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data       233571                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       585612                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst       378464                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst        12247                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst        25489                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst       437500                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst       938865                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst      1462036                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst      1894889                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst      6291438                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total     11440928                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data        72871                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data        20839                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data        41973                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data        43368                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data       240999                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data       460852                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data       655280                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data      1983517                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      3519699                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst       378464                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data        96576                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst        12247                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data        21319                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst        25489                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data        49955                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst       437500                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data        57158                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst       938865                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data       312067                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst      1462036                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data       570032                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst      1894889                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data       781116                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst      6291438                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data      2217088                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       15546239                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst       378464                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data        96576                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst        12247                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data        21319                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst        25489                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data        49955                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst       437500                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data        57158                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst       938865                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data       312067                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst      1462036                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data       570032                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst      1894889                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data       781116                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst      6291438                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data      2217088                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      15546239                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.989370                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.996954                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.991416                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.989496                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.991525                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.992241                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.986916                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.998483                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.991924                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.971989                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.997992                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.995810                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.995643                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.990329                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.992263                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.994949                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.997653                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.990429                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.476904                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.962500                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.513781                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.598477                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.528578                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.479886                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.472607                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.446764                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.474550                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.090194                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.032253                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.245361                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.111310                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.105776                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.125178                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.136777                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.213596                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.172609                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.364919                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.141322                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.331570                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.337346                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.426118                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.460399                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.507537                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.654552                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.569324                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.090194                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.392406                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.032253                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.159810                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.245361                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.360685                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.111310                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.400346                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.105776                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.449452                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.125178                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.464132                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.136777                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.501910                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.213596                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.632662                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.273800                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.090194                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.392406                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.032253                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.159810                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.245361                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.360685                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.111310                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.400346                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.105776                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.449452                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.125178                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.464132                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.136777                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.501910                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.213596                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.632662                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.273800                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         468593                       # number of writebacks
system.l2cache0.writebacks::total              468593                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             2842797                       # number of replacements
system.l2cache1.tags.tagsinuse            4044.039705                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              16742047                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             2846659                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                5.881297                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   423.176139                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     0.003411                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     0.010070                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst     3.962236                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     2.401131                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst     0.511455                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     1.175294                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst     0.525808                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     2.418224                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst  1598.724233                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data  1229.404507                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst     0.693558                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     3.646561                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst     0.179924                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     1.117422                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst     0.664635                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     1.815315                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst   444.939736                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   328.670049                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.103314                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000001                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000002                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.000967                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000586                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.000125                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000287                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.000128                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000590                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.390314                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.300148                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.000169                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000890                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.000044                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000273                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.000162                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000443                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.108628                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.080242                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.987314                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3862                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         3686                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.942871                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           164244977                       # Number of tag accesses
system.l2cache1.tags.data_accesses          164244977                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks       754449                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total       754449                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      6699006                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      6699006                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data           17                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data           13                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data            5                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             40                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data            5                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data           10                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           19                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data           38                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           17                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data           36                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data       155232                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data           27                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data           23                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data           27                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data       108252                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          263652                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst        10202                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst        11813                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst        11774                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst      4053346                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst        12217                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst        12011                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst        11651                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst      1868983                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      5991997                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data        25960                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data        22695                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data        23351                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data       756498                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data        22171                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data        23683                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data        20808                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data       561553                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      1456719                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst        10202                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data        25998                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst        11813                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data        22712                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst        11774                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data        23387                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst      4053346                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data       911730                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst        12217                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data        22198                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst        12011                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data        23706                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst        11651                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data        20835                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst      1868983                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data       669805                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            7712368                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst        10202                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data        25998                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst        11813                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data        22712                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst        11774                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data        23387                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst      4053346                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data       911730                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst        12217                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data        22198                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst        12011                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data        23706                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst        11651                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data        20835                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst      1868983                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data       669805                       # number of overall hits
system.l2cache1.overall_hits::total           7712368                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          958                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data          955                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data          947                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data         1310                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data          986                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data         1014                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data          898                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data         1360                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         8428                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data          555                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data          516                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data          498                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data          687                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data          514                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data          528                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data          514                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data          719                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         4531                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data          438                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          466                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data          443                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data        97562                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data          434                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data          422                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data          732                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data        45021                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total        145518                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         2325                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          216                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst          328                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst      1001473                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst          220                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst          173                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst          526                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst       291031                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total      1296292                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         2282                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data         1523                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data         3661                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data       990672                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data         1251                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data         1636                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data         5052                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data       307251                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      1313328                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         2325                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         2720                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          216                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         1989                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst          328                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data         4104                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst      1001473                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data      1088234                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst          220                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data         1685                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst          173                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data         2058                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst          526                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data         5784                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst       291031                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data       352272                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          2755138                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         2325                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         2720                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          216                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         1989                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst          328                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data         4104                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst      1001473                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data      1088234                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst          220                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data         1685                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst          173                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data         2058                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst          526                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data         5784                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst       291031                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data       352272                       # number of overall misses
system.l2cache1.overall_misses::total         2755138                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks       754449                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total       754449                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      6699006                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      6699006                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          975                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data          956                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data          949                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data         1323                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data          988                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data         1014                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data          898                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data         1365                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         8468                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data          560                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data          517                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data          499                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data          697                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data          515                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data          528                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data          514                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data          720                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         4550                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data          476                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          483                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data          479                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data       252794                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data          461                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data          445                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data          759                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data       153273                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total       409170                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst        12527                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst        12029                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst        12102                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst      5054819                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst        12437                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst        12184                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst        12177                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst      2160014                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      7288289                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data        28242                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data        24218                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data        27012                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data      1747170                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data        23422                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data        25319                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data        25860                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data       868804                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total      2770047                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst        12527                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data        28718                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst        12029                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data        24701                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst        12102                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data        27491                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst      5054819                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data      1999964                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst        12437                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data        23883                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst        12184                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data        25764                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst        12177                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data        26619                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst      2160014                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data      1022077                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       10467506                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst        12527                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data        28718                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst        12029                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data        24701                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst        12102                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data        27491                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst      5054819                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data      1999964                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst        12437                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data        23883                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst        12184                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data        25764                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst        12177                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data        26619                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst      2160014                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data      1022077                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      10467506                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.982564                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.998954                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.997893                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.990174                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.997976                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.996337                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.995276                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.991071                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.998066                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.997996                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.985653                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.998058                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.998611                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.995824                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.920168                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.964803                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.924843                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.385935                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.941432                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.948315                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.964427                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.293731                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.355642                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.185599                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.017957                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.027103                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.198122                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.017689                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.014199                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.043196                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.134736                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.177860                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.080802                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.062887                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.135532                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.567015                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.053411                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.064616                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.195360                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.353648                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.474118                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.185599                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.094714                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.017957                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.080523                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.027103                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.149285                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.198122                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.544127                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.017689                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.070552                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.014199                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.079879                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.043196                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.217288                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.134736                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.344663                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.263209                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.185599                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.094714                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.017957                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.080523                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.027103                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.149285                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.198122                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.544127                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.017689                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.070552                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.014199                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.079879                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.043196                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.217288                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.134736                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.344663                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.263209                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks         243998                       # number of writebacks
system.l2cache1.writebacks::total              243998                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                804                       # Transaction distribution
system.membus0.trans_dist::ReadResp           4160878                       # Transaction distribution
system.membus0.trans_dist::WriteReq             27976                       # Transaction distribution
system.membus0.trans_dist::WriteResp            27976                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       479400                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         3464223                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           24809                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         10398                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          33180                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           287015                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          278579                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      4160074                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       725970                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     11723741                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        30428                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     12480139                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       448041                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        27132                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       475173                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              12955312                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     20935424                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    281342720                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       114152                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    302392296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     12477248                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       108528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     12585776                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              314978072                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        13362704                       # Total snoops (count)
system.membus0.snoop_fanout::samples         21858420                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.611094                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.487502                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                8500877     38.89%     38.89% # Request fanout histogram
system.membus0.snoop_fanout::3               13357543     61.11%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           21858420                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           6316419                       # Transaction distribution
system.membus1.trans_dist::WriteReq             13566                       # Transaction distribution
system.membus1.trans_dist::WriteResp            13566                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       667189                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         3811189                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           12620                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          5664                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          16968                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           401519                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          396997                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      6316419                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port      6844081                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       511152                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total      7355233                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     10616883                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     10616883                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              17972116                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    178760640                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     13148144                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    191908784                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    280558464                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    280558464                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              472467248                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          852299                       # Total snoops (count)
system.membus1.snoop_fanout::samples         13969882                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.060005                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.237496                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               13131617     94.00%     94.00% # Request fanout histogram
system.membus1.snoop_fanout::2                 838265      6.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           13969882                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      4133896                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.883255                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         4604                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      4133912                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.001114                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     2.567956                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.026484                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.024068                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.003267                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.000327                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     0.010678                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.031673                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.010258                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.100229                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.131589                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.204399                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.362725                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.347861                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.787662                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     2.563597                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     8.710481                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.160497                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.001655                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.001504                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.000204                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.000020                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.000667                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.001980                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.000641                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.006264                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.008224                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.012775                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.022670                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.021741                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.049229                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.160225                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.544405                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.992703                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     66428291                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     66428291                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       429328                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       429328                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data           53                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data           23                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data          208                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data          376                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data          255                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data          972                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         1890                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data           67                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data            9                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data           32                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data          162                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data          337                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data          375                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data          401                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         1383                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data          120                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data           12                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data           55                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data          370                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data          713                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data          630                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data         1373                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         3273                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data          120                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data           12                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data           55                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data          370                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data          713                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data          630                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data         1373                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         3273                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data           34                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data           36                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          178                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data            6                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data           59                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data           84                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data          194                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data          647                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         1238                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data           17                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data           18                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           31                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data           28                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data           52                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data           95                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data          269                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          514                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data        10042                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data          106                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data         2920                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data         7725                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data        36090                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data        50939                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data        44630                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data       102849                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       255301                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst        26303                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data        22273                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data          528                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         1308                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data         7965                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst        45152                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data        10183                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst        91149                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data        94885                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst       169302                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data       200490                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst       241396                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data       310533                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst      1274171                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data      1212440                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      3708078                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst        26303                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data        32315                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data          634                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         1308                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data        10885                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst        45152                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data        17908                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst        91149                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data       130975                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst       169302                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data       251429                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst       241396                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data       355163                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst      1274171                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data      1315289                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      3963379                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst        26303                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data        32315                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data          634                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         1308                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data        10885                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst        45152                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data        17908                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst        91149                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data       130975                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst       169302                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data       251429                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst       241396                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data       355163                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst      1274171                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data      1315289                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      3963379                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       429328                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       429328                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data           34                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data           36                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          178                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data           59                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data           84                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data          194                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data          647                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         1238                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data          269                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          514                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data        10095                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data          106                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data         2923                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data         7748                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data        36298                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data        51315                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data        44885                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data       103821                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       257191                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst        26303                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data        22340                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data          528                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         1308                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data         7974                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst        45152                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data        10215                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst        91149                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data        95047                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst       169302                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data       200827                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst       241396                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data       310908                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst      1274171                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data      1212841                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      3709461                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst        26303                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data        32435                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data          634                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         1308                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data        10897                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst        45152                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data        17963                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst        91149                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data       131345                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst       169302                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data       252142                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst       241396                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data       355793                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst      1274171                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data      1316662                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      3966652                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst        26303                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data        32435                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data          634                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         1308                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data        10897                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst        45152                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data        17963                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst        91149                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data       131345                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst       169302                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data       252142                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst       241396                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data       355793                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst      1274171                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data      1316662                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      3966652                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.994750                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.998974                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.997031                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.994270                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.992673                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.994319                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.990638                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.992651                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.997001                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.998871                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.996867                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.998296                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.998322                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998794                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.999669                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999627                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.996300                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.998899                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.996938                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.997183                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.997172                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.998229                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.998957                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999175                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.996300                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.998899                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.996938                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.997183                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.997172                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.998229                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.998957                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999175                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       426044                       # number of writebacks
system.numa_caches_downward0.writebacks::total       426044                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       190149                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.495732                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         8498                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       190163                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.044688                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.870257                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.009195                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.037088                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.011827                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.076244                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.002648                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.217842                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     3.921439                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     4.886381                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.003784                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.023355                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.001611                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.007541                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.007265                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.373440                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     1.045335                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     2.000480                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.116891                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.000575                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.002318                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.000739                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.004765                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.000165                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.013615                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.245090                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.305399                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.000237                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.001460                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.000101                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000471                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.000454                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.023340                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.065333                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.125030                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.905983                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      2409785                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      2409785                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        14861                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        14861                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data         1904                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total         1904                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data           18                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data           27                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data           48                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.inst           19                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data          690                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data           46                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data           45                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data           86                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data          465                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         1445                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data           18                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data           27                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data           48                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.inst           19                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data          690                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data           46                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data           45                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data           86                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data         2369                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         3349                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data           18                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data           27                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data           48                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.inst           19                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data          690                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data           46                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data           45                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data           86                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.inst            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data         2369                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         3349                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data         1246                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data         1273                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data         1262                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data         1106                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data         1294                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data         1304                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data         1206                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data         1310                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        10001                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data          519                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data          498                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data          498                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data          562                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data          506                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data          509                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data          495                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data          569                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         4156                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data            9                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data           33                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data           31                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data          408                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data            9                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data            3                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data          304                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data         2212                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         3009                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         2325                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         1534                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          216                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data         1296                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst          328                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data         2531                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst        61307                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data        60315                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst          220                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data          718                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst          173                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data         1112                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst          526                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data         4472                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst        22749                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data        22703                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       182525                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         2325                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         1543                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          216                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data         1329                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst          328                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data         2562                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst        61307                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data        60723                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst          220                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data          727                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst          173                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data         1115                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst          526                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data         4776                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst        22749                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data        24915                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       185534                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         2325                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         1543                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          216                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data         1329                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst          328                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data         2562                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst        61307                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data        60723                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst          220                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data          727                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst          173                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data         1115                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst          526                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data         4776                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst        22749                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data        24915                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       185534                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        14861                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        14861                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data         1246                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data         1273                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data         1262                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data         1106                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data         1294                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data         1304                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data         1206                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data         1310                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        10001                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data          519                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data          498                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data          498                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data          562                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data          506                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data          509                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data          495                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data          569                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         4156                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data            9                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data           33                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data           31                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data          408                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data            9                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data          304                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data         4116                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         4913                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         2325                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         1552                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          216                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data         1323                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst          328                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data         2579                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst        61326                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data        61005                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst          220                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data          764                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst          173                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data         1157                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst          526                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data         4558                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst        22750                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data        23168                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       183970                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         2325                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         1561                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          216                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data         1356                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst          328                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data         2610                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst        61326                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data        61413                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst          220                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data          773                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst          173                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data         1160                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst          526                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data         4862                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst        22750                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data        27284                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       188883                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         2325                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         1561                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          216                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data         1356                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst          328                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data         2610                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst        61326                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data        61413                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst          220                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data          773                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst          173                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data         1160                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst          526                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data         4862                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst        22750                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data        27284                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       188883                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.537415                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.612457                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.988402                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.979592                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.981388                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst     0.999690                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.988689                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.939791                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.961106                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.981132                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst     0.999956                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.979929                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.992145                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.988469                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.980088                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.981609                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst     0.999690                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.988765                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.940492                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.961207                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.982312                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst     0.999956                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.913173                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.982269                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.988469                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.980088                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.981609                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst     0.999690                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.988765                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.940492                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.961207                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.982312                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst     0.999956                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.913173                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.982269                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        11924                       # number of writebacks
system.numa_caches_downward1.writebacks::total        11924                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       187957                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.460534                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         5426                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       187971                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.028866                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.428221                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.009530                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.042223                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.014203                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.088329                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.004596                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.253967                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     4.276682                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     5.225427                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.003897                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.025852                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.001611                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.007988                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.009169                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.525632                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     1.236517                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     2.306687                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.026764                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.000596                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.002639                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.000888                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.005521                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.000287                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.015873                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.267293                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.326589                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.000244                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.001616                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.000101                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000499                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.000573                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.032852                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.077282                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.144168                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.903783                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      2352797                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      2352797                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        11924                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        11924                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus11.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus15.data          273                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total          274                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data           31                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.data           56                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data           56                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.inst           15                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data          631                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.data           28                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data           49                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data           57                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data          187                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         1110                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data           31                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.data           56                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data           56                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.inst           15                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data          632                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.data           28                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data           49                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data           57                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data          460                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         1384                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data           31                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.data           56                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data           56                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.inst           15                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data          632                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.data           28                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data           49                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data           57                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data          460                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         1384                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data         1246                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data         1273                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data         1262                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data         1106                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data         1294                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data         1304                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data         1206                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data         1310                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        10001                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data          519                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data          498                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data          498                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data          562                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data          506                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data          509                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data          495                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data          569                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         4156                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data            9                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data           33                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data           31                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data          407                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data            9                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data            3                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data          304                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data         1939                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         2735                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         2325                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         1503                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          216                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data         1240                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst          328                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data         2475                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst        61292                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data        59684                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst          220                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data          690                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst          173                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data         1063                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst          526                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data         4415                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst        22749                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data        22516                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       181415                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         2325                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         1512                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          216                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data         1273                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst          328                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data         2506                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst        61292                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data        60091                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst          220                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data          699                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst          173                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data         1066                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst          526                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data         4719                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst        22749                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data        24455                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       184150                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         2325                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         1512                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          216                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data         1273                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst          328                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data         2506                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst        61292                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data        60091                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst          220                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data          699                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst          173                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data         1066                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst          526                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data         4719                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst        22749                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data        24455                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       184150                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        11924                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        11924                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data         1246                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data         1273                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data         1262                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data         1106                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data         1294                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data         1304                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data         1206                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data         1310                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        10001                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data          519                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data          498                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data          498                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data          562                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data          506                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data          509                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data          495                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data          569                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         4156                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data            9                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data           33                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data           31                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data          408                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data            9                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data          304                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data         2212                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         3009                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         2325                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         1534                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          216                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data         1296                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst          328                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data         2531                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst        61307                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data        60315                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst          220                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data          718                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst          173                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data         1112                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst          526                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data         4472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst        22749                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data        22703                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       182525                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         2325                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         1543                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          216                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data         1329                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst          328                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data         2562                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst        61307                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data        60723                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst          220                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data          727                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst          173                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data         1115                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst          526                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data         4776                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst        22749                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data        24915                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       185534                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         2325                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         1543                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          216                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data         1329                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst          328                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data         2562                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst        61307                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data        60723                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst          220                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data          727                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst          173                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data         1115                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst          526                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data         4776                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst        22749                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data        24915                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       185534                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data     0.997549                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data     0.876582                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.908940                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.979791                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data     0.956790                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.977874                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst     0.999755                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.989538                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data     0.961003                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.955935                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.987254                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.991763                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.993919                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.979909                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data     0.957863                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.978142                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst     0.999755                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.989592                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data     0.961486                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.956054                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.988065                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.981537                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.992540                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.979909                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data     0.957863                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.978142                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst     0.999755                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.989592                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data     0.961486                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.956054                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.988065                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.981537                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.992540                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        10807                       # number of writebacks
system.numa_caches_upward0.writebacks::total        10807                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      4129655                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.874942                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         4171                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      4129671                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.001010                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     2.556574                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.026519                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.024926                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.002671                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.000337                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     0.012351                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.031897                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.009653                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.100536                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.130493                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.204903                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.361448                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.350662                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.770379                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     2.563781                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     8.727811                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.159786                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.001657                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.001558                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.000167                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.000021                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.000772                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.001994                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.000603                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.006284                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.008156                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.012806                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.022590                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.021916                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.048149                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.160236                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.545488                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.992184                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     66369675                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     66369675                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       426044                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       426044                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data           43                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data           23                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data          241                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data          365                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data          233                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data          660                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total         1565                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data           56                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data           14                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data          194                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data          319                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data          331                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data          360                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         1279                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data           99                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data           37                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data          435                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data          684                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data          564                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data         1020                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total         2844                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data           99                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data           37                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data          435                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data          684                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data          564                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data         1020                       # number of overall hits
system.numa_caches_upward1.overall_hits::total         2844                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data           34                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data           36                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          178                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data            6                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data           59                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data           84                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data          194                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data          647                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total         1238                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data           17                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data           18                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           31                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data           28                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data           52                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data           95                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data          269                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total          514                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data         9999                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data          106                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data         2920                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data         7702                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data        35849                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data        50574                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data        44397                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data       102189                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       253736                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst        26303                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data        22217                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data          528                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         1308                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data         7960                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst        45152                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data        10169                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst        91149                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data        94691                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst       169302                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data       200171                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst       241396                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data       310202                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst      1274171                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data      1212080                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      3706799                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst        26303                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data        32216                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data          634                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         1308                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data        10880                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst        45152                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data        17871                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst        91149                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data       130540                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst       169302                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data       250745                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst       241396                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data       354599                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst      1274171                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data      1314269                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      3960535                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst        26303                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data        32216                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data          634                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         1308                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data        10880                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst        45152                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data        17871                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst        91149                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data       130540                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst       169302                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data       250745                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst       241396                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data       354599                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst      1274171                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data      1314269                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      3960535                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       426044                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       426044                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data           34                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data           36                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          178                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data           59                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data           84                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data          194                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data          647                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total         1238                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data          269                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total          514                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data        10042                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data          106                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data         2920                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data         7725                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data        36090                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data        50939                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data        44630                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data       102849                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       255301                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst        26303                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data        22273                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data          528                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         1308                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data         7965                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst        45152                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data        10183                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst        91149                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data        94885                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst       169302                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data       200490                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst       241396                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data       310533                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst      1274171                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data      1212440                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      3708078                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst        26303                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data        32315                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data          634                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         1308                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data        10885                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst        45152                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data        17908                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst        91149                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data       130975                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst       169302                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data       251429                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst       241396                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data       355163                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst      1274171                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data      1315289                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      3963379                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst        26303                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data        32315                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data          634                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         1308                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data        10885                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst        45152                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data        17908                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst        91149                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data       130975                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst       169302                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data       251429                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst       241396                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data       355163                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst      1274171                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data      1315289                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      3963379                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.995718                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.997023                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.993322                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.992835                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.994779                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.993583                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.993870                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.997486                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999372                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.998625                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.997955                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.998409                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.998934                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.999703                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999655                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.996936                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999541                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.997934                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.996679                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.997280                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.998412                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.999225                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999282                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.996936                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999541                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.997934                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.996679                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.997280                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.998412                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.999225                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999282                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       423191                       # number of writebacks
system.numa_caches_upward1.writebacks::total       423191                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           11431498                       # DTB read hits
system.switch_cpus00.dtb.read_misses              477                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses       10410411                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           3548230                       # DTB write hits
system.switch_cpus00.dtb.write_misses              67                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses       2989921                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           14979728                       # DTB hits
system.switch_cpus00.dtb.data_misses              544                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses       13400332                       # DTB accesses
system.switch_cpus00.itb.fetch_hits          60381501                       # ITB hits
system.switch_cpus00.itb.fetch_misses            3007                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses      60384508                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             3268076067                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts          64747802                       # Number of instructions committed
system.switch_cpus00.committedOps            64747802                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses     61369715                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses        73931                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            356438                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts      1387048                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts           61369715                       # number of integer instructions
system.switch_cpus00.num_fp_insts               73931                       # number of float instructions
system.switch_cpus00.num_int_register_reads     96300345                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes     56051027                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads         3131                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes         3143                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            14982587                       # number of memory refs
system.switch_cpus00.num_load_insts          11432504                       # Number of load instructions
system.switch_cpus00.num_store_insts          3550083                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     3203307206.020288                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     64768860.979712                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.019819                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.980181                       # Percentage of idle cycles
system.switch_cpus00.Branches                 1891896                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass      3163149      4.89%      4.89% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu        45791539     70.72%     75.61% # Class of executed instruction
system.switch_cpus00.op_class::IntMult         552747      0.85%     76.46% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     76.46% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd         70205      0.11%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt           159      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv            53      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     76.57% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       11456889     17.69%     94.26% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       3553484      5.49%     99.75% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       160121      0.25%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total         64748346                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits             771925                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits            370482                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits            1142407                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits            350281                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses        350281                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             3268076657                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts           3692354                       # Number of instructions committed
system.switch_cpus01.committedOps             3692354                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses      3566782                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus01.num_func_calls            144006                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts       306043                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts            3566782                       # number of integer instructions
system.switch_cpus01.num_fp_insts                 402                       # number of float instructions
system.switch_cpus01.num_int_register_reads      4962712                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes      2850702                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs             1144147                       # number of memory refs
system.switch_cpus01.num_load_insts            771955                       # Number of load instructions
system.switch_cpus01.num_store_insts           372192                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     3264384901.494460                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     3691755.505541                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001130                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998870                       # Percentage of idle cycles
system.switch_cpus01.Branches                  517267                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass        16604      0.45%      0.45% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu         2386935     64.65%     65.10% # Class of executed instruction
system.switch_cpus01.op_class::IntMult          14867      0.40%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd            12      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus01.op_class::MemRead         782702     21.20%     86.70% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite        372198     10.08%     96.78% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       119036      3.22%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total          3692354                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits            1271805                       # DTB read hits
system.switch_cpus02.dtb.read_misses             1671                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses          75973                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            625494                       # DTB write hits
system.switch_cpus02.dtb.write_misses              87                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses         42333                       # DTB write accesses
system.switch_cpus02.dtb.data_hits            1897299                       # DTB hits
system.switch_cpus02.dtb.data_misses             1758                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses         118306                       # DTB accesses
system.switch_cpus02.itb.fetch_hits            853804                       # ITB hits
system.switch_cpus02.itb.fetch_misses             760                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses        854564                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             3266693198                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           6616365                       # Number of instructions committed
system.switch_cpus02.committedOps             6616365                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      6383291                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         3299                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            233842                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       612605                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            6383291                       # number of integer instructions
system.switch_cpus02.num_fp_insts                3299                       # number of float instructions
system.switch_cpus02.num_int_register_reads      8835460                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes      5073175                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         1850                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         1805                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs             1902707                       # number of memory refs
system.switch_cpus02.num_load_insts           1274824                       # Number of load instructions
system.switch_cpus02.num_store_insts           627883                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     3260076824.450055                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     6616373.549945                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.002025                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.997975                       # Percentage of idle cycles
system.switch_cpus02.Branches                  934299                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        72860      1.10%      1.10% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu         4414740     66.71%     67.81% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          23579      0.36%     68.16% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     68.16% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd           537      0.01%     68.17% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             3      0.00%     68.17% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           199      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            6      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            66      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus02.op_class::MemRead        1306920     19.75%     87.92% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        628466      9.50%     97.42% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       170759      2.58%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          6618135                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits            7521107                       # DTB read hits
system.switch_cpus03.dtb.read_misses              481                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses        6718552                       # DTB read accesses
system.switch_cpus03.dtb.write_hits           3213669                       # DTB write hits
system.switch_cpus03.dtb.write_misses              67                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses       2793277                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           10734776                       # DTB hits
system.switch_cpus03.dtb.data_misses              548                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses        9511829                       # DTB accesses
system.switch_cpus03.itb.fetch_hits          41331446                       # ITB hits
system.switch_cpus03.itb.fetch_misses             317                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses      41331763                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             3266693381                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts          44862327                       # Number of instructions committed
system.switch_cpus03.committedOps            44862327                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses     42291760                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses        48563                       # Number of float alu accesses
system.switch_cpus03.num_func_calls            396070                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts      1135880                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts           42291760                       # number of integer instructions
system.switch_cpus03.num_fp_insts               48563                       # number of float instructions
system.switch_cpus03.num_int_register_reads     64653453                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes     37619490                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads         1344                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes         1353                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            10737996                       # number of memory refs
system.switch_cpus03.num_load_insts           7522303                       # Number of load instructions
system.switch_cpus03.num_store_insts          3215693                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     3221837540.114855                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     44855840.885145                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.013731                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.986269                       # Percentage of idle cycles
system.switch_cpus03.Branches                 1676031                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass      2386584      5.32%      5.32% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        31290975     69.75%     75.07% # Class of executed instruction
system.switch_cpus03.op_class::IntMult         258382      0.58%     75.64% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     75.64% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd         46784      0.10%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     75.75% # Class of executed instruction
system.switch_cpus03.op_class::MemRead        7534553     16.79%     92.54% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite       3215754      7.17%     99.71% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess       129861      0.29%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total         44862896                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           37590690                       # DTB read hits
system.switch_cpus04.dtb.read_misses            32795                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses       36830485                       # DTB read accesses
system.switch_cpus04.dtb.write_hits           9591504                       # DTB write hits
system.switch_cpus04.dtb.write_misses            4460                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses       9054258                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           47182194                       # DTB hits
system.switch_cpus04.dtb.data_misses            37255                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses       45884743                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         211673104                       # ITB hits
system.switch_cpus04.itb.fetch_misses            8286                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     211681390                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             3267110223                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         215214798                       # Number of instructions committed
system.switch_cpus04.committedOps           215214798                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    204162493                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses       178401                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            528116                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts      3686678                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          204162493                       # number of integer instructions
system.switch_cpus04.num_fp_insts              178401                       # number of float instructions
system.switch_cpus04.num_int_register_reads    326016629                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    189772942                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         9546                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         9538                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            47228859                       # number of memory refs
system.switch_cpus04.num_load_insts          37630948                       # Number of load instructions
system.switch_cpus04.num_store_insts          9597911                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     3051851352.094922                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     215258870.905078                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.065887                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.934113                       # Percentage of idle cycles
system.switch_cpus04.Branches                 4517193                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     10695177      4.97%      4.97% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       154979572     72.00%     76.97% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        1626289      0.76%     77.72% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     77.72% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd        167555      0.08%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt           480      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           387      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     77.80% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       37644970     17.49%     95.29% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite       9598097      4.46%     99.75% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       539531      0.25%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        215252058                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           73993319                       # DTB read hits
system.switch_cpus05.dtb.read_misses            55434                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses       73308608                       # DTB read accesses
system.switch_cpus05.dtb.write_hits          16398302                       # DTB write hits
system.switch_cpus05.dtb.write_misses            5521                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses      15899268                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           90391621                       # DTB hits
system.switch_cpus05.dtb.data_misses            60955                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       89207876                       # DTB accesses
system.switch_cpus05.itb.fetch_hits         417824465                       # ITB hits
system.switch_cpus05.itb.fetch_misses           15901                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses     417840366                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             3266693158                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         421065461                       # Number of instructions committed
system.switch_cpus05.committedOps           421065461                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    400067762                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses       235994                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            791236                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts      6359454                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          400067762                       # number of integer instructions
system.switch_cpus05.num_fp_insts              235994                       # number of float instructions
system.switch_cpus05.num_int_register_reads    644719318                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    375250407                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads        10078                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes        10086                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            90464773                       # number of memory refs
system.switch_cpus05.num_load_insts          74059180                       # Number of load instructions
system.switch_cpus05.num_store_insts         16405593                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     2845605868.744183                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     421087289.255817                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.128903                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.871097                       # Percentage of idle cycles
system.switch_cpus05.Branches                 7670010                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass     20422070      4.85%      4.85% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       306390403     72.75%     77.60% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        2798623      0.66%     78.27% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd        224300      0.05%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt           705      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv           235      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       74071367     17.59%     95.91% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      16405741      3.90%     99.81% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       812972      0.19%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        421126416                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits          117113457                       # DTB read hits
system.switch_cpus06.dtb.read_misses            83451                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses      116458953                       # DTB read accesses
system.switch_cpus06.dtb.write_hits          23133177                       # DTB write hits
system.switch_cpus06.dtb.write_misses            6179                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses      22604946                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          140246634                       # DTB hits
system.switch_cpus06.dtb.data_misses            89630                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses      139063899                       # DTB accesses
system.switch_cpus06.itb.fetch_hits         656834389                       # ITB hits
system.switch_cpus06.itb.fetch_misses           19770                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses     656854159                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             3266693123                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts         660053129                       # Number of instructions committed
system.switch_cpus06.committedOps           660053129                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    627894724                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses       271273                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           1032170                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts      9092032                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          627894724                       # number of integer instructions
system.switch_cpus06.num_fp_insts              271273                       # number of float instructions
system.switch_cpus06.num_int_register_reads   1018221968                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    592510976                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads        12600                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes        12620                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           140352541                       # number of memory refs
system.switch_cpus06.num_load_insts         117211367                       # Number of load instructions
system.switch_cpus06.num_store_insts         23141174                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     2606615905.748636                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     660077217.251364                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.202063                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.797937                       # Percentage of idle cycles
system.switch_cpus06.Branches                10866821                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     31357373      4.75%      4.75% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       483073378     73.18%     77.93% # Class of executed instruction
system.switch_cpus06.op_class::IntMult        3967811      0.60%     78.53% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     78.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd        256354      0.04%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt           906      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           302      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus06.op_class::MemRead      117224037     17.76%     96.32% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      23141357      3.51%     99.83% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess      1121241      0.17%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        660142759                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          516683788                       # DTB read hits
system.switch_cpus07.dtb.read_misses           181039                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses      516252406                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          75304838                       # DTB write hits
system.switch_cpus07.dtb.write_misses            6238                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses      74777448                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          591988626                       # DTB hits
system.switch_cpus07.dtb.data_misses           187277                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses      591029854                       # DTB accesses
system.switch_cpus07.itb.fetch_hits        2802834402                       # ITB hits
system.switch_cpus07.itb.fetch_misses           53561                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses    2802887963                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             3268075639                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts        2805280112                       # Number of instructions committed
system.switch_cpus07.committedOps          2805280112                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses   2673339547                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses       318510                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           3508372                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     30818567                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts         2673339547                       # number of integer instructions
system.switch_cpus07.num_fp_insts              318510                       # number of float instructions
system.switch_cpus07.num_int_register_reads   4395565579                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes   2554462994                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads        10539                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes        10551                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           592206607                       # number of memory refs
system.switch_cpus07.num_load_insts         516893723                       # Number of load instructions
system.switch_cpus07.num_store_insts         75312884                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     461724564.979828                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2806351074.020172                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.858717                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.141283                       # Percentage of idle cycles
system.switch_cpus07.Branches                37030724                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass    129195138      4.61%      4.61% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu      2068503845     73.73%     78.34% # Class of executed instruction
system.switch_cpus07.op_class::IntMult       12967761      0.46%     78.80% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     78.80% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd        305696      0.01%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     78.81% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      516906702     18.42%     97.23% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      75313149      2.68%     99.92% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess      2275098      0.08%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total       2805467389                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             772313                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            370103                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits            1142416                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            350278                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        350278                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             3268077167                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts           3688158                       # Number of instructions committed
system.switch_cpus08.committedOps             3688158                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses      3562653                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus08.num_func_calls            143780                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts       306592                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts            3562653                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 402                       # number of float instructions
system.switch_cpus08.num_int_register_reads      4955044                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes      2846561                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs             1144156                       # number of memory refs
system.switch_cpus08.num_load_insts            772343                       # Number of load instructions
system.switch_cpus08.num_store_insts           371813                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     3264389608.162229                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     3687558.837771                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001128                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998872                       # Percentage of idle cycles
system.switch_cpus08.Branches                  517556                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass        16583      0.45%      0.45% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu         2382791     64.61%     65.06% # Class of executed instruction
system.switch_cpus08.op_class::IntMult          14838      0.40%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            12      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         783079     21.23%     86.69% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        371819     10.08%     96.77% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       119036      3.23%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total          3688158                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits             763332                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits            366768                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits            1130100                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits            350098                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses        350098                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             3268077252                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts           3634529                       # Number of instructions committed
system.switch_cpus09.committedOps             3634529                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses      3509737                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus09.num_func_calls            142132                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts       300577                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts            3509737                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 402                       # number of float instructions
system.switch_cpus09.num_int_register_reads      4876734                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes      2803816                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs             1131840                       # number of memory refs
system.switch_cpus09.num_load_insts            763362                       # Number of load instructions
system.switch_cpus09.num_store_insts           368478                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     3264443337.965812                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     3633914.034188                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001112                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998888                       # Percentage of idle cycles
system.switch_cpus09.Branches                  509287                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass        16507      0.45%      0.45% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu         2341884     64.43%     64.89% # Class of executed instruction
system.switch_cpus09.op_class::IntMult          14599      0.40%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            12      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     65.29% # Class of executed instruction
system.switch_cpus09.op_class::MemRead         774087     21.30%     86.59% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite        368484     10.14%     96.73% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess       118956      3.27%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total          3634529                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             770929                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits            369243                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits            1140172                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits            350134                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses        350134                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             3268077337                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts           3676317                       # Number of instructions committed
system.switch_cpus10.committedOps             3676317                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses      3550982                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus10.num_func_calls            143344                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts       306116                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts            3550982                       # number of integer instructions
system.switch_cpus10.num_fp_insts                 402                       # number of float instructions
system.switch_cpus10.num_int_register_reads      4936997                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes      2836444                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs             1141912                       # number of memory refs
system.switch_cpus10.num_load_insts            770959                       # Number of load instructions
system.switch_cpus10.num_store_insts           370953                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     3264401622.481241                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     3675714.518759                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001125                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998875                       # Percentage of idle cycles
system.switch_cpus10.Branches                  516501                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass        16571      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu         2373327     64.56%     65.01% # Class of executed instruction
system.switch_cpus10.op_class::IntMult          14780      0.40%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd            12      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         781696     21.26%     86.67% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite        370959     10.09%     96.76% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess       118972      3.24%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total          3676317                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits          446580662                       # DTB read hits
system.switch_cpus11.dtb.read_misses           165278                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses      446093109                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          57095504                       # DTB write hits
system.switch_cpus11.dtb.write_misses            5809                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses      56562415                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          503676166                       # DTB hits
system.switch_cpus11.dtb.data_misses           171087                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses      502655524                       # DTB accesses
system.switch_cpus11.itb.fetch_hits        2365241378                       # ITB hits
system.switch_cpus11.itb.fetch_misses           49931                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses    2365291309                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             3268076223                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts        2367902112                       # Number of instructions committed
system.switch_cpus11.committedOps          2367902112                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses   2258805870                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses       324986                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           2909418                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     23174945                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts         2258805870                       # number of integer instructions
system.switch_cpus11.num_fp_insts              324986                       # number of float instructions
system.switch_cpus11.num_int_register_reads   3727704371                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes   2167090390                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads        15098                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes        15146                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           503876321                       # number of memory refs
system.switch_cpus11.num_load_insts         446773127                       # Number of load instructions
system.switch_cpus11.num_store_insts         57103194                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     899252249.974702                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2368823973.025298                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.724837                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.275163                       # Percentage of idle cycles
system.switch_cpus11.Branches                28069308                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass    107055819      4.52%      4.52% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu      1746666878     73.76%     78.28% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        8058973      0.34%     78.62% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd        306444      0.01%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt          1041      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv           347      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus11.op_class::MemRead      446786209     18.87%     97.50% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      57103384      2.41%     99.91% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess      2094104      0.09%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total       2368073199                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             775330                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits            370427                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits            1145757                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits            350188                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses        350188                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             3268077507                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts           3697745                       # Number of instructions committed
system.switch_cpus12.committedOps             3697745                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses      3572138                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus12.num_func_calls            143944                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts       309443                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts            3572138                       # number of integer instructions
system.switch_cpus12.num_fp_insts                 402                       # number of float instructions
system.switch_cpus12.num_int_register_reads      4966883                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes      2852818                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs             1147497                       # number of memory refs
system.switch_cpus12.num_load_insts            775360                       # Number of load instructions
system.switch_cpus12.num_store_insts           372137                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     3264380357.935563                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     3697149.064437                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001131                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998869                       # Percentage of idle cycles
system.switch_cpus12.Branches                  520672                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass        16592      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu         2389042     64.61%     65.06% # Class of executed instruction
system.switch_cpus12.op_class::IntMult          14862      0.40%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd            12      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         786098     21.26%     86.72% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite        372143     10.06%     96.78% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       118996      3.22%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total          3697745                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             775612                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits            370450                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits            1146062                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits            350188                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses        350188                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             3268077592                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts           3698532                       # Number of instructions committed
system.switch_cpus13.committedOps             3698532                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses      3572911                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus13.num_func_calls            143946                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts       309759                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts            3572911                       # number of integer instructions
system.switch_cpus13.num_fp_insts                 402                       # number of float instructions
system.switch_cpus13.num_int_register_reads      4967815                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes      2853263                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs             1147802                       # number of memory refs
system.switch_cpus13.num_load_insts            775642                       # Number of load instructions
system.switch_cpus13.num_store_insts           372160                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     3264379655.605998                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     3697936.394002                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001132                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998868                       # Percentage of idle cycles
system.switch_cpus13.Branches                  521003                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass        16593      0.45%      0.45% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu         2389522     64.61%     65.06% # Class of executed instruction
system.switch_cpus13.op_class::IntMult          14863      0.40%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd            12      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     65.46% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         786380     21.26%     86.72% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite        372166     10.06%     96.78% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess       118996      3.22%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total          3698532                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             775871                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits            370451                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits            1146322                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits            350188                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses        350188                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             3268077677                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts           3698724                       # Number of instructions committed
system.switch_cpus14.committedOps             3698724                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses      3573093                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses          402                       # Number of float alu accesses
system.switch_cpus14.num_func_calls            143942                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts       309959                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts            3573093                       # number of integer instructions
system.switch_cpus14.num_fp_insts                 402                       # number of float instructions
system.switch_cpus14.num_int_register_reads      4967718                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes      2853258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs             1148062                       # number of memory refs
system.switch_cpus14.num_load_insts            775901                       # Number of load instructions
system.switch_cpus14.num_store_insts           372161                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     3264379548.452870                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     3698128.547130                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001132                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998868                       # Percentage of idle cycles
system.switch_cpus14.Branches                  521211                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass        16591      0.45%      0.45% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu         2389456     64.60%     65.05% # Class of executed instruction
system.switch_cpus14.op_class::IntMult          14863      0.40%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd            12      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     65.45% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         786639     21.27%     86.72% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite        372167     10.06%     96.78% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       118996      3.22%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total          3698724                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits          153249205                       # DTB read hits
system.switch_cpus15.dtb.read_misses           112913                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses      152609949                       # DTB read accesses
system.switch_cpus15.dtb.write_hits          28746211                       # DTB write hits
system.switch_cpus15.dtb.write_misses            6835                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses      28191905                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          181995416                       # DTB hits
system.switch_cpus15.dtb.data_misses           119748                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses      180801854                       # DTB accesses
system.switch_cpus15.itb.fetch_hits         858897214                       # ITB hits
system.switch_cpus15.itb.fetch_misses           22975                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses     858920189                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             3266693874                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts         862183848                       # Number of instructions committed
system.switch_cpus15.committedOps           862183848                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    820636408                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses       311439                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           1186616                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     11497516                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          820636408                       # number of integer instructions
system.switch_cpus15.num_fp_insts              311439                       # number of float instructions
system.switch_cpus15.num_int_register_reads   1334097719                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    776293237                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads        14482                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes        14499                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           182136955                       # number of memory refs
system.switch_cpus15.num_load_insts         153382103                       # Number of load instructions
system.switch_cpus15.num_store_insts         28754852                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     2404478024.514952                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     862215849.485048                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.263941                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.736059                       # Percentage of idle cycles
system.switch_cpus15.Branches                13611497                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     40558798      4.70%      4.70% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       632883043     73.39%     78.10% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        4975494      0.58%     78.67% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     78.67% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd        294509      0.03%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt          1140      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv           380      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus15.op_class::MemRead      153395047     17.79%     96.50% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      28755063      3.33%     99.83% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess      1440122      0.17%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        862303596                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        3890603                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          13566                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         13566                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       437968                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      3414688                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        11916                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         5160                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        15909                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        262830                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       258310                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      3890603                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     11713907                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     11713907                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       501212                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       501212                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           12215119                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    280923072                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    280923072                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     12745840                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     12745840                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           293668912                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      9891001                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      17908494                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.551234                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.497368                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             8036731     44.88%     44.88% # Request fanout histogram
system.system_bus.snoop_fanout::2             9871763     55.12%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        17908494                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
