options order=f

spice
R1 n2 n0 1
R1 n0 0 1

.verilog
geda res_net.sch module
res_net.sch s1(n1 n2);
list

end
