// Seed: 375395491
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1 - (1);
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8  = 1;
  assign id_10 = id_7(1);
  assign id_9  = id_5;
  wire id_12;
  module_0(
      id_11, id_11, id_9
  );
  always id_3 = 'b0;
  wire id_13, id_14, id_15, id_16, id_17;
endmodule
