<stg><name>pg_conv3x3_tile</name>


<trans_list>

<trans id="4621" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6137" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6138" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6144" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6145" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6139" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6140" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6141" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6142" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6143" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %msb_window_buffer_0 = alloca i32

]]></Node>
<StgValue><ssdm name="msb_window_buffer_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %msb_window_buffer_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="msb_window_buffer_0_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  %msb_window_buffer_1 = alloca i32

]]></Node>
<StgValue><ssdm name="msb_window_buffer_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  %msb_window_buffer_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="msb_window_buffer_1_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %msb_window_buffer_2 = alloca i32

]]></Node>
<StgValue><ssdm name="msb_window_buffer_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  %msb_window_buffer_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="msb_window_buffer_2_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.preheader:6  %out_buf_start_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %out_buf_start)

]]></Node>
<StgValue><ssdm name="out_buf_start_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader:7  %row_offset_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %row_offset)

]]></Node>
<StgValue><ssdm name="row_offset_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1.preheader:8  %H_fmap_out_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %H_fmap_out)

]]></Node>
<StgValue><ssdm name="H_fmap_out_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:9  %c_in_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %c_in)

]]></Node>
<StgValue><ssdm name="c_in_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  %weights_31_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_31_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_31_2_2_V_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:11  %weights_31_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_31_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_31_2_1_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %weights_31_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_31_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_31_2_0_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:13  %weights_31_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_31_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_31_1_2_V_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %weights_31_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_31_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_31_1_1_V_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:15  %weights_31_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_31_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_31_1_0_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:16  %weights_31_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_31_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_31_0_2_V_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:17  %weights_31_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_31_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_31_0_1_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:18  %weights_31_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_31_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_31_0_0_V_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:19  %weights_30_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_30_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_30_2_2_V_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:20  %weights_30_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_30_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_30_2_1_V_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:21  %weights_30_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_30_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_30_2_0_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:22  %weights_30_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_30_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_30_1_2_V_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:23  %weights_30_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_30_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_30_1_1_V_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:24  %weights_30_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_30_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_30_1_0_V_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:25  %weights_30_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_30_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_30_0_2_V_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:26  %weights_30_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_30_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_30_0_1_V_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:27  %weights_30_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_30_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_30_0_0_V_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:28  %weights_29_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_29_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_29_2_2_V_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:29  %weights_29_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_29_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_29_2_1_V_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:30  %weights_29_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_29_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_29_2_0_V_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:31  %weights_29_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_29_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_29_1_2_V_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:32  %weights_29_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_29_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_29_1_1_V_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:33  %weights_29_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_29_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_29_1_0_V_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:34  %weights_29_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_29_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_29_0_2_V_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:35  %weights_29_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_29_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_29_0_1_V_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:36  %weights_29_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_29_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_29_0_0_V_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:37  %weights_28_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_28_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_28_2_2_V_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:38  %weights_28_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_28_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_28_2_1_V_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:39  %weights_28_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_28_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_28_2_0_V_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:40  %weights_28_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_28_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_28_1_2_V_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:41  %weights_28_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_28_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_28_1_1_V_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:42  %weights_28_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_28_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_28_1_0_V_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:43  %weights_28_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_28_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_28_0_2_V_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:44  %weights_28_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_28_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_28_0_1_V_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:45  %weights_28_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_28_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_28_0_0_V_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %weights_27_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_27_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_27_2_2_V_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %weights_27_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_27_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_27_2_1_V_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:48  %weights_27_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_27_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_27_2_0_V_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:49  %weights_27_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_27_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_27_1_2_V_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:50  %weights_27_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_27_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_27_1_1_V_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:51  %weights_27_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_27_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_27_1_0_V_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:52  %weights_27_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_27_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_27_0_2_V_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:53  %weights_27_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_27_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_27_0_1_V_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:54  %weights_27_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_27_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_27_0_0_V_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:55  %weights_26_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_26_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_26_2_2_V_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:56  %weights_26_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_26_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_26_2_1_V_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:57  %weights_26_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_26_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_26_2_0_V_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:58  %weights_26_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_26_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_26_1_2_V_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:59  %weights_26_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_26_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_26_1_1_V_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:60  %weights_26_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_26_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_26_1_0_V_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:61  %weights_26_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_26_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_26_0_2_V_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:62  %weights_26_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_26_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_26_0_1_V_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:63  %weights_26_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_26_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_26_0_0_V_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:64  %weights_25_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_25_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_25_2_2_V_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:65  %weights_25_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_25_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_25_2_1_V_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:66  %weights_25_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_25_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_25_2_0_V_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:67  %weights_25_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_25_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_25_1_2_V_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:68  %weights_25_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_25_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_25_1_1_V_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:69  %weights_25_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_25_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_25_1_0_V_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:70  %weights_25_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_25_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_25_0_2_V_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:71  %weights_25_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_25_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_25_0_1_V_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:72  %weights_25_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_25_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_25_0_0_V_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:73  %weights_24_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_24_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_24_2_2_V_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:74  %weights_24_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_24_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_24_2_1_V_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:75  %weights_24_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_24_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_24_2_0_V_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:76  %weights_24_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_24_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_24_1_2_V_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:77  %weights_24_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_24_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_24_1_1_V_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:78  %weights_24_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_24_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_24_1_0_V_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:79  %weights_24_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_24_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_24_0_2_V_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:80  %weights_24_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_24_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_24_0_1_V_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:81  %weights_24_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_24_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_24_0_0_V_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:82  %weights_23_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_23_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_23_2_2_V_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:83  %weights_23_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_23_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_23_2_1_V_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:84  %weights_23_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_23_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_23_2_0_V_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:85  %weights_23_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_23_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_23_1_2_V_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:86  %weights_23_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_23_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_23_1_1_V_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:87  %weights_23_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_23_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_23_1_0_V_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:88  %weights_23_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_23_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_23_0_2_V_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:89  %weights_23_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_23_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_23_0_1_V_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:90  %weights_23_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_23_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_23_0_0_V_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:91  %weights_22_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_22_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_22_2_2_V_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:92  %weights_22_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_22_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_22_2_1_V_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:93  %weights_22_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_22_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_22_2_0_V_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:94  %weights_22_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_22_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_22_1_2_V_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:95  %weights_22_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_22_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_22_1_1_V_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:96  %weights_22_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_22_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_22_1_0_V_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:97  %weights_22_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_22_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_22_0_2_V_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:98  %weights_22_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_22_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_22_0_1_V_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:99  %weights_22_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_22_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_22_0_0_V_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:100  %weights_21_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_21_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_21_2_2_V_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:101  %weights_21_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_21_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_21_2_1_V_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:102  %weights_21_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_21_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_21_2_0_V_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:103  %weights_21_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_21_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_21_1_2_V_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:104  %weights_21_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_21_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_21_1_1_V_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:105  %weights_21_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_21_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_21_1_0_V_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:106  %weights_21_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_21_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_21_0_2_V_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:107  %weights_21_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_21_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_21_0_1_V_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:108  %weights_21_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_21_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_21_0_0_V_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:109  %weights_20_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_20_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_20_2_2_V_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:110  %weights_20_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_20_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_20_2_1_V_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:111  %weights_20_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_20_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_20_2_0_V_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:112  %weights_20_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_20_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_20_1_2_V_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:113  %weights_20_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_20_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_20_1_1_V_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:114  %weights_20_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_20_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_20_1_0_V_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:115  %weights_20_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_20_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_20_0_2_V_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:116  %weights_20_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_20_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_20_0_1_V_1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:117  %weights_20_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_20_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_20_0_0_V_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:118  %weights_19_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_19_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_19_2_2_V_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:119  %weights_19_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_19_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_19_2_1_V_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:120  %weights_19_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_19_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_19_2_0_V_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:121  %weights_19_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_19_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_19_1_2_V_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:122  %weights_19_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_19_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_19_1_1_V_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:123  %weights_19_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_19_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_19_1_0_V_1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:124  %weights_19_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_19_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_19_0_2_V_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:125  %weights_19_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_19_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_19_0_1_V_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:126  %weights_19_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_19_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_19_0_0_V_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:127  %weights_18_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_18_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_18_2_2_V_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:128  %weights_18_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_18_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_18_2_1_V_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:129  %weights_18_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_18_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_18_2_0_V_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:130  %weights_18_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_18_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_18_1_2_V_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:131  %weights_18_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_18_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_18_1_1_V_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:132  %weights_18_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_18_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_18_1_0_V_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:133  %weights_18_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_18_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_18_0_2_V_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:134  %weights_18_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_18_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_18_0_1_V_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:135  %weights_18_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_18_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_18_0_0_V_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:136  %weights_17_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_17_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_17_2_2_V_1"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:137  %weights_17_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_17_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_17_2_1_V_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:138  %weights_17_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_17_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_17_2_0_V_1"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:139  %weights_17_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_17_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_17_1_2_V_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:140  %weights_17_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_17_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_17_1_1_V_1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:141  %weights_17_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_17_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_17_1_0_V_1"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:142  %weights_17_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_17_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_17_0_2_V_1"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:143  %weights_17_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_17_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_17_0_1_V_1"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:144  %weights_17_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_17_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_17_0_0_V_1"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:145  %weights_16_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_16_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_16_2_2_V_1"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:146  %weights_16_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_16_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_16_2_1_V_1"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:147  %weights_16_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_16_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_16_2_0_V_1"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:148  %weights_16_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_16_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_16_1_2_V_1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:149  %weights_16_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_16_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_16_1_1_V_1"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:150  %weights_16_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_16_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_16_1_0_V_1"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:151  %weights_16_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_16_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_16_0_2_V_1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:152  %weights_16_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_16_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_16_0_1_V_1"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:153  %weights_16_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_16_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_16_0_0_V_1"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:154  %weights_15_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_15_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_15_2_2_V_1"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:155  %weights_15_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_15_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_15_2_1_V_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:156  %weights_15_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_15_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_15_2_0_V_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:157  %weights_15_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_15_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_15_1_2_V_1"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:158  %weights_15_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_15_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_15_1_1_V_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:159  %weights_15_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_15_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_15_1_0_V_1"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:160  %weights_15_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_15_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_15_0_2_V_1"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:161  %weights_15_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_15_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_15_0_1_V_1"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:162  %weights_15_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_15_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_15_0_0_V_1"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:163  %weights_14_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_14_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_14_2_2_V_1"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:164  %weights_14_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_14_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_14_2_1_V_1"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:165  %weights_14_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_14_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_14_2_0_V_1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:166  %weights_14_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_14_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_14_1_2_V_1"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:167  %weights_14_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_14_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_14_1_1_V_1"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:168  %weights_14_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_14_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_14_1_0_V_1"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:169  %weights_14_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_14_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_14_0_2_V_1"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:170  %weights_14_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_14_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_14_0_1_V_1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:171  %weights_14_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_14_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_14_0_0_V_1"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:172  %weights_13_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_13_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_13_2_2_V_1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:173  %weights_13_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_13_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_13_2_1_V_1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:174  %weights_13_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_13_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_13_2_0_V_1"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:175  %weights_13_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_13_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_13_1_2_V_1"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:176  %weights_13_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_13_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_13_1_1_V_1"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:177  %weights_13_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_13_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_13_1_0_V_1"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:178  %weights_13_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_13_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_13_0_2_V_1"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:179  %weights_13_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_13_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_13_0_1_V_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:180  %weights_13_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_13_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_13_0_0_V_1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:181  %weights_12_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_12_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_12_2_2_V_1"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:182  %weights_12_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_12_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_12_2_1_V_1"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:183  %weights_12_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_12_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_12_2_0_V_1"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:184  %weights_12_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_12_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_12_1_2_V_1"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:185  %weights_12_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_12_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_12_1_1_V_1"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:186  %weights_12_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_12_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_12_1_0_V_1"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:187  %weights_12_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_12_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_12_0_2_V_1"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:188  %weights_12_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_12_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_12_0_1_V_1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:189  %weights_12_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_12_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_12_0_0_V_1"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:190  %weights_11_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_11_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_11_2_2_V_1"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:191  %weights_11_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_11_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_11_2_1_V_1"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:192  %weights_11_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_11_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_11_2_0_V_1"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:193  %weights_11_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_11_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_11_1_2_V_1"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:194  %weights_11_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_11_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_11_1_1_V_1"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:195  %weights_11_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_11_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_11_1_0_V_1"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:196  %weights_11_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_11_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_11_0_2_V_1"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:197  %weights_11_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_11_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_11_0_1_V_1"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:198  %weights_11_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_11_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_11_0_0_V_1"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:199  %weights_10_2_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_10_2_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_10_2_2_V_1"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:200  %weights_10_2_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_10_2_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_10_2_1_V_1"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:201  %weights_10_2_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_10_2_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_10_2_0_V_1"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:202  %weights_10_1_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_10_1_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_10_1_2_V_1"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:203  %weights_10_1_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_10_1_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_10_1_1_V_1"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:204  %weights_10_1_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_10_1_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_10_1_0_V_1"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:205  %weights_10_0_2_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_10_0_2_V_s)

]]></Node>
<StgValue><ssdm name="weights_10_0_2_V_1"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:206  %weights_10_0_1_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_10_0_1_V_s)

]]></Node>
<StgValue><ssdm name="weights_10_0_1_V_1"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:207  %weights_10_0_0_V_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_10_0_0_V_s)

]]></Node>
<StgValue><ssdm name="weights_10_0_0_V_1"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:208  %weights_9_2_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_9_2_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_9_2_2_V_r_1"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:209  %weights_9_2_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_9_2_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_9_2_1_V_r_1"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:210  %weights_9_2_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_9_2_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_9_2_0_V_r_1"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:211  %weights_9_1_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_9_1_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_9_1_2_V_r_1"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:212  %weights_9_1_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_9_1_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_9_1_1_V_r_1"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:213  %weights_9_1_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_9_1_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_9_1_0_V_r_1"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:214  %weights_9_0_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_9_0_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_9_0_2_V_r_1"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:215  %weights_9_0_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_9_0_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_9_0_1_V_r_1"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:216  %weights_9_0_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_9_0_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_9_0_0_V_r_1"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:217  %weights_8_2_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_8_2_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_8_2_2_V_r_1"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:218  %weights_8_2_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_8_2_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_8_2_1_V_r_1"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:219  %weights_8_2_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_8_2_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_8_2_0_V_r_1"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:220  %weights_8_1_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_8_1_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_8_1_2_V_r_1"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:221  %weights_8_1_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_8_1_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_8_1_1_V_r_1"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:222  %weights_8_1_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_8_1_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_8_1_0_V_r_1"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:223  %weights_8_0_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_8_0_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_8_0_2_V_r_1"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:224  %weights_8_0_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_8_0_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_8_0_1_V_r_1"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:225  %weights_8_0_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_8_0_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_8_0_0_V_r_1"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:226  %weights_7_2_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_7_2_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_7_2_2_V_r_1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:227  %weights_7_2_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_7_2_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_7_2_1_V_r_1"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:228  %weights_7_2_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_7_2_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_7_2_0_V_r_1"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:229  %weights_7_1_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_7_1_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_7_1_2_V_r_1"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:230  %weights_7_1_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_7_1_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_7_1_1_V_r_1"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:231  %weights_7_1_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_7_1_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_7_1_0_V_r_1"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:232  %weights_7_0_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_7_0_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_7_0_2_V_r_1"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:233  %weights_7_0_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_7_0_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_7_0_1_V_r_1"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:234  %weights_7_0_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_7_0_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_7_0_0_V_r_1"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:235  %weights_6_2_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_6_2_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_6_2_2_V_r_1"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:236  %weights_6_2_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_6_2_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_6_2_1_V_r_1"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:237  %weights_6_2_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_6_2_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_6_2_0_V_r_1"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:238  %weights_6_1_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_6_1_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_6_1_2_V_r_1"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:239  %weights_6_1_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_6_1_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_6_1_1_V_r_1"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:240  %weights_6_1_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_6_1_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_6_1_0_V_r_1"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:241  %weights_6_0_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_6_0_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_6_0_2_V_r_1"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:242  %weights_6_0_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_6_0_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_6_0_1_V_r_1"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:243  %weights_6_0_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_6_0_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_6_0_0_V_r_1"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:244  %weights_5_2_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_5_2_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_5_2_2_V_r_1"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:245  %weights_5_2_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_5_2_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_5_2_1_V_r_1"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:246  %weights_5_2_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_5_2_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_5_2_0_V_r_1"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:247  %weights_5_1_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_5_1_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_5_1_2_V_r_1"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:248  %weights_5_1_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_5_1_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_5_1_1_V_r_1"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:249  %weights_5_1_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_5_1_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_5_1_0_V_r_1"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:250  %weights_5_0_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_5_0_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_5_0_2_V_r_1"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:251  %weights_5_0_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_5_0_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_5_0_1_V_r_1"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:252  %weights_5_0_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_5_0_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_5_0_0_V_r_1"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:253  %weights_4_2_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_4_2_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_4_2_2_V_r_1"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:254  %weights_4_2_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_4_2_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_4_2_1_V_r_1"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:255  %weights_4_2_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_4_2_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_4_2_0_V_r_1"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:256  %weights_4_1_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_4_1_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_4_1_2_V_r_1"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:257  %weights_4_1_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_4_1_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_4_1_1_V_r_1"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:258  %weights_4_1_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_4_1_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_4_1_0_V_r_1"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:259  %weights_4_0_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_4_0_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_4_0_2_V_r_1"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:260  %weights_4_0_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_4_0_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_4_0_1_V_r_1"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:261  %weights_4_0_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_4_0_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_4_0_0_V_r_1"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:262  %weights_3_2_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_3_2_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_3_2_2_V_r_1"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:263  %weights_3_2_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_3_2_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_3_2_1_V_r_1"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:264  %weights_3_2_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_3_2_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_3_2_0_V_r_1"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:265  %weights_3_1_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_3_1_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_3_1_2_V_r_1"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:266  %weights_3_1_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_3_1_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_3_1_1_V_r_1"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:267  %weights_3_1_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_3_1_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_3_1_0_V_r_1"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:268  %weights_3_0_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_3_0_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_3_0_2_V_r_1"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:269  %weights_3_0_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_3_0_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_3_0_1_V_r_1"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:270  %weights_3_0_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_3_0_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_3_0_0_V_r_1"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:271  %weights_2_2_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_2_2_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_2_2_2_V_r_1"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:272  %weights_2_2_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_2_2_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_2_2_1_V_r_1"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:273  %weights_2_2_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_2_2_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_2_2_0_V_r_1"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:274  %weights_2_1_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_2_1_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_2_1_2_V_r_1"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:275  %weights_2_1_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_2_1_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_2_1_1_V_r_1"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:276  %weights_2_1_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_2_1_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_2_1_0_V_r_1"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:277  %weights_2_0_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_2_0_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_2_0_2_V_r_1"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:278  %weights_2_0_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_2_0_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_2_0_1_V_r_1"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:279  %weights_2_0_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_2_0_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_2_0_0_V_r_1"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:280  %weights_1_2_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_1_2_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_1_2_2_V_r_1"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:281  %weights_1_2_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_1_2_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_1_2_1_V_r_1"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:282  %weights_1_2_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_1_2_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_1_2_0_V_r_1"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:283  %weights_1_1_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_1_1_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_1_1_2_V_r_1"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:284  %weights_1_1_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_1_1_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_1_1_1_V_r_1"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:285  %weights_1_1_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_1_1_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_1_1_0_V_r_1"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:286  %weights_1_0_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_1_0_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_1_0_2_V_r_1"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:287  %weights_1_0_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_1_0_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_1_0_1_V_r_1"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:288  %weights_1_0_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_1_0_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_1_0_0_V_r_1"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:289  %weights_0_2_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_0_2_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_0_2_2_V_r_1"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:290  %weights_0_2_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_0_2_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_0_2_1_V_r_1"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:291  %weights_0_2_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_0_2_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_0_2_0_V_r_1"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:292  %weights_0_1_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_0_1_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_0_1_2_V_r_1"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:293  %weights_0_1_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_0_1_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_0_1_1_V_r_1"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:294  %weights_0_1_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_0_1_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_0_1_0_V_r_1"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:295  %weights_0_0_2_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_0_0_2_V_r)

]]></Node>
<StgValue><ssdm name="weights_0_0_2_V_r_1"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:296  %weights_0_0_1_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_0_0_1_V_r)

]]></Node>
<StgValue><ssdm name="weights_0_0_1_V_r_1"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:297  %weights_0_0_0_V_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_0_0_0_V_r)

]]></Node>
<StgValue><ssdm name="weights_0_0_0_V_r_1"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:298  %msb_line_buffer_0_V = alloca [225 x i32], align 4

]]></Node>
<StgValue><ssdm name="msb_line_buffer_0_V"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:299  %msb_line_buffer_1_V = alloca [225 x i32], align 4

]]></Node>
<StgValue><ssdm name="msb_line_buffer_1_V"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="9">
<![CDATA[
arrayctor.loop1.preheader:300  %trunc_ln111 = trunc i9 %H_fmap_out_read to i8

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader:301  %add_ln111 = add i8 1, %trunc_ln111

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="22" op_0_bw="8">
<![CDATA[
arrayctor.loop1.preheader:302  %zext_ln111 = zext i8 %add_ln111 to i22

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="8">
<![CDATA[
arrayctor.loop1.preheader:303  %zext_ln111_1 = zext i8 %add_ln111 to i12

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="14" op_0_bw="8">
<![CDATA[
arrayctor.loop1.preheader:304  %zext_ln120 = zext i8 %add_ln111 to i14

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="8">
<![CDATA[
arrayctor.loop1.preheader:305  %zext_ln111_2 = zext i8 %add_ln111 to i10

]]></Node>
<StgValue><ssdm name="zext_ln111_2"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop1.preheader:306  %zext_ln111_3 = zext i8 %add_ln111 to i9

]]></Node>
<StgValue><ssdm name="zext_ln111_3"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="6">
<![CDATA[
arrayctor.loop1.preheader:307  %zext_ln120_1 = zext i6 %c_in_read to i14

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
arrayctor.loop1.preheader:308  %mul_ln120 = mul i14 %zext_ln120_1, %zext_ln120

]]></Node>
<StgValue><ssdm name="mul_ln120"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader:309  %icmp_ln121 = icmp eq i8 %trunc_ln111, -32

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:310  %icmp_ln129 = icmp sgt i6 %c_in_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="9">
<![CDATA[
arrayctor.loop1.preheader:311  %sext_ln120 = sext i9 %row_offset_read to i10

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="12">
<![CDATA[
arrayctor.loop1.preheader:312  %trunc_ln126 = trunc i12 %out_buf_start_read to i11

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader:313  %tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln111, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="11">
<![CDATA[
arrayctor.loop1.preheader:314  %p_shl = zext i11 %tmp_1 to i12

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayctor.loop1.preheader:315  %bound = add i12 %zext_ln111_1, %p_shl

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:316  br label %0

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i12 [ 0, %arrayctor.loop1.preheader ], [ %add_ln110, %hls_label_14_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %row_0 = phi i4 [ 0, %arrayctor.loop1.preheader ], [ %select_ln110_1, %hls_label_14_end ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %col_0 = phi i8 [ 0, %arrayctor.loop1.preheader ], [ %col, %hls_label_14_end ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32">
<![CDATA[
:3  %msb_window_buffer_0_2 = load i32* %msb_window_buffer_0

]]></Node>
<StgValue><ssdm name="msb_window_buffer_0_2"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32">
<![CDATA[
:4  %msb_window_buffer_0_3 = load i32* %msb_window_buffer_0_1

]]></Node>
<StgValue><ssdm name="msb_window_buffer_0_3"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="10" op_0_bw="4">
<![CDATA[
:9  %zext_ln110 = zext i4 %row_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %add_ln120 = add i10 %zext_ln110, %sext_ln120

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="10">
<![CDATA[
:11  %sext_ln120_1 = sext i10 %add_ln120 to i14

]]></Node>
<StgValue><ssdm name="sext_ln120_1"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12  %add_ln120_1 = add i14 %sext_ln120_1, %mul_ln120

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:13  %select_ln121 = select i1 %icmp_ln121, i14 %sext_ln120_1, i14 %add_ln120_1

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:14  %add_ln143 = add i4 %row_0, -2

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="9" op_0_bw="4">
<![CDATA[
:15  %sext_ln143 = sext i4 %add_ln143 to i9

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %add_ln143_1 = add i9 %sext_ln143, %row_offset_read

]]></Node>
<StgValue><ssdm name="add_ln143_1"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %icmp_ln145 = icmp sgt i9 %add_ln143_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:18  %icmp_ln145_1 = icmp slt i9 %add_ln143_1, %zext_ln111_3

]]></Node>
<StgValue><ssdm name="icmp_ln145_1"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:22  %icmp_ln145_7 = icmp sgt i10 %add_ln120, 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_7"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23  %icmp_ln145_8 = icmp slt i10 %add_ln120, %zext_ln111_2

]]></Node>
<StgValue><ssdm name="icmp_ln145_8"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:24  %icmp_ln110 = icmp eq i12 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:25  %add_ln110 = add i12 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  store i32 %msb_window_buffer_0_3, i32* %msb_window_buffer_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:29  br i1 %icmp_ln110, label %577, label %hls_label_14_begin

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_14_begin:3  %row = add i4 %row_0, 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_14_begin:6  %icmp_ln111 = icmp ne i8 %col_0, %add_ln111

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_14_begin:7  %select_ln110 = select i1 %icmp_ln111, i8 %col_0, i8 0

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="10" op_0_bw="4">
<![CDATA[
hls_label_14_begin:8  %zext_ln110_1 = zext i4 %row to i10

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_14_begin:9  %add_ln120_2 = add i10 %zext_ln110_1, %sext_ln120

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="14" op_0_bw="10">
<![CDATA[
hls_label_14_begin:10  %sext_ln120_2 = sext i10 %add_ln120_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln120_2"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_14_begin:11  %add_ln120_3 = add i14 %sext_ln120_2, %mul_ln120

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_14_begin:12  %select_ln110_1 = select i1 %icmp_ln111, i4 %row_0, i4 %row

]]></Node>
<StgValue><ssdm name="select_ln110_1"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_14_begin:15  %select_ln121_1 = select i1 %icmp_ln121, i14 %sext_ln120_2, i14 %add_ln120_3

]]></Node>
<StgValue><ssdm name="select_ln121_1"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_14_begin:16  %select_ln110_2 = select i1 %icmp_ln111, i14 %select_ln121, i14 %select_ln121_1

]]></Node>
<StgValue><ssdm name="select_ln110_2"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_14_begin:19  %add_ln143_3 = add i4 %row_0, -1

]]></Node>
<StgValue><ssdm name="add_ln143_3"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="9" op_0_bw="4">
<![CDATA[
hls_label_14_begin:20  %sext_ln143_1 = sext i4 %add_ln143_3 to i9

]]></Node>
<StgValue><ssdm name="sext_ln143_1"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_14_begin:21  %add_ln143_4 = add i9 %sext_ln143_1, %row_offset_read

]]></Node>
<StgValue><ssdm name="add_ln143_4"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_14_begin:22  %icmp_ln145_9 = icmp sgt i9 %add_ln143_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_9"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_14_begin:23  %select_ln110_3 = select i1 %icmp_ln111, i1 %icmp_ln145, i1 %icmp_ln145_9

]]></Node>
<StgValue><ssdm name="select_ln110_3"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_14_begin:24  %icmp_ln145_11 = icmp slt i9 %add_ln143_4, %zext_ln111_3

]]></Node>
<StgValue><ssdm name="icmp_ln145_11"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_14_begin:25  %select_ln110_4 = select i1 %icmp_ln111, i1 %icmp_ln145_1, i1 %icmp_ln145_11

]]></Node>
<StgValue><ssdm name="select_ln110_4"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_14_begin:31  %icmp_ln145_298 = icmp sgt i10 %add_ln120_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_298"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_14_begin:32  %select_ln110_7 = select i1 %icmp_ln111, i1 %icmp_ln145_7, i1 %icmp_ln145_298

]]></Node>
<StgValue><ssdm name="select_ln110_7"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_14_begin:33  %icmp_ln145_299 = icmp slt i10 %add_ln120_2, %zext_ln111_2

]]></Node>
<StgValue><ssdm name="icmp_ln145_299"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_14_begin:34  %select_ln110_8 = select i1 %icmp_ln111, i1 %icmp_ln145_8, i1 %icmp_ln145_299

]]></Node>
<StgValue><ssdm name="select_ln110_8"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="8">
<![CDATA[
hls_label_14_begin:37  %zext_ln111_6 = zext i8 %select_ln110 to i9

]]></Node>
<StgValue><ssdm name="zext_ln111_6"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_14_begin:38  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="8">
<![CDATA[
hls_label_14_begin:41  %zext_ln122 = zext i8 %select_ln110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:42  %msb_line_buffer_0_V_s = getelementptr [225 x i32]* %msb_line_buffer_0_V, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="msb_line_buffer_0_V_s"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="8">
<![CDATA[
hls_label_14_begin:43  %msb_window_buffer_0_5 = load i32* %msb_line_buffer_0_V_s, align 4

]]></Node>
<StgValue><ssdm name="msb_window_buffer_0_5"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:44  %msb_line_buffer_1_V_s = getelementptr [225 x i32]* %msb_line_buffer_1_V, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="msb_line_buffer_1_V_s"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="8">
<![CDATA[
hls_label_14_begin:45  %msb_window_buffer_1_5 = load i32* %msb_line_buffer_1_V_s, align 4

]]></Node>
<StgValue><ssdm name="msb_window_buffer_1_5"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_14_begin:151  %add_ln144 = add i9 %zext_ln111_6, -2

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
hls_label_14_begin:152  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln144, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_14_begin:153  %xor_ln145 = xor i1 %tmp_2, true

]]></Node>
<StgValue><ssdm name="xor_ln145"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_3 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_3"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145 = and i1 %icmp_ln145_3, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_1 = and i1 %and_ln145, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_1"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_0_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_17 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_17"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_15 = and i1 %icmp_ln145_17, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_15"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_16 = and i1 %and_ln145_15, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_16"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_1_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_26 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_26"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_30 = and i1 %icmp_ln145_26, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_30"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_31 = and i1 %and_ln145_30, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_31"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_2_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_35 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_35"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_45 = and i1 %icmp_ln145_35, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_45"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_46 = and i1 %and_ln145_45, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_46"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_3_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_44 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_44"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_60 = and i1 %icmp_ln145_44, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_60"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_61 = and i1 %and_ln145_60, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_61"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_4_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_53 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_53"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_75 = and i1 %icmp_ln145_53, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_75"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_76 = and i1 %and_ln145_75, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_76"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_5_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_62 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_62"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_90 = and i1 %icmp_ln145_62, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_90"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_91 = and i1 %and_ln145_90, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_91"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_6_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_71 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_71"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_105 = and i1 %icmp_ln145_71, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_105"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_106 = and i1 %and_ln145_105, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_106"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_7_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_80 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_80"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_120 = and i1 %icmp_ln145_80, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_120"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_121 = and i1 %and_ln145_120, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_121"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_8_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_89 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_89"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_135 = and i1 %icmp_ln145_89, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_135"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_136 = and i1 %and_ln145_135, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_136"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_9_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_98 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_98"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_150 = and i1 %icmp_ln145_98, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_150"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_151 = and i1 %and_ln145_150, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_151"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_s = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_10_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_s"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_107 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_107"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_165 = and i1 %icmp_ln145_107, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_165"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_166 = and i1 %and_ln145_165, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_166"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_11_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_116 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_116"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_180 = and i1 %icmp_ln145_116, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_180"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_181 = and i1 %and_ln145_180, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_181"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_12_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_125 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_125"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_195 = and i1 %icmp_ln145_125, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_195"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_196 = and i1 %and_ln145_195, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_196"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_13_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_134 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_134"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_210 = and i1 %icmp_ln145_134, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_210"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_211 = and i1 %and_ln145_210, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_211"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_14_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_143 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_143"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_225 = and i1 %icmp_ln145_143, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_225"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_226 = and i1 %and_ln145_225, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_226"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_15_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_152 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_152"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_240 = and i1 %icmp_ln145_152, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_240"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_241 = and i1 %and_ln145_240, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_241"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_16_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_161 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_161"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_255 = and i1 %icmp_ln145_161, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_255"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_256 = and i1 %and_ln145_255, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_256"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_17_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_170 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_170"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_270 = and i1 %icmp_ln145_170, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_270"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_271 = and i1 %and_ln145_270, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_271"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_18_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_179 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_179"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_285 = and i1 %icmp_ln145_179, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_285"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_286 = and i1 %and_ln145_285, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_286"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_19_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_188 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_188"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_300 = and i1 %icmp_ln145_188, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_300"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_301 = and i1 %and_ln145_300, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_301"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_20_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_197 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_197"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_315 = and i1 %icmp_ln145_197, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_315"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_316 = and i1 %and_ln145_315, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_316"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_21_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_206 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_206"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_330 = and i1 %icmp_ln145_206, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_330"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_331 = and i1 %and_ln145_330, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_331"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_22_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4149" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_215 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_215"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_345 = and i1 %icmp_ln145_215, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_345"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_346 = and i1 %and_ln145_345, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_346"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_23_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4293" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_224 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_224"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_360 = and i1 %icmp_ln145_224, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_360"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_361 = and i1 %and_ln145_360, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_361"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4298" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_24_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4437" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_233 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_233"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_375 = and i1 %icmp_ln145_233, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_375"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_376 = and i1 %and_ln145_375, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_376"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_376" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_25_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4581" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_242 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_242"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_390 = and i1 %icmp_ln145_242, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_390"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_391 = and i1 %and_ln145_390, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_391"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4586" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_26_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4725" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_251 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_251"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_405 = and i1 %icmp_ln145_251, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_405"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_406 = and i1 %and_ln145_405, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_406"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4730" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_27_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4869" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_260 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_260"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_420 = and i1 %icmp_ln145_260, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_420"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_421 = and i1 %and_ln145_420, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_421"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4874" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_28_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5013" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_269 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_269"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_435 = and i1 %icmp_ln145_269, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_435"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_436 = and i1 %and_ln145_435, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_436"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_436" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5018" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_29_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5157" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_278 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_278"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_450 = and i1 %icmp_ln145_278, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_450"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_451 = and i1 %and_ln145_450, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_451"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5162" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_30_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5301" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_287 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_287"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_465 = and i1 %icmp_ln145_287, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_465"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_466 = and i1 %and_ln145_465, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_466"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5306" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_31_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_14_end:36  %col = add i8 %select_ln110, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="509" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %add_ln143_2 = add i9 %add_ln143_1, 1

]]></Node>
<StgValue><ssdm name="add_ln143_2"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:20  %icmp_ln145_2 = icmp sgt i9 %add_ln143_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_2"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:21  %icmp_ln145_4 = icmp slt i9 %add_ln143_2, %zext_ln111_3

]]></Node>
<StgValue><ssdm name="icmp_ln145_4"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32">
<![CDATA[
hls_label_14_begin:0  %msb_window_buffer_0_4 = load i32* %msb_window_buffer_0_1

]]></Node>
<StgValue><ssdm name="msb_window_buffer_0_4"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="4">
<![CDATA[
hls_label_14_begin:13  %zext_ln110_2 = zext i4 %select_ln110_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln110_2"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_14_begin:14  %mul_ln110 = mul i12 %zext_ln110_2, %zext_ln111_1

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="22" op_0_bw="14">
<![CDATA[
hls_label_14_begin:17  %sext_ln110 = sext i14 %select_ln110_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_14_begin:18  %mul_ln110_1 = mul i22 %zext_ln111, %sext_ln110

]]></Node>
<StgValue><ssdm name="mul_ln110_1"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_14_begin:26  %add_ln143_5 = add i9 %add_ln143_4, 1

]]></Node>
<StgValue><ssdm name="add_ln143_5"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_14_begin:27  %icmp_ln145_296 = icmp sgt i9 %add_ln143_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_296"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_14_begin:28  %select_ln110_5 = select i1 %icmp_ln111, i1 %icmp_ln145_2, i1 %icmp_ln145_296

]]></Node>
<StgValue><ssdm name="select_ln110_5"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_14_begin:29  %icmp_ln145_297 = icmp slt i9 %add_ln143_5, %zext_ln111_3

]]></Node>
<StgValue><ssdm name="icmp_ln145_297"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_14_begin:30  %select_ln110_6 = select i1 %icmp_ln111, i1 %icmp_ln145_4, i1 %icmp_ln145_297

]]></Node>
<StgValue><ssdm name="select_ln110_6"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="11" op_0_bw="8">
<![CDATA[
hls_label_14_begin:35  %zext_ln111_4 = zext i8 %select_ln110 to i11

]]></Node>
<StgValue><ssdm name="zext_ln111_4"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="22" op_0_bw="8">
<![CDATA[
hls_label_14_begin:36  %zext_ln111_5 = zext i8 %select_ln110 to i22

]]></Node>
<StgValue><ssdm name="zext_ln111_5"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_14_begin:40  %read_index = add i22 %zext_ln111_5, %mul_ln110_1

]]></Node>
<StgValue><ssdm name="read_index"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="8">
<![CDATA[
hls_label_14_begin:43  %msb_window_buffer_0_5 = load i32* %msb_line_buffer_0_V_s, align 4

]]></Node>
<StgValue><ssdm name="msb_window_buffer_0_5"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="8">
<![CDATA[
hls_label_14_begin:45  %msb_window_buffer_1_5 = load i32* %msb_line_buffer_1_V_s, align 4

]]></Node>
<StgValue><ssdm name="msb_window_buffer_1_5"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_14_begin:46  store i32 %msb_window_buffer_1_5, i32* %msb_line_buffer_0_V_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_14_begin:51  %add_ln126 = add i11 %zext_ln111_4, %trunc_ln126

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="11">
<![CDATA[
hls_label_14_begin:52  %zext_ln126 = zext i11 %add_ln126 to i12

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_14_begin:53  %msb_output_index = add i12 %zext_ln126, %mul_ln110

]]></Node>
<StgValue><ssdm name="msb_output_index"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_14_begin:156  store i32 %msb_window_buffer_0_5, i32* %msb_window_buffer_0_1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_14_begin:157  br i1 %select_ln110_3, label %1, label %.preheader137.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_1, label %2, label %.preheader137.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_0_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700 = zext i7 %shl_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700 = add i8 %zext_ln700, -32

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader137.0.0.1:2  %add_ln144_1 = add i9 %zext_ln111_6, -1

]]></Node>
<StgValue><ssdm name="add_ln144_1"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.preheader137.0.0.1:3  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln144_1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader137.0.0.1:4  %xor_ln145_1 = xor i1 %tmp_3, true

]]></Node>
<StgValue><ssdm name="xor_ln145_1"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_5 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_5"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_2 = and i1 %icmp_ln145_5, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_2"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_3 = and i1 %and_ln145_2, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_3"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_0_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_0_1"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.0.3:3  br i1 %select_ln110_3, label %19, label %.preheader137.1.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_16, label %20, label %.preheader137.1.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_1_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_9 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_9"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_9 = zext i7 %shl_ln700_9 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_9"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_18 = add i8 %zext_ln700_9, -32

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.1.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_18 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_18"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_17 = and i1 %icmp_ln145_18, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_17"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_18 = and i1 %and_ln145_17, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_18"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_1_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_0_1"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.1.3:3  br i1 %select_ln110_3, label %37, label %.preheader137.2.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_31, label %38, label %.preheader137.2.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_2_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_17 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_17"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_18 = zext i7 %shl_ln700_17 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_18"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_36 = add i8 %zext_ln700_18, -32

]]></Node>
<StgValue><ssdm name="add_ln700_36"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.2.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_27 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_27"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_32 = and i1 %icmp_ln145_27, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_32"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_33 = and i1 %and_ln145_32, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_33"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_2_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_0_1"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.2.3:3  br i1 %select_ln110_3, label %55, label %.preheader137.3.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_46, label %56, label %.preheader137.3.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_3_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_26 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_26"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_27 = zext i7 %shl_ln700_26 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_27"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_54 = add i8 %zext_ln700_27, -32

]]></Node>
<StgValue><ssdm name="add_ln700_54"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.3.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_36 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_36"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_47 = and i1 %icmp_ln145_36, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_47"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_48 = and i1 %and_ln145_47, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_48"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_3_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_0_1"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.3.3:3  br i1 %select_ln110_3, label %73, label %.preheader137.4.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_61, label %74, label %.preheader137.4.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_4_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_35 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_35"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_36 = zext i7 %shl_ln700_35 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_36"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_72 = add i8 %zext_ln700_36, -32

]]></Node>
<StgValue><ssdm name="add_ln700_72"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.4.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_45 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_45"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_62 = and i1 %icmp_ln145_45, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_62"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_63 = and i1 %and_ln145_62, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_63"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_4_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_0_1"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.4.3:3  br i1 %select_ln110_3, label %91, label %.preheader137.5.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_76, label %92, label %.preheader137.5.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_5_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_44 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_5, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_44"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_45 = zext i7 %shl_ln700_44 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_45"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_90 = add i8 %zext_ln700_45, -32

]]></Node>
<StgValue><ssdm name="add_ln700_90"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.5.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_54 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_54"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_77 = and i1 %icmp_ln145_54, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_77"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_78 = and i1 %and_ln145_77, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_78"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_5_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_0_1"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.5.3:3  br i1 %select_ln110_3, label %109, label %.preheader137.6.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_91, label %110, label %.preheader137.6.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_6_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_53 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_6, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_53"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_54 = zext i7 %shl_ln700_53 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_54"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_108 = add i8 %zext_ln700_54, -32

]]></Node>
<StgValue><ssdm name="add_ln700_108"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.6.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_63 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_63"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_92 = and i1 %icmp_ln145_63, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_92"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_93 = and i1 %and_ln145_92, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_93"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_6_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_0_1"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.6.3:3  br i1 %select_ln110_3, label %127, label %.preheader137.7.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_106, label %128, label %.preheader137.7.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_7_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_62 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_7, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_62"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_63 = zext i7 %shl_ln700_62 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_63"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_126 = add i8 %zext_ln700_63, -32

]]></Node>
<StgValue><ssdm name="add_ln700_126"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.7.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_72 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_72"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_107 = and i1 %icmp_ln145_72, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_107"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_108 = and i1 %and_ln145_107, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_108"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_7_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_0_1"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.7.3:3  br i1 %select_ln110_3, label %145, label %.preheader137.8.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_121, label %146, label %.preheader137.8.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_8_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_71 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_8, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_71"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_72 = zext i7 %shl_ln700_71 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_72"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_144 = add i8 %zext_ln700_72, -32

]]></Node>
<StgValue><ssdm name="add_ln700_144"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.8.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_81 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_81"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_122 = and i1 %icmp_ln145_81, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_122"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_123 = and i1 %and_ln145_122, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_123"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_8_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_0_1"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.8.3:3  br i1 %select_ln110_3, label %163, label %.preheader137.9.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_136, label %164, label %.preheader137.9.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_9_0_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_80 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_9, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_80"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_81 = zext i7 %shl_ln700_80 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_81"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_162 = add i8 %zext_ln700_81, -32

]]></Node>
<StgValue><ssdm name="add_ln700_162"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.9.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_90 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_90"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_137 = and i1 %icmp_ln145_90, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_137"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_138 = and i1 %and_ln145_137, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_138"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_9_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_0_1"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.9.3:3  br i1 %select_ln110_3, label %181, label %.preheader137.10.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_151, label %182, label %.preheader137.10.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_s = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_10_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_s"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_89 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_s, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_89"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_90 = zext i7 %shl_ln700_89 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_90"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_180 = add i8 %zext_ln700_90, -32

]]></Node>
<StgValue><ssdm name="add_ln700_180"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.10.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_99 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_99"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_152 = and i1 %icmp_ln145_99, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_152"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_153 = and i1 %and_ln145_152, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_153"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_10_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_0_1"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.10.3:3  br i1 %select_ln110_3, label %199, label %.preheader137.11.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_166, label %200, label %.preheader137.11.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_11_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_98 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_98"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_99 = zext i7 %shl_ln700_98 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_99"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_198 = add i8 %zext_ln700_99, -32

]]></Node>
<StgValue><ssdm name="add_ln700_198"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.11.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_108 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_108"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_167 = and i1 %icmp_ln145_108, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_167"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_168 = and i1 %and_ln145_167, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_168"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_11_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_0_1"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.11.3:3  br i1 %select_ln110_3, label %217, label %.preheader137.12.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_181, label %218, label %.preheader137.12.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_12_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_107 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_11, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_107"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_108 = zext i7 %shl_ln700_107 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_108"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_216 = add i8 %zext_ln700_108, -32

]]></Node>
<StgValue><ssdm name="add_ln700_216"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.12.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_117 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_117"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_182 = and i1 %icmp_ln145_117, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_182"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_183 = and i1 %and_ln145_182, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_183"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_12_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_0_1"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.12.3:3  br i1 %select_ln110_3, label %235, label %.preheader137.13.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_196, label %236, label %.preheader137.13.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_13_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_116 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_12, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_116"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_117 = zext i7 %shl_ln700_116 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_117"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_234 = add i8 %zext_ln700_117, -32

]]></Node>
<StgValue><ssdm name="add_ln700_234"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.13.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_126 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_126"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_197 = and i1 %icmp_ln145_126, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_197"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_198 = and i1 %and_ln145_197, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_198"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_13_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_0_1"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.13.3:3  br i1 %select_ln110_3, label %253, label %.preheader137.14.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_211, label %254, label %.preheader137.14.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_14_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_125 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_13, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_125"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_126 = zext i7 %shl_ln700_125 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_126"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_252 = add i8 %zext_ln700_126, -32

]]></Node>
<StgValue><ssdm name="add_ln700_252"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.14.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_135 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_135"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_212 = and i1 %icmp_ln145_135, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_212"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_213 = and i1 %and_ln145_212, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_213"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_14_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_0_1"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.14.3:3  br i1 %select_ln110_3, label %271, label %.preheader137.15.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_226, label %272, label %.preheader137.15.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_15_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_134 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_14, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_134"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_135 = zext i7 %shl_ln700_134 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_135"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_270 = add i8 %zext_ln700_135, -32

]]></Node>
<StgValue><ssdm name="add_ln700_270"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.15.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_144 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_144"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_227 = and i1 %icmp_ln145_144, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_227"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_228 = and i1 %and_ln145_227, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_228"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_15_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_0_1"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.15.3:3  br i1 %select_ln110_3, label %289, label %.preheader137.16.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_241, label %290, label %.preheader137.16.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_16_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_143 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_15, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_143"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_144 = zext i7 %shl_ln700_143 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_144"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_288 = add i8 %zext_ln700_144, -32

]]></Node>
<StgValue><ssdm name="add_ln700_288"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.16.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_153 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_153"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_242 = and i1 %icmp_ln145_153, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_242"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_243 = and i1 %and_ln145_242, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_243"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_16_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_0_1"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.16.3:3  br i1 %select_ln110_3, label %307, label %.preheader137.17.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_256, label %308, label %.preheader137.17.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_17_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_152 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_16, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_152"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_153 = zext i7 %shl_ln700_152 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_153"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_306 = add i8 %zext_ln700_153, -32

]]></Node>
<StgValue><ssdm name="add_ln700_306"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.17.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_162 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_162"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_257 = and i1 %icmp_ln145_162, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_257"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_258 = and i1 %and_ln145_257, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_258"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_17_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_0_1"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.17.3:3  br i1 %select_ln110_3, label %325, label %.preheader137.18.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_271, label %326, label %.preheader137.18.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_18_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_161 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_17, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_161"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_162 = zext i7 %shl_ln700_161 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_162"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_324 = add i8 %zext_ln700_162, -32

]]></Node>
<StgValue><ssdm name="add_ln700_324"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.18.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_171 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_171"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_272 = and i1 %icmp_ln145_171, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_272"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_273 = and i1 %and_ln145_272, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_273"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_18_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_0_1"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.18.3:3  br i1 %select_ln110_3, label %343, label %.preheader137.19.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_286, label %344, label %.preheader137.19.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_19_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_170 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_18, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_170"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_171 = zext i7 %shl_ln700_170 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_171"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_342 = add i8 %zext_ln700_171, -32

]]></Node>
<StgValue><ssdm name="add_ln700_342"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.19.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_180 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_180"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_287 = and i1 %icmp_ln145_180, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_287"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_288 = and i1 %and_ln145_287, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_288"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_19_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_0_1"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.19.3:3  br i1 %select_ln110_3, label %361, label %.preheader137.20.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_301, label %362, label %.preheader137.20.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_20_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_179 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_19, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_179"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_180 = zext i7 %shl_ln700_179 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_180"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_360 = add i8 %zext_ln700_180, -32

]]></Node>
<StgValue><ssdm name="add_ln700_360"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.20.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_189 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_189"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_302 = and i1 %icmp_ln145_189, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_302"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_303 = and i1 %and_ln145_302, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_303"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_20_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_0_1"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.20.3:3  br i1 %select_ln110_3, label %379, label %.preheader137.21.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_316, label %380, label %.preheader137.21.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_21_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_188 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_20, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_188"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_189 = zext i7 %shl_ln700_188 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_189"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_378 = add i8 %zext_ln700_189, -32

]]></Node>
<StgValue><ssdm name="add_ln700_378"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.21.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_198 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_198"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_317 = and i1 %icmp_ln145_198, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_317"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_318 = and i1 %and_ln145_317, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_318"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_21_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_0_1"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.21.3:3  br i1 %select_ln110_3, label %397, label %.preheader137.22.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_331, label %398, label %.preheader137.22.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_22_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_197 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_21, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_197"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4012" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_198 = zext i7 %shl_ln700_197 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_198"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_396 = add i8 %zext_ln700_198, -32

]]></Node>
<StgValue><ssdm name="add_ln700_396"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.22.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4020" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_207 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_207"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_332 = and i1 %icmp_ln145_207, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_332"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_333 = and i1 %and_ln145_332, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_333"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_22_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_0_1"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.22.3:3  br i1 %select_ln110_3, label %415, label %.preheader137.23.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_346, label %416, label %.preheader137.23.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_23_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4155" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_206 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_22, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_206"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_207 = zext i7 %shl_ln700_206 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_207"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_414 = add i8 %zext_ln700_207, -32

]]></Node>
<StgValue><ssdm name="add_ln700_414"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4158" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.23.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_216 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_216"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_347 = and i1 %icmp_ln145_216, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_347"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_348 = and i1 %and_ln145_347, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_348"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_23_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_0_1"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.23.3:3  br i1 %select_ln110_3, label %433, label %.preheader137.24.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_361, label %434, label %.preheader137.24.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4298" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_24_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_215 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_23, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_215"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4300" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_216 = zext i7 %shl_ln700_215 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_216"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_432 = add i8 %zext_ln700_216, -32

]]></Node>
<StgValue><ssdm name="add_ln700_432"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4302" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.24.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4308" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_225 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_225"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_362 = and i1 %icmp_ln145_225, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_362"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_363 = and i1 %and_ln145_362, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_363"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4313" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_24_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_0_1"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.24.3:3  br i1 %select_ln110_3, label %451, label %.preheader137.25.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_376, label %452, label %.preheader137.25.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_376" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_25_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_376" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4443" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_224 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_24, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_224"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_376" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4444" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_225 = zext i7 %shl_ln700_224 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_225"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_376" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_450 = add i8 %zext_ln700_225, -32

]]></Node>
<StgValue><ssdm name="add_ln700_450"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_376" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4446" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.25.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4452" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_234 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_234"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_377 = and i1 %icmp_ln145_234, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_377"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_378 = and i1 %and_ln145_377, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_378"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4457" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_25_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_0_1"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4579" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.25.3:3  br i1 %select_ln110_3, label %469, label %.preheader137.26.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_391, label %470, label %.preheader137.26.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4586" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_26_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4587" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_233 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_25, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_233"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4588" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_234 = zext i7 %shl_ln700_233 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_234"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_468 = add i8 %zext_ln700_234, -32

]]></Node>
<StgValue><ssdm name="add_ln700_468"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4590" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.26.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4596" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_243 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_243"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_392 = and i1 %icmp_ln145_243, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_392"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_393 = and i1 %and_ln145_392, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_393"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4601" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_26_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_0_1"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.26.3:3  br i1 %select_ln110_3, label %487, label %.preheader137.27.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_406, label %488, label %.preheader137.27.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4730" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_27_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4731" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_242 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_26, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_242"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4732" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_243 = zext i7 %shl_ln700_242 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_243"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_486 = add i8 %zext_ln700_243, -32

]]></Node>
<StgValue><ssdm name="add_ln700_486"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4734" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.27.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4740" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_252 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_252"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_407 = and i1 %icmp_ln145_252, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_407"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_408 = and i1 %and_ln145_407, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_408"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4745" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_27_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_0_1"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.27.3:3  br i1 %select_ln110_3, label %505, label %.preheader137.28.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4872" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_421, label %506, label %.preheader137.28.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4874" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_28_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4875" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_251 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_27, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_251"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4876" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_252 = zext i7 %shl_ln700_251 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_252"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_504 = add i8 %zext_ln700_252, -32

]]></Node>
<StgValue><ssdm name="add_ln700_504"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4878" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.28.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4884" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_261 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_261"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_422 = and i1 %icmp_ln145_261, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_422"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_423 = and i1 %and_ln145_422, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_423"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4889" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_28_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_0_1"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5011" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.28.3:3  br i1 %select_ln110_3, label %523, label %.preheader137.29.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5016" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_436, label %524, label %.preheader137.29.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_436" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5018" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_29_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_436" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5019" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_260 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_260"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_436" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5020" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_261 = zext i7 %shl_ln700_260 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_261"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_436" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5021" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_522 = add i8 %zext_ln700_261, -32

]]></Node>
<StgValue><ssdm name="add_ln700_522"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_436" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5022" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.29.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5028" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_270 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_270"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_437 = and i1 %icmp_ln145_270, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_437"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_438 = and i1 %and_ln145_437, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_438"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5033" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_29_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_0_1"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.29.3:3  br i1 %select_ln110_3, label %541, label %.preheader137.30.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_451, label %542, label %.preheader137.30.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5162" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_30_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5163" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_269 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_29, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_269"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5164" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_270 = zext i7 %shl_ln700_269 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_270"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_540 = add i8 %zext_ln700_270, -32

]]></Node>
<StgValue><ssdm name="add_ln700_540"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5166" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.30.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5172" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_279 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_279"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_452 = and i1 %icmp_ln145_279, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_452"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_453 = and i1 %and_ln145_452, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_453"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5177" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_30_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_0_1"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.30.3:3  br i1 %select_ln110_3, label %559, label %.preheader137.31.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_466, label %560, label %.preheader137.31.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5306" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_2, i32 %weights_31_0_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5307" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_278 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_30, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_278"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5308" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_279 = zext i7 %shl_ln700_278 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_279"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_558 = add i8 %zext_ln700_279, -32

]]></Node>
<StgValue><ssdm name="add_ln700_558"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5310" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader137.31.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5316" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_288 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_288"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_467 = and i1 %icmp_ln145_288, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_467"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_468 = and i1 %and_ln145_467, %select_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln145_468"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5321" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_31_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_0_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="887" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32">
<![CDATA[
:5  %msb_window_buffer_1_2 = load i32* %msb_window_buffer_1

]]></Node>
<StgValue><ssdm name="msb_window_buffer_1_2"/></StgValue>
</operation>

<operation id="888" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32">
<![CDATA[
:6  %msb_window_buffer_1_3 = load i32* %msb_window_buffer_1_1

]]></Node>
<StgValue><ssdm name="msb_window_buffer_1_3"/></StgValue>
</operation>

<operation id="889" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32">
<![CDATA[
:7  %msb_window_buffer_2_2 = load i32* %msb_window_buffer_2

]]></Node>
<StgValue><ssdm name="msb_window_buffer_2_2"/></StgValue>
</operation>

<operation id="890" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32">
<![CDATA[
:8  %msb_window_buffer_2_3 = load i32* %msb_window_buffer_2_1

]]></Node>
<StgValue><ssdm name="msb_window_buffer_2_3"/></StgValue>
</operation>

<operation id="891" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  store i32 %msb_window_buffer_2_3, i32* %msb_window_buffer_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="892" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  store i32 %msb_window_buffer_1_3, i32* %msb_window_buffer_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="893" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="22">
<![CDATA[
hls_label_14_begin:47  %sext_ln124 = sext i22 %read_index to i64

]]></Node>
<StgValue><ssdm name="sext_ln124"/></StgValue>
</operation>

<operation id="894" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:48  %msb_inputs_V_addr = getelementptr [51200 x i32]* %msb_inputs_V, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="msb_inputs_V_addr"/></StgValue>
</operation>

<operation id="895" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="16">
<![CDATA[
hls_label_14_begin:49  %msb_window_buffer_2_5 = load i32* %msb_inputs_V_addr, align 4

]]></Node>
<StgValue><ssdm name="msb_window_buffer_2_5"/></StgValue>
</operation>

<operation id="896" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="12">
<![CDATA[
hls_label_14_begin:54  %zext_ln130 = zext i12 %msb_output_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="897" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:55  %msb_outputs_0_V_add = getelementptr [2034 x i16]* %msb_outputs_0_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_0_V_add"/></StgValue>
</operation>

<operation id="898" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:56  %msb_partial_out_feat_32 = load i16* %msb_outputs_0_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_32"/></StgValue>
</operation>

<operation id="899" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:57  %msb_outputs_1_V_add = getelementptr [2034 x i16]* %msb_outputs_1_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_1_V_add"/></StgValue>
</operation>

<operation id="900" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:58  %msb_outputs_1_V_loa = load i16* %msb_outputs_1_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_1_V_loa"/></StgValue>
</operation>

<operation id="901" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:61  %msb_outputs_2_V_add = getelementptr [2034 x i16]* %msb_outputs_2_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_2_V_add"/></StgValue>
</operation>

<operation id="902" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:62  %msb_partial_out_feat_34 = load i16* %msb_outputs_2_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_34"/></StgValue>
</operation>

<operation id="903" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:63  %msb_outputs_3_V_add = getelementptr [2034 x i16]* %msb_outputs_3_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_3_V_add"/></StgValue>
</operation>

<operation id="904" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:64  %msb_outputs_3_V_loa = load i16* %msb_outputs_3_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_3_V_loa"/></StgValue>
</operation>

<operation id="905" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:67  %msb_outputs_4_V_add = getelementptr [2034 x i16]* %msb_outputs_4_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_4_V_add"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:68  %msb_partial_out_feat_36 = load i16* %msb_outputs_4_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_36"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:69  %msb_outputs_5_V_add = getelementptr [2034 x i16]* %msb_outputs_5_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_5_V_add"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:70  %msb_outputs_5_V_loa = load i16* %msb_outputs_5_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_5_V_loa"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:73  %msb_outputs_6_V_add = getelementptr [2034 x i16]* %msb_outputs_6_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_6_V_add"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:74  %msb_partial_out_feat_38 = load i16* %msb_outputs_6_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_38"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:75  %msb_outputs_7_V_add = getelementptr [2034 x i16]* %msb_outputs_7_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_7_V_add"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:76  %msb_outputs_7_V_loa = load i16* %msb_outputs_7_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_7_V_loa"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:79  %msb_outputs_8_V_add = getelementptr [2034 x i16]* %msb_outputs_8_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_8_V_add"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:80  %msb_partial_out_feat_40 = load i16* %msb_outputs_8_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_40"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:81  %msb_outputs_9_V_add = getelementptr [2034 x i16]* %msb_outputs_9_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_9_V_add"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:82  %msb_outputs_9_V_loa = load i16* %msb_outputs_9_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_9_V_loa"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:85  %msb_outputs_10_V_ad = getelementptr [2034 x i16]* %msb_outputs_10_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_10_V_ad"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:86  %msb_partial_out_feat_42 = load i16* %msb_outputs_10_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_42"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:87  %msb_outputs_11_V_ad = getelementptr [2034 x i16]* %msb_outputs_11_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_11_V_ad"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:88  %msb_outputs_11_V_lo = load i16* %msb_outputs_11_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_11_V_lo"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:91  %msb_outputs_12_V_ad = getelementptr [2034 x i16]* %msb_outputs_12_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_12_V_ad"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:92  %msb_partial_out_feat_44 = load i16* %msb_outputs_12_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_44"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:93  %msb_outputs_13_V_ad = getelementptr [2034 x i16]* %msb_outputs_13_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_13_V_ad"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:94  %msb_outputs_13_V_lo = load i16* %msb_outputs_13_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_13_V_lo"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:97  %msb_outputs_14_V_ad = getelementptr [2034 x i16]* %msb_outputs_14_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_14_V_ad"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:98  %msb_partial_out_feat_46 = load i16* %msb_outputs_14_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_46"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:99  %msb_outputs_15_V_ad = getelementptr [2034 x i16]* %msb_outputs_15_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_15_V_ad"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:100  %msb_outputs_15_V_lo = load i16* %msb_outputs_15_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_15_V_lo"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:103  %msb_outputs_16_V_ad = getelementptr [2034 x i16]* %msb_outputs_16_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_16_V_ad"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:104  %msb_partial_out_feat_48 = load i16* %msb_outputs_16_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_48"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:105  %msb_outputs_17_V_ad = getelementptr [2034 x i16]* %msb_outputs_17_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_17_V_ad"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:106  %msb_outputs_17_V_lo = load i16* %msb_outputs_17_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_17_V_lo"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:109  %msb_outputs_18_V_ad = getelementptr [2034 x i16]* %msb_outputs_18_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_18_V_ad"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:110  %msb_partial_out_feat_50 = load i16* %msb_outputs_18_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_50"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:111  %msb_outputs_19_V_ad = getelementptr [2034 x i16]* %msb_outputs_19_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_19_V_ad"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:112  %msb_outputs_19_V_lo = load i16* %msb_outputs_19_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_19_V_lo"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:115  %msb_outputs_20_V_ad = getelementptr [2034 x i16]* %msb_outputs_20_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_20_V_ad"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:116  %msb_partial_out_feat_52 = load i16* %msb_outputs_20_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_52"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:117  %msb_outputs_21_V_ad = getelementptr [2034 x i16]* %msb_outputs_21_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_21_V_ad"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:118  %msb_outputs_21_V_lo = load i16* %msb_outputs_21_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_21_V_lo"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:121  %msb_outputs_22_V_ad = getelementptr [2034 x i16]* %msb_outputs_22_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_22_V_ad"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:122  %msb_partial_out_feat_54 = load i16* %msb_outputs_22_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_54"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:123  %msb_outputs_23_V_ad = getelementptr [2034 x i16]* %msb_outputs_23_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_23_V_ad"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:124  %msb_outputs_23_V_lo = load i16* %msb_outputs_23_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_23_V_lo"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:127  %msb_outputs_24_V_ad = getelementptr [2034 x i16]* %msb_outputs_24_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_24_V_ad"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:128  %msb_partial_out_feat_56 = load i16* %msb_outputs_24_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_56"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:129  %msb_outputs_25_V_ad = getelementptr [2034 x i16]* %msb_outputs_25_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_25_V_ad"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:130  %msb_outputs_25_V_lo = load i16* %msb_outputs_25_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_25_V_lo"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:133  %msb_outputs_26_V_ad = getelementptr [2034 x i16]* %msb_outputs_26_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_26_V_ad"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:134  %msb_partial_out_feat_58 = load i16* %msb_outputs_26_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_58"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:135  %msb_outputs_27_V_ad = getelementptr [2034 x i16]* %msb_outputs_27_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_27_V_ad"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:136  %msb_outputs_27_V_lo = load i16* %msb_outputs_27_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_27_V_lo"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:139  %msb_outputs_28_V_ad = getelementptr [2034 x i16]* %msb_outputs_28_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_28_V_ad"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:140  %msb_partial_out_feat_60 = load i16* %msb_outputs_28_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_60"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:141  %msb_outputs_29_V_ad = getelementptr [2034 x i16]* %msb_outputs_29_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_29_V_ad"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:142  %msb_outputs_29_V_lo = load i16* %msb_outputs_29_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_29_V_lo"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:145  %msb_outputs_30_V_ad = getelementptr [2034 x i16]* %msb_outputs_30_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_30_V_ad"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:146  %msb_partial_out_feat_62 = load i16* %msb_outputs_30_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_62"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_14_begin:147  %msb_outputs_31_V_ad = getelementptr [2034 x i16]* %msb_outputs_31_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="msb_outputs_31_V_ad"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:148  %msb_outputs_31_V_lo = load i16* %msb_outputs_31_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_31_V_lo"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.0.0.1:0  %p_062_2_0_0_0 = phi i8 [ %add_ln700, %2 ], [ 0, %hls_label_14_begin ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="p_062_2_0_0_0"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.0.0.1:1  %sext_ln144 = sext i8 %p_062_2_0_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln144"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.0.0.1:5  br i1 %select_ln110_3, label %3, label %.preheader137.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_3, label %4, label %.preheader137.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_0_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_0_1"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_0_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_1"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_1 = zext i7 %shl_ln700_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_1 = add i8 %zext_ln700_1, -32

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700 = sext i8 %add_ln700_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_2 = add i9 %sext_ln144, %sext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_6 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_6"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_4 = and i1 %select_ln110_4, %icmp_ln145_6

]]></Node>
<StgValue><ssdm name="and_ln145_4"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_0_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_0_2"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_10 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_10"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_5 = and i1 %icmp_ln145_10, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_5"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_6 = and i1 %and_ln145_5, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_6"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_0_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_1"/></StgValue>
</operation>

<operation id="979" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.1.0.1:0  %p_062_2_1_0_0 = phi i8 [ %add_ln700_18, %20 ], [ 0, %.preheader138.0.3 ], [ 0, %19 ]

]]></Node>
<StgValue><ssdm name="p_062_2_1_0_0"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.1.0.1:1  %sext_ln145_2 = sext i8 %p_062_2_1_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_2"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.1.0.1:2  br i1 %select_ln110_3, label %21, label %.preheader137.1.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_18, label %22, label %.preheader137.1.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="983" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_1_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_0_1"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_s = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_1_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_s"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_10 = zext i7 %shl_ln700_s to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_10"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_19 = add i8 %zext_ln700_10, -32

]]></Node>
<StgValue><ssdm name="add_ln700_19"/></StgValue>
</operation>

<operation id="987" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_9 = sext i8 %add_ln700_19 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_9"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_20 = add i9 %sext_ln145_2, %sext_ln700_9

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.1.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_19 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_19"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_19 = and i1 %select_ln110_4, %icmp_ln145_19

]]></Node>
<StgValue><ssdm name="and_ln145_19"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_1_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_0_2"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_20 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_20"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_20 = and i1 %icmp_ln145_20, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_20"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_21 = and i1 %and_ln145_20, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_21"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_1_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_1"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.2.0.1:0  %p_062_2_2_0_0 = phi i8 [ %add_ln700_36, %38 ], [ 0, %.preheader138.1.3 ], [ 0, %37 ]

]]></Node>
<StgValue><ssdm name="p_062_2_2_0_0"/></StgValue>
</operation>

<operation id="998" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.2.0.1:1  %sext_ln145_5 = sext i8 %p_062_2_2_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_5"/></StgValue>
</operation>

<operation id="999" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.2.0.1:2  br i1 %select_ln110_3, label %39, label %.preheader137.2.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1000" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_33, label %40, label %.preheader137.2.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1001" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_2_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_0_1"/></StgValue>
</operation>

<operation id="1002" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_18 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_2_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_18"/></StgValue>
</operation>

<operation id="1003" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_19 = zext i7 %shl_ln700_18 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_19"/></StgValue>
</operation>

<operation id="1004" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_37 = add i8 %zext_ln700_19, -32

]]></Node>
<StgValue><ssdm name="add_ln700_37"/></StgValue>
</operation>

<operation id="1005" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_18 = sext i8 %add_ln700_37 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_18"/></StgValue>
</operation>

<operation id="1006" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_38 = add i9 %sext_ln145_5, %sext_ln700_18

]]></Node>
<StgValue><ssdm name="add_ln700_38"/></StgValue>
</operation>

<operation id="1007" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.2.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1008" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_28 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_28"/></StgValue>
</operation>

<operation id="1009" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_34 = and i1 %select_ln110_4, %icmp_ln145_28

]]></Node>
<StgValue><ssdm name="and_ln145_34"/></StgValue>
</operation>

<operation id="1010" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_2_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_0_2"/></StgValue>
</operation>

<operation id="1011" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_29 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_29"/></StgValue>
</operation>

<operation id="1012" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_35 = and i1 %icmp_ln145_29, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_35"/></StgValue>
</operation>

<operation id="1013" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_36 = and i1 %and_ln145_35, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_36"/></StgValue>
</operation>

<operation id="1014" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_2_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_1"/></StgValue>
</operation>

<operation id="1015" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.3.0.1:0  %p_062_2_3_0_0 = phi i8 [ %add_ln700_54, %56 ], [ 0, %.preheader138.2.3 ], [ 0, %55 ]

]]></Node>
<StgValue><ssdm name="p_062_2_3_0_0"/></StgValue>
</operation>

<operation id="1016" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.3.0.1:1  %sext_ln145_8 = sext i8 %p_062_2_3_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_8"/></StgValue>
</operation>

<operation id="1017" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.3.0.1:2  br i1 %select_ln110_3, label %57, label %.preheader137.3.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1018" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_48, label %58, label %.preheader137.3.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1019" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_3_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_0_1"/></StgValue>
</operation>

<operation id="1020" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_27 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_3_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_27"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_28 = zext i7 %shl_ln700_27 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_28"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_55 = add i8 %zext_ln700_28, -32

]]></Node>
<StgValue><ssdm name="add_ln700_55"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_27 = sext i8 %add_ln700_55 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_27"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_56 = add i9 %sext_ln145_8, %sext_ln700_27

]]></Node>
<StgValue><ssdm name="add_ln700_56"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.3.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_37 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_37"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_49 = and i1 %select_ln110_4, %icmp_ln145_37

]]></Node>
<StgValue><ssdm name="and_ln145_49"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_3_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_0_2"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_38 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_38"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_50 = and i1 %icmp_ln145_38, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_50"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_51 = and i1 %and_ln145_50, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_51"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_3_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_1"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.4.0.1:0  %p_062_2_4_0_0 = phi i8 [ %add_ln700_72, %74 ], [ 0, %.preheader138.3.3 ], [ 0, %73 ]

]]></Node>
<StgValue><ssdm name="p_062_2_4_0_0"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.4.0.1:1  %sext_ln145_11 = sext i8 %p_062_2_4_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_11"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.4.0.1:2  br i1 %select_ln110_3, label %75, label %.preheader137.4.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_63, label %76, label %.preheader137.4.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_4_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_0_1"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_36 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_4_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_36"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_37 = zext i7 %shl_ln700_36 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_37"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_73 = add i8 %zext_ln700_37, -32

]]></Node>
<StgValue><ssdm name="add_ln700_73"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_36 = sext i8 %add_ln700_73 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_36"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_74 = add i9 %sext_ln145_11, %sext_ln700_36

]]></Node>
<StgValue><ssdm name="add_ln700_74"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.4.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_46 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_46"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_64 = and i1 %select_ln110_4, %icmp_ln145_46

]]></Node>
<StgValue><ssdm name="and_ln145_64"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_4_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_0_2"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_47 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_47"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_65 = and i1 %icmp_ln145_47, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_65"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_66 = and i1 %and_ln145_65, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_66"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_4_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_1"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.5.0.1:0  %p_062_2_5_0_0 = phi i8 [ %add_ln700_90, %92 ], [ 0, %.preheader138.4.3 ], [ 0, %91 ]

]]></Node>
<StgValue><ssdm name="p_062_2_5_0_0"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.5.0.1:1  %sext_ln145_14 = sext i8 %p_062_2_5_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_14"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.5.0.1:2  br i1 %select_ln110_3, label %93, label %.preheader137.5.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_78, label %94, label %.preheader137.5.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_5_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_0_1"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_45 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_5_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_45"/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_46 = zext i7 %shl_ln700_45 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_46"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_91 = add i8 %zext_ln700_46, -32

]]></Node>
<StgValue><ssdm name="add_ln700_91"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_45 = sext i8 %add_ln700_91 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_45"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_92 = add i9 %sext_ln145_14, %sext_ln700_45

]]></Node>
<StgValue><ssdm name="add_ln700_92"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.5.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_55 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_55"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_79 = and i1 %select_ln110_4, %icmp_ln145_55

]]></Node>
<StgValue><ssdm name="and_ln145_79"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_5_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_0_2"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_56 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_56"/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_80 = and i1 %icmp_ln145_56, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_80"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_81 = and i1 %and_ln145_80, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_81"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_5_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_1"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.6.0.1:0  %p_062_2_6_0_0 = phi i8 [ %add_ln700_108, %110 ], [ 0, %.preheader138.5.3 ], [ 0, %109 ]

]]></Node>
<StgValue><ssdm name="p_062_2_6_0_0"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.6.0.1:1  %sext_ln145_17 = sext i8 %p_062_2_6_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_17"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.6.0.1:2  br i1 %select_ln110_3, label %111, label %.preheader137.6.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_93, label %112, label %.preheader137.6.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_6_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_0_1"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_54 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_6_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_54"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_55 = zext i7 %shl_ln700_54 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_55"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_109 = add i8 %zext_ln700_55, -32

]]></Node>
<StgValue><ssdm name="add_ln700_109"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_54 = sext i8 %add_ln700_109 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_54"/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_110 = add i9 %sext_ln145_17, %sext_ln700_54

]]></Node>
<StgValue><ssdm name="add_ln700_110"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.6.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_64 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_64"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_94 = and i1 %select_ln110_4, %icmp_ln145_64

]]></Node>
<StgValue><ssdm name="and_ln145_94"/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_6_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_0_2"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_65 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_65"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_95 = and i1 %icmp_ln145_65, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_95"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_96 = and i1 %and_ln145_95, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_96"/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_6_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_1"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.7.0.1:0  %p_062_2_7_0_0 = phi i8 [ %add_ln700_126, %128 ], [ 0, %.preheader138.6.3 ], [ 0, %127 ]

]]></Node>
<StgValue><ssdm name="p_062_2_7_0_0"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.7.0.1:1  %sext_ln145_20 = sext i8 %p_062_2_7_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_20"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.7.0.1:2  br i1 %select_ln110_3, label %129, label %.preheader137.7.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_108, label %130, label %.preheader137.7.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_7_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_0_1"/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_63 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_7_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_63"/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_64 = zext i7 %shl_ln700_63 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_64"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_127 = add i8 %zext_ln700_64, -32

]]></Node>
<StgValue><ssdm name="add_ln700_127"/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_63 = sext i8 %add_ln700_127 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_63"/></StgValue>
</operation>

<operation id="1096" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_128 = add i9 %sext_ln145_20, %sext_ln700_63

]]></Node>
<StgValue><ssdm name="add_ln700_128"/></StgValue>
</operation>

<operation id="1097" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.7.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1098" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_73 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_73"/></StgValue>
</operation>

<operation id="1099" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_109 = and i1 %select_ln110_4, %icmp_ln145_73

]]></Node>
<StgValue><ssdm name="and_ln145_109"/></StgValue>
</operation>

<operation id="1100" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_7_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_0_2"/></StgValue>
</operation>

<operation id="1101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_74 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_74"/></StgValue>
</operation>

<operation id="1102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_110 = and i1 %icmp_ln145_74, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_110"/></StgValue>
</operation>

<operation id="1103" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_111 = and i1 %and_ln145_110, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_111"/></StgValue>
</operation>

<operation id="1104" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_7_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_1"/></StgValue>
</operation>

<operation id="1105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.8.0.1:0  %p_062_2_8_0_0 = phi i8 [ %add_ln700_144, %146 ], [ 0, %.preheader138.7.3 ], [ 0, %145 ]

]]></Node>
<StgValue><ssdm name="p_062_2_8_0_0"/></StgValue>
</operation>

<operation id="1106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.8.0.1:1  %sext_ln145_23 = sext i8 %p_062_2_8_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_23"/></StgValue>
</operation>

<operation id="1107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.8.0.1:2  br i1 %select_ln110_3, label %147, label %.preheader137.8.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_123, label %148, label %.preheader137.8.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1109" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_8_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_0_1"/></StgValue>
</operation>

<operation id="1110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_72 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_8_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_72"/></StgValue>
</operation>

<operation id="1111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_73 = zext i7 %shl_ln700_72 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_73"/></StgValue>
</operation>

<operation id="1112" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_145 = add i8 %zext_ln700_73, -32

]]></Node>
<StgValue><ssdm name="add_ln700_145"/></StgValue>
</operation>

<operation id="1113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_72 = sext i8 %add_ln700_145 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_72"/></StgValue>
</operation>

<operation id="1114" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_146 = add i9 %sext_ln145_23, %sext_ln700_72

]]></Node>
<StgValue><ssdm name="add_ln700_146"/></StgValue>
</operation>

<operation id="1115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.8.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1116" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_82 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_82"/></StgValue>
</operation>

<operation id="1117" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_124 = and i1 %select_ln110_4, %icmp_ln145_82

]]></Node>
<StgValue><ssdm name="and_ln145_124"/></StgValue>
</operation>

<operation id="1118" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_8_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_0_2"/></StgValue>
</operation>

<operation id="1119" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_83 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_83"/></StgValue>
</operation>

<operation id="1120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_125 = and i1 %icmp_ln145_83, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_125"/></StgValue>
</operation>

<operation id="1121" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_126 = and i1 %and_ln145_125, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_126"/></StgValue>
</operation>

<operation id="1122" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_8_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_1"/></StgValue>
</operation>

<operation id="1123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.9.0.1:0  %p_062_2_9_0_0 = phi i8 [ %add_ln700_162, %164 ], [ 0, %.preheader138.8.3 ], [ 0, %163 ]

]]></Node>
<StgValue><ssdm name="p_062_2_9_0_0"/></StgValue>
</operation>

<operation id="1124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.9.0.1:1  %sext_ln145_26 = sext i8 %p_062_2_9_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_26"/></StgValue>
</operation>

<operation id="1125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.9.0.1:2  br i1 %select_ln110_3, label %165, label %.preheader137.9.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_138, label %166, label %.preheader137.9.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1127" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_9_0_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_0_1"/></StgValue>
</operation>

<operation id="1128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_81 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_9_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_81"/></StgValue>
</operation>

<operation id="1129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_82 = zext i7 %shl_ln700_81 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_82"/></StgValue>
</operation>

<operation id="1130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_163 = add i8 %zext_ln700_82, -32

]]></Node>
<StgValue><ssdm name="add_ln700_163"/></StgValue>
</operation>

<operation id="1131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_81 = sext i8 %add_ln700_163 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_81"/></StgValue>
</operation>

<operation id="1132" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_164 = add i9 %sext_ln145_26, %sext_ln700_81

]]></Node>
<StgValue><ssdm name="add_ln700_164"/></StgValue>
</operation>

<operation id="1133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.9.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1134" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_91 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_91"/></StgValue>
</operation>

<operation id="1135" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_139 = and i1 %select_ln110_4, %icmp_ln145_91

]]></Node>
<StgValue><ssdm name="and_ln145_139"/></StgValue>
</operation>

<operation id="1136" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_9_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_0_2"/></StgValue>
</operation>

<operation id="1137" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_92 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_92"/></StgValue>
</operation>

<operation id="1138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_140 = and i1 %icmp_ln145_92, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_140"/></StgValue>
</operation>

<operation id="1139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_141 = and i1 %and_ln145_140, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_141"/></StgValue>
</operation>

<operation id="1140" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_9_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_1"/></StgValue>
</operation>

<operation id="1141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.10.0.1:0  %p_062_2_10_0_0 = phi i8 [ %add_ln700_180, %182 ], [ 0, %.preheader138.9.3 ], [ 0, %181 ]

]]></Node>
<StgValue><ssdm name="p_062_2_10_0_0"/></StgValue>
</operation>

<operation id="1142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.10.0.1:1  %sext_ln145_29 = sext i8 %p_062_2_10_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_29"/></StgValue>
</operation>

<operation id="1143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.10.0.1:2  br i1 %select_ln110_3, label %183, label %.preheader137.10.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_153, label %184, label %.preheader137.10.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1145" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_10_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_0_1"/></StgValue>
</operation>

<operation id="1146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_90 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_10_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_90"/></StgValue>
</operation>

<operation id="1147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_91 = zext i7 %shl_ln700_90 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_91"/></StgValue>
</operation>

<operation id="1148" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_181 = add i8 %zext_ln700_91, -32

]]></Node>
<StgValue><ssdm name="add_ln700_181"/></StgValue>
</operation>

<operation id="1149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_90 = sext i8 %add_ln700_181 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_90"/></StgValue>
</operation>

<operation id="1150" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_182 = add i9 %sext_ln145_29, %sext_ln700_90

]]></Node>
<StgValue><ssdm name="add_ln700_182"/></StgValue>
</operation>

<operation id="1151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.10.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_100 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_100"/></StgValue>
</operation>

<operation id="1153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_154 = and i1 %select_ln110_4, %icmp_ln145_100

]]></Node>
<StgValue><ssdm name="and_ln145_154"/></StgValue>
</operation>

<operation id="1154" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_10_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_0_2"/></StgValue>
</operation>

<operation id="1155" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_101 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_101"/></StgValue>
</operation>

<operation id="1156" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_155 = and i1 %icmp_ln145_101, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_155"/></StgValue>
</operation>

<operation id="1157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_156 = and i1 %and_ln145_155, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_156"/></StgValue>
</operation>

<operation id="1158" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_10_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_1"/></StgValue>
</operation>

<operation id="1159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.11.0.1:0  %p_062_2_11_0_0 = phi i8 [ %add_ln700_198, %200 ], [ 0, %.preheader138.10.3 ], [ 0, %199 ]

]]></Node>
<StgValue><ssdm name="p_062_2_11_0_0"/></StgValue>
</operation>

<operation id="1160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.11.0.1:1  %sext_ln145_32 = sext i8 %p_062_2_11_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_32"/></StgValue>
</operation>

<operation id="1161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.11.0.1:2  br i1 %select_ln110_3, label %201, label %.preheader137.11.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_168, label %202, label %.preheader137.11.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1163" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_11_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_0_1"/></StgValue>
</operation>

<operation id="1164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_99 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_11_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_99"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_100 = zext i7 %shl_ln700_99 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_100"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_199 = add i8 %zext_ln700_100, -32

]]></Node>
<StgValue><ssdm name="add_ln700_199"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_99 = sext i8 %add_ln700_199 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_99"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_200 = add i9 %sext_ln145_32, %sext_ln700_99

]]></Node>
<StgValue><ssdm name="add_ln700_200"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.11.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_109 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_109"/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_169 = and i1 %select_ln110_4, %icmp_ln145_109

]]></Node>
<StgValue><ssdm name="and_ln145_169"/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_11_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_0_2"/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_110 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_110"/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_170 = and i1 %icmp_ln145_110, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_170"/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_171 = and i1 %and_ln145_170, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_171"/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_11_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_1"/></StgValue>
</operation>

<operation id="1177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.12.0.1:0  %p_062_2_12_0_0 = phi i8 [ %add_ln700_216, %218 ], [ 0, %.preheader138.11.3 ], [ 0, %217 ]

]]></Node>
<StgValue><ssdm name="p_062_2_12_0_0"/></StgValue>
</operation>

<operation id="1178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.12.0.1:1  %sext_ln145_35 = sext i8 %p_062_2_12_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_35"/></StgValue>
</operation>

<operation id="1179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.12.0.1:2  br i1 %select_ln110_3, label %219, label %.preheader137.12.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_183, label %220, label %.preheader137.12.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1181" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_12_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_0_1"/></StgValue>
</operation>

<operation id="1182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_108 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_12_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_108"/></StgValue>
</operation>

<operation id="1183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_109 = zext i7 %shl_ln700_108 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_109"/></StgValue>
</operation>

<operation id="1184" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_217 = add i8 %zext_ln700_109, -32

]]></Node>
<StgValue><ssdm name="add_ln700_217"/></StgValue>
</operation>

<operation id="1185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_108 = sext i8 %add_ln700_217 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_108"/></StgValue>
</operation>

<operation id="1186" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_218 = add i9 %sext_ln145_35, %sext_ln700_108

]]></Node>
<StgValue><ssdm name="add_ln700_218"/></StgValue>
</operation>

<operation id="1187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.12.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1188" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_118 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_118"/></StgValue>
</operation>

<operation id="1189" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_184 = and i1 %select_ln110_4, %icmp_ln145_118

]]></Node>
<StgValue><ssdm name="and_ln145_184"/></StgValue>
</operation>

<operation id="1190" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_12_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_0_2"/></StgValue>
</operation>

<operation id="1191" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_119 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_119"/></StgValue>
</operation>

<operation id="1192" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_185 = and i1 %icmp_ln145_119, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_185"/></StgValue>
</operation>

<operation id="1193" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_186 = and i1 %and_ln145_185, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_186"/></StgValue>
</operation>

<operation id="1194" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_12_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_1"/></StgValue>
</operation>

<operation id="1195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.13.0.1:0  %p_062_2_13_0_0 = phi i8 [ %add_ln700_234, %236 ], [ 0, %.preheader138.12.3 ], [ 0, %235 ]

]]></Node>
<StgValue><ssdm name="p_062_2_13_0_0"/></StgValue>
</operation>

<operation id="1196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.13.0.1:1  %sext_ln145_38 = sext i8 %p_062_2_13_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_38"/></StgValue>
</operation>

<operation id="1197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.13.0.1:2  br i1 %select_ln110_3, label %237, label %.preheader137.13.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_198, label %238, label %.preheader137.13.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1199" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_13_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_0_1"/></StgValue>
</operation>

<operation id="1200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_117 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_13_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_117"/></StgValue>
</operation>

<operation id="1201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_118 = zext i7 %shl_ln700_117 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_118"/></StgValue>
</operation>

<operation id="1202" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_235 = add i8 %zext_ln700_118, -32

]]></Node>
<StgValue><ssdm name="add_ln700_235"/></StgValue>
</operation>

<operation id="1203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_117 = sext i8 %add_ln700_235 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_117"/></StgValue>
</operation>

<operation id="1204" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_236 = add i9 %sext_ln145_38, %sext_ln700_117

]]></Node>
<StgValue><ssdm name="add_ln700_236"/></StgValue>
</operation>

<operation id="1205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.13.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1206" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_127 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_127"/></StgValue>
</operation>

<operation id="1207" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_199 = and i1 %select_ln110_4, %icmp_ln145_127

]]></Node>
<StgValue><ssdm name="and_ln145_199"/></StgValue>
</operation>

<operation id="1208" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_13_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_0_2"/></StgValue>
</operation>

<operation id="1209" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_128 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_128"/></StgValue>
</operation>

<operation id="1210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_200 = and i1 %icmp_ln145_128, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_200"/></StgValue>
</operation>

<operation id="1211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_201 = and i1 %and_ln145_200, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_201"/></StgValue>
</operation>

<operation id="1212" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_13_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_1"/></StgValue>
</operation>

<operation id="1213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.14.0.1:0  %p_062_2_14_0_0 = phi i8 [ %add_ln700_252, %254 ], [ 0, %.preheader138.13.3 ], [ 0, %253 ]

]]></Node>
<StgValue><ssdm name="p_062_2_14_0_0"/></StgValue>
</operation>

<operation id="1214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.14.0.1:1  %sext_ln145_41 = sext i8 %p_062_2_14_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_41"/></StgValue>
</operation>

<operation id="1215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.14.0.1:2  br i1 %select_ln110_3, label %255, label %.preheader137.14.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_213, label %256, label %.preheader137.14.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1217" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_14_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_0_1"/></StgValue>
</operation>

<operation id="1218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_126 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_14_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_126"/></StgValue>
</operation>

<operation id="1219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_127 = zext i7 %shl_ln700_126 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_127"/></StgValue>
</operation>

<operation id="1220" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_253 = add i8 %zext_ln700_127, -32

]]></Node>
<StgValue><ssdm name="add_ln700_253"/></StgValue>
</operation>

<operation id="1221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_126 = sext i8 %add_ln700_253 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_126"/></StgValue>
</operation>

<operation id="1222" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_254 = add i9 %sext_ln145_41, %sext_ln700_126

]]></Node>
<StgValue><ssdm name="add_ln700_254"/></StgValue>
</operation>

<operation id="1223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.14.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1224" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_136 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_136"/></StgValue>
</operation>

<operation id="1225" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_214 = and i1 %select_ln110_4, %icmp_ln145_136

]]></Node>
<StgValue><ssdm name="and_ln145_214"/></StgValue>
</operation>

<operation id="1226" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_14_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_0_2"/></StgValue>
</operation>

<operation id="1227" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_137 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_137"/></StgValue>
</operation>

<operation id="1228" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_215 = and i1 %icmp_ln145_137, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_215"/></StgValue>
</operation>

<operation id="1229" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_216 = and i1 %and_ln145_215, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_216"/></StgValue>
</operation>

<operation id="1230" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_14_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_1"/></StgValue>
</operation>

<operation id="1231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.15.0.1:0  %p_062_2_15_0_0 = phi i8 [ %add_ln700_270, %272 ], [ 0, %.preheader138.14.3 ], [ 0, %271 ]

]]></Node>
<StgValue><ssdm name="p_062_2_15_0_0"/></StgValue>
</operation>

<operation id="1232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.15.0.1:1  %sext_ln145_44 = sext i8 %p_062_2_15_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_44"/></StgValue>
</operation>

<operation id="1233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.15.0.1:2  br i1 %select_ln110_3, label %273, label %.preheader137.15.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_228, label %274, label %.preheader137.15.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1235" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_15_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_0_1"/></StgValue>
</operation>

<operation id="1236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_135 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_15_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_135"/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_136 = zext i7 %shl_ln700_135 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_136"/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_271 = add i8 %zext_ln700_136, -32

]]></Node>
<StgValue><ssdm name="add_ln700_271"/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_135 = sext i8 %add_ln700_271 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_135"/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_272 = add i9 %sext_ln145_44, %sext_ln700_135

]]></Node>
<StgValue><ssdm name="add_ln700_272"/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.15.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_145 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_145"/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_229 = and i1 %select_ln110_4, %icmp_ln145_145

]]></Node>
<StgValue><ssdm name="and_ln145_229"/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_15_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_0_2"/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_146 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_146"/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_230 = and i1 %icmp_ln145_146, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_230"/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_231 = and i1 %and_ln145_230, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_231"/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_15_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_1"/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.16.0.1:0  %p_062_2_16_0_0 = phi i8 [ %add_ln700_288, %290 ], [ 0, %.preheader138.15.3 ], [ 0, %289 ]

]]></Node>
<StgValue><ssdm name="p_062_2_16_0_0"/></StgValue>
</operation>

<operation id="1250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.16.0.1:1  %sext_ln145_47 = sext i8 %p_062_2_16_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_47"/></StgValue>
</operation>

<operation id="1251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.16.0.1:2  br i1 %select_ln110_3, label %291, label %.preheader137.16.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_243, label %292, label %.preheader137.16.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_16_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_0_1"/></StgValue>
</operation>

<operation id="1254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_144 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_16_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_144"/></StgValue>
</operation>

<operation id="1255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_145 = zext i7 %shl_ln700_144 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_145"/></StgValue>
</operation>

<operation id="1256" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_289 = add i8 %zext_ln700_145, -32

]]></Node>
<StgValue><ssdm name="add_ln700_289"/></StgValue>
</operation>

<operation id="1257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_144 = sext i8 %add_ln700_289 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_144"/></StgValue>
</operation>

<operation id="1258" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_290 = add i9 %sext_ln145_47, %sext_ln700_144

]]></Node>
<StgValue><ssdm name="add_ln700_290"/></StgValue>
</operation>

<operation id="1259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.16.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1260" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_154 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_154"/></StgValue>
</operation>

<operation id="1261" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_244 = and i1 %select_ln110_4, %icmp_ln145_154

]]></Node>
<StgValue><ssdm name="and_ln145_244"/></StgValue>
</operation>

<operation id="1262" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_16_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_0_2"/></StgValue>
</operation>

<operation id="1263" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_155 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_155"/></StgValue>
</operation>

<operation id="1264" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_245 = and i1 %icmp_ln145_155, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_245"/></StgValue>
</operation>

<operation id="1265" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_246 = and i1 %and_ln145_245, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_246"/></StgValue>
</operation>

<operation id="1266" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_16_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_1"/></StgValue>
</operation>

<operation id="1267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.17.0.1:0  %p_062_2_17_0_0 = phi i8 [ %add_ln700_306, %308 ], [ 0, %.preheader138.16.3 ], [ 0, %307 ]

]]></Node>
<StgValue><ssdm name="p_062_2_17_0_0"/></StgValue>
</operation>

<operation id="1268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.17.0.1:1  %sext_ln145_50 = sext i8 %p_062_2_17_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_50"/></StgValue>
</operation>

<operation id="1269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.17.0.1:2  br i1 %select_ln110_3, label %309, label %.preheader137.17.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_258, label %310, label %.preheader137.17.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1271" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_17_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_0_1"/></StgValue>
</operation>

<operation id="1272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_153 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_17_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_153"/></StgValue>
</operation>

<operation id="1273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_154 = zext i7 %shl_ln700_153 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_154"/></StgValue>
</operation>

<operation id="1274" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_307 = add i8 %zext_ln700_154, -32

]]></Node>
<StgValue><ssdm name="add_ln700_307"/></StgValue>
</operation>

<operation id="1275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_153 = sext i8 %add_ln700_307 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_153"/></StgValue>
</operation>

<operation id="1276" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_308 = add i9 %sext_ln145_50, %sext_ln700_153

]]></Node>
<StgValue><ssdm name="add_ln700_308"/></StgValue>
</operation>

<operation id="1277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.17.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1278" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_163 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_163"/></StgValue>
</operation>

<operation id="1279" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_259 = and i1 %select_ln110_4, %icmp_ln145_163

]]></Node>
<StgValue><ssdm name="and_ln145_259"/></StgValue>
</operation>

<operation id="1280" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_17_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_0_2"/></StgValue>
</operation>

<operation id="1281" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_164 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_164"/></StgValue>
</operation>

<operation id="1282" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_260 = and i1 %icmp_ln145_164, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_260"/></StgValue>
</operation>

<operation id="1283" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_261 = and i1 %and_ln145_260, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_261"/></StgValue>
</operation>

<operation id="1284" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_17_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_1"/></StgValue>
</operation>

<operation id="1285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.18.0.1:0  %p_062_2_18_0_0 = phi i8 [ %add_ln700_324, %326 ], [ 0, %.preheader138.17.3 ], [ 0, %325 ]

]]></Node>
<StgValue><ssdm name="p_062_2_18_0_0"/></StgValue>
</operation>

<operation id="1286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.18.0.1:1  %sext_ln145_53 = sext i8 %p_062_2_18_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_53"/></StgValue>
</operation>

<operation id="1287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.18.0.1:2  br i1 %select_ln110_3, label %327, label %.preheader137.18.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_273, label %328, label %.preheader137.18.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1289" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_18_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_0_1"/></StgValue>
</operation>

<operation id="1290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_162 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_18_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_162"/></StgValue>
</operation>

<operation id="1291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_163 = zext i7 %shl_ln700_162 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_163"/></StgValue>
</operation>

<operation id="1292" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_325 = add i8 %zext_ln700_163, -32

]]></Node>
<StgValue><ssdm name="add_ln700_325"/></StgValue>
</operation>

<operation id="1293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_162 = sext i8 %add_ln700_325 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_162"/></StgValue>
</operation>

<operation id="1294" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_326 = add i9 %sext_ln145_53, %sext_ln700_162

]]></Node>
<StgValue><ssdm name="add_ln700_326"/></StgValue>
</operation>

<operation id="1295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.18.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1296" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_172 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_172"/></StgValue>
</operation>

<operation id="1297" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_274 = and i1 %select_ln110_4, %icmp_ln145_172

]]></Node>
<StgValue><ssdm name="and_ln145_274"/></StgValue>
</operation>

<operation id="1298" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_18_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_0_2"/></StgValue>
</operation>

<operation id="1299" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_173 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_173"/></StgValue>
</operation>

<operation id="1300" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_275 = and i1 %icmp_ln145_173, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_275"/></StgValue>
</operation>

<operation id="1301" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_276 = and i1 %and_ln145_275, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_276"/></StgValue>
</operation>

<operation id="1302" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_18_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_1"/></StgValue>
</operation>

<operation id="1303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.19.0.1:0  %p_062_2_19_0_0 = phi i8 [ %add_ln700_342, %344 ], [ 0, %.preheader138.18.3 ], [ 0, %343 ]

]]></Node>
<StgValue><ssdm name="p_062_2_19_0_0"/></StgValue>
</operation>

<operation id="1304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.19.0.1:1  %sext_ln145_56 = sext i8 %p_062_2_19_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_56"/></StgValue>
</operation>

<operation id="1305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.19.0.1:2  br i1 %select_ln110_3, label %345, label %.preheader137.19.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_288, label %346, label %.preheader137.19.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1307" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_19_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_0_1"/></StgValue>
</operation>

<operation id="1308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_171 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_19_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_171"/></StgValue>
</operation>

<operation id="1309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_172 = zext i7 %shl_ln700_171 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_172"/></StgValue>
</operation>

<operation id="1310" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_343 = add i8 %zext_ln700_172, -32

]]></Node>
<StgValue><ssdm name="add_ln700_343"/></StgValue>
</operation>

<operation id="1311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_171 = sext i8 %add_ln700_343 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_171"/></StgValue>
</operation>

<operation id="1312" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_344 = add i9 %sext_ln145_56, %sext_ln700_171

]]></Node>
<StgValue><ssdm name="add_ln700_344"/></StgValue>
</operation>

<operation id="1313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.19.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1314" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_181 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_181"/></StgValue>
</operation>

<operation id="1315" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_289 = and i1 %select_ln110_4, %icmp_ln145_181

]]></Node>
<StgValue><ssdm name="and_ln145_289"/></StgValue>
</operation>

<operation id="1316" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_19_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_0_2"/></StgValue>
</operation>

<operation id="1317" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_182 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_182"/></StgValue>
</operation>

<operation id="1318" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_290 = and i1 %icmp_ln145_182, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_290"/></StgValue>
</operation>

<operation id="1319" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_291 = and i1 %and_ln145_290, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_291"/></StgValue>
</operation>

<operation id="1320" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_19_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_1"/></StgValue>
</operation>

<operation id="1321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.20.0.1:0  %p_062_2_20_0_0 = phi i8 [ %add_ln700_360, %362 ], [ 0, %.preheader138.19.3 ], [ 0, %361 ]

]]></Node>
<StgValue><ssdm name="p_062_2_20_0_0"/></StgValue>
</operation>

<operation id="1322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.20.0.1:1  %sext_ln145_59 = sext i8 %p_062_2_20_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_59"/></StgValue>
</operation>

<operation id="1323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.20.0.1:2  br i1 %select_ln110_3, label %363, label %.preheader137.20.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_303, label %364, label %.preheader137.20.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1325" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_20_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_0_1"/></StgValue>
</operation>

<operation id="1326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_180 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_20_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_180"/></StgValue>
</operation>

<operation id="1327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_181 = zext i7 %shl_ln700_180 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_181"/></StgValue>
</operation>

<operation id="1328" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_361 = add i8 %zext_ln700_181, -32

]]></Node>
<StgValue><ssdm name="add_ln700_361"/></StgValue>
</operation>

<operation id="1329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_180 = sext i8 %add_ln700_361 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_180"/></StgValue>
</operation>

<operation id="1330" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_362 = add i9 %sext_ln145_59, %sext_ln700_180

]]></Node>
<StgValue><ssdm name="add_ln700_362"/></StgValue>
</operation>

<operation id="1331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.20.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1332" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_190 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_190"/></StgValue>
</operation>

<operation id="1333" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_304 = and i1 %select_ln110_4, %icmp_ln145_190

]]></Node>
<StgValue><ssdm name="and_ln145_304"/></StgValue>
</operation>

<operation id="1334" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_20_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_0_2"/></StgValue>
</operation>

<operation id="1335" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_191 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_191"/></StgValue>
</operation>

<operation id="1336" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_305 = and i1 %icmp_ln145_191, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_305"/></StgValue>
</operation>

<operation id="1337" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_306 = and i1 %and_ln145_305, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_306"/></StgValue>
</operation>

<operation id="1338" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_20_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_1"/></StgValue>
</operation>

<operation id="1339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.21.0.1:0  %p_062_2_21_0_0 = phi i8 [ %add_ln700_378, %380 ], [ 0, %.preheader138.20.3 ], [ 0, %379 ]

]]></Node>
<StgValue><ssdm name="p_062_2_21_0_0"/></StgValue>
</operation>

<operation id="1340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.21.0.1:1  %sext_ln145_62 = sext i8 %p_062_2_21_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_62"/></StgValue>
</operation>

<operation id="1341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.21.0.1:2  br i1 %select_ln110_3, label %381, label %.preheader137.21.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_318, label %382, label %.preheader137.21.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1343" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_21_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_0_1"/></StgValue>
</operation>

<operation id="1344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_189 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_21_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_189"/></StgValue>
</operation>

<operation id="1345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_190 = zext i7 %shl_ln700_189 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_190"/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_379 = add i8 %zext_ln700_190, -32

]]></Node>
<StgValue><ssdm name="add_ln700_379"/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_189 = sext i8 %add_ln700_379 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_189"/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_380 = add i9 %sext_ln145_62, %sext_ln700_189

]]></Node>
<StgValue><ssdm name="add_ln700_380"/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.21.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_199 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_199"/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_319 = and i1 %select_ln110_4, %icmp_ln145_199

]]></Node>
<StgValue><ssdm name="and_ln145_319"/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_21_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_0_2"/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_200 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_200"/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_320 = and i1 %icmp_ln145_200, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_320"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_321 = and i1 %and_ln145_320, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_321"/></StgValue>
</operation>

<operation id="1356" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_21_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_1"/></StgValue>
</operation>

<operation id="1357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.22.0.1:0  %p_062_2_22_0_0 = phi i8 [ %add_ln700_396, %398 ], [ 0, %.preheader138.21.3 ], [ 0, %397 ]

]]></Node>
<StgValue><ssdm name="p_062_2_22_0_0"/></StgValue>
</operation>

<operation id="1358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.22.0.1:1  %sext_ln145_65 = sext i8 %p_062_2_22_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_65"/></StgValue>
</operation>

<operation id="1359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.22.0.1:2  br i1 %select_ln110_3, label %399, label %.preheader137.22.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4023" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_333, label %400, label %.preheader137.22.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1361" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_22_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_0_1"/></StgValue>
</operation>

<operation id="1362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_198 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_22_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_198"/></StgValue>
</operation>

<operation id="1363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_199 = zext i7 %shl_ln700_198 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_199"/></StgValue>
</operation>

<operation id="1364" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_397 = add i8 %zext_ln700_199, -32

]]></Node>
<StgValue><ssdm name="add_ln700_397"/></StgValue>
</operation>

<operation id="1365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_198 = sext i8 %add_ln700_397 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_198"/></StgValue>
</operation>

<operation id="1366" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_398 = add i9 %sext_ln145_65, %sext_ln700_198

]]></Node>
<StgValue><ssdm name="add_ln700_398"/></StgValue>
</operation>

<operation id="1367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.22.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1368" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_208 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_208"/></StgValue>
</operation>

<operation id="1369" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_334 = and i1 %select_ln110_4, %icmp_ln145_208

]]></Node>
<StgValue><ssdm name="and_ln145_334"/></StgValue>
</operation>

<operation id="1370" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_22_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_0_2"/></StgValue>
</operation>

<operation id="1371" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_209 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_209"/></StgValue>
</operation>

<operation id="1372" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_335 = and i1 %icmp_ln145_209, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_335"/></StgValue>
</operation>

<operation id="1373" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_336 = and i1 %and_ln145_335, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_336"/></StgValue>
</operation>

<operation id="1374" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_22_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_1"/></StgValue>
</operation>

<operation id="1375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.23.0.1:0  %p_062_2_23_0_0 = phi i8 [ %add_ln700_414, %416 ], [ 0, %.preheader138.22.3 ], [ 0, %415 ]

]]></Node>
<StgValue><ssdm name="p_062_2_23_0_0"/></StgValue>
</operation>

<operation id="1376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4161" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.23.0.1:1  %sext_ln145_68 = sext i8 %p_062_2_23_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_68"/></StgValue>
</operation>

<operation id="1377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.23.0.1:2  br i1 %select_ln110_3, label %417, label %.preheader137.23.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_348, label %418, label %.preheader137.23.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1379" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_23_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_0_1"/></StgValue>
</operation>

<operation id="1380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4170" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_207 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_23_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_207"/></StgValue>
</operation>

<operation id="1381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_208 = zext i7 %shl_ln700_207 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_208"/></StgValue>
</operation>

<operation id="1382" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_415 = add i8 %zext_ln700_208, -32

]]></Node>
<StgValue><ssdm name="add_ln700_415"/></StgValue>
</operation>

<operation id="1383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4173" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_207 = sext i8 %add_ln700_415 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_207"/></StgValue>
</operation>

<operation id="1384" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4174" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_416 = add i9 %sext_ln145_68, %sext_ln700_207

]]></Node>
<StgValue><ssdm name="add_ln700_416"/></StgValue>
</operation>

<operation id="1385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.23.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1386" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_217 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_217"/></StgValue>
</operation>

<operation id="1387" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_349 = and i1 %select_ln110_4, %icmp_ln145_217

]]></Node>
<StgValue><ssdm name="and_ln145_349"/></StgValue>
</operation>

<operation id="1388" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4185" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_23_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_0_2"/></StgValue>
</operation>

<operation id="1389" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4196" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_218 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_218"/></StgValue>
</operation>

<operation id="1390" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_350 = and i1 %icmp_ln145_218, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_350"/></StgValue>
</operation>

<operation id="1391" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_351 = and i1 %and_ln145_350, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_351"/></StgValue>
</operation>

<operation id="1392" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4201" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_23_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_1"/></StgValue>
</operation>

<operation id="1393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4304" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.24.0.1:0  %p_062_2_24_0_0 = phi i8 [ %add_ln700_432, %434 ], [ 0, %.preheader138.23.3 ], [ 0, %433 ]

]]></Node>
<StgValue><ssdm name="p_062_2_24_0_0"/></StgValue>
</operation>

<operation id="1394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4305" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.24.0.1:1  %sext_ln145_71 = sext i8 %p_062_2_24_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_71"/></StgValue>
</operation>

<operation id="1395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.24.0.1:2  br i1 %select_ln110_3, label %435, label %.preheader137.24.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_363, label %436, label %.preheader137.24.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1397" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4313" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_24_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_0_1"/></StgValue>
</operation>

<operation id="1398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4314" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_216 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_24_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_216"/></StgValue>
</operation>

<operation id="1399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4315" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_217 = zext i7 %shl_ln700_216 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_217"/></StgValue>
</operation>

<operation id="1400" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_433 = add i8 %zext_ln700_217, -32

]]></Node>
<StgValue><ssdm name="add_ln700_433"/></StgValue>
</operation>

<operation id="1401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4317" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_216 = sext i8 %add_ln700_433 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_216"/></StgValue>
</operation>

<operation id="1402" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4318" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_434 = add i9 %sext_ln145_71, %sext_ln700_216

]]></Node>
<StgValue><ssdm name="add_ln700_434"/></StgValue>
</operation>

<operation id="1403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4319" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.24.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1404" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4325" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_226 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_226"/></StgValue>
</operation>

<operation id="1405" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_364 = and i1 %select_ln110_4, %icmp_ln145_226

]]></Node>
<StgValue><ssdm name="and_ln145_364"/></StgValue>
</operation>

<operation id="1406" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4329" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_24_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_0_2"/></StgValue>
</operation>

<operation id="1407" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4340" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_227 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_227"/></StgValue>
</operation>

<operation id="1408" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_365 = and i1 %icmp_ln145_227, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_365"/></StgValue>
</operation>

<operation id="1409" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_366 = and i1 %and_ln145_365, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_366"/></StgValue>
</operation>

<operation id="1410" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4345" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_24_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_1"/></StgValue>
</operation>

<operation id="1411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4448" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.25.0.1:0  %p_062_2_25_0_0 = phi i8 [ %add_ln700_450, %452 ], [ 0, %.preheader138.24.3 ], [ 0, %451 ]

]]></Node>
<StgValue><ssdm name="p_062_2_25_0_0"/></StgValue>
</operation>

<operation id="1412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4449" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.25.0.1:1  %sext_ln145_74 = sext i8 %p_062_2_25_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_74"/></StgValue>
</operation>

<operation id="1413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.25.0.1:2  br i1 %select_ln110_3, label %453, label %.preheader137.25.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_378, label %454, label %.preheader137.25.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1415" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4457" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_25_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_0_1"/></StgValue>
</operation>

<operation id="1416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4458" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_225 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_25_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_225"/></StgValue>
</operation>

<operation id="1417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4459" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_226 = zext i7 %shl_ln700_225 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_226"/></StgValue>
</operation>

<operation id="1418" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_451 = add i8 %zext_ln700_226, -32

]]></Node>
<StgValue><ssdm name="add_ln700_451"/></StgValue>
</operation>

<operation id="1419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4461" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_225 = sext i8 %add_ln700_451 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_225"/></StgValue>
</operation>

<operation id="1420" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_452 = add i9 %sext_ln145_74, %sext_ln700_225

]]></Node>
<StgValue><ssdm name="add_ln700_452"/></StgValue>
</operation>

<operation id="1421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4463" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.25.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1422" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4469" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_235 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_235"/></StgValue>
</operation>

<operation id="1423" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_379 = and i1 %select_ln110_4, %icmp_ln145_235

]]></Node>
<StgValue><ssdm name="and_ln145_379"/></StgValue>
</operation>

<operation id="1424" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4473" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_25_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_0_2"/></StgValue>
</operation>

<operation id="1425" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4484" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_236 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_236"/></StgValue>
</operation>

<operation id="1426" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_380 = and i1 %icmp_ln145_236, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_380"/></StgValue>
</operation>

<operation id="1427" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_381 = and i1 %and_ln145_380, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_381"/></StgValue>
</operation>

<operation id="1428" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4489" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_25_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_1"/></StgValue>
</operation>

<operation id="1429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4592" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.26.0.1:0  %p_062_2_26_0_0 = phi i8 [ %add_ln700_468, %470 ], [ 0, %.preheader138.25.3 ], [ 0, %469 ]

]]></Node>
<StgValue><ssdm name="p_062_2_26_0_0"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4593" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.26.0.1:1  %sext_ln145_77 = sext i8 %p_062_2_26_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_77"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.26.0.1:2  br i1 %select_ln110_3, label %471, label %.preheader137.26.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4599" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_393, label %472, label %.preheader137.26.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1433" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4601" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_26_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_0_1"/></StgValue>
</operation>

<operation id="1434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4602" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_234 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_26_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_234"/></StgValue>
</operation>

<operation id="1435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4603" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_235 = zext i7 %shl_ln700_234 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_235"/></StgValue>
</operation>

<operation id="1436" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4604" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_469 = add i8 %zext_ln700_235, -32

]]></Node>
<StgValue><ssdm name="add_ln700_469"/></StgValue>
</operation>

<operation id="1437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4605" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_234 = sext i8 %add_ln700_469 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_234"/></StgValue>
</operation>

<operation id="1438" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4606" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_470 = add i9 %sext_ln145_77, %sext_ln700_234

]]></Node>
<StgValue><ssdm name="add_ln700_470"/></StgValue>
</operation>

<operation id="1439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4607" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.26.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1440" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_244 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_244"/></StgValue>
</operation>

<operation id="1441" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_394 = and i1 %select_ln110_4, %icmp_ln145_244

]]></Node>
<StgValue><ssdm name="and_ln145_394"/></StgValue>
</operation>

<operation id="1442" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4617" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_26_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_0_2"/></StgValue>
</operation>

<operation id="1443" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4628" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_245 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_245"/></StgValue>
</operation>

<operation id="1444" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_395 = and i1 %icmp_ln145_245, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_395"/></StgValue>
</operation>

<operation id="1445" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_396 = and i1 %and_ln145_395, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_396"/></StgValue>
</operation>

<operation id="1446" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4633" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_26_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_1"/></StgValue>
</operation>

<operation id="1447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4736" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.27.0.1:0  %p_062_2_27_0_0 = phi i8 [ %add_ln700_486, %488 ], [ 0, %.preheader138.26.3 ], [ 0, %487 ]

]]></Node>
<StgValue><ssdm name="p_062_2_27_0_0"/></StgValue>
</operation>

<operation id="1448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4737" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.27.0.1:1  %sext_ln145_80 = sext i8 %p_062_2_27_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_80"/></StgValue>
</operation>

<operation id="1449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.27.0.1:2  br i1 %select_ln110_3, label %489, label %.preheader137.27.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_408, label %490, label %.preheader137.27.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1451" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4745" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_27_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_0_1"/></StgValue>
</operation>

<operation id="1452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4746" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_243 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_27_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_243"/></StgValue>
</operation>

<operation id="1453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4747" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_244 = zext i7 %shl_ln700_243 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_244"/></StgValue>
</operation>

<operation id="1454" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4748" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_487 = add i8 %zext_ln700_244, -32

]]></Node>
<StgValue><ssdm name="add_ln700_487"/></StgValue>
</operation>

<operation id="1455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4749" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_243 = sext i8 %add_ln700_487 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_243"/></StgValue>
</operation>

<operation id="1456" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4750" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_488 = add i9 %sext_ln145_80, %sext_ln700_243

]]></Node>
<StgValue><ssdm name="add_ln700_488"/></StgValue>
</operation>

<operation id="1457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4751" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.27.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1458" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4757" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_253 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_253"/></StgValue>
</operation>

<operation id="1459" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_409 = and i1 %select_ln110_4, %icmp_ln145_253

]]></Node>
<StgValue><ssdm name="and_ln145_409"/></StgValue>
</operation>

<operation id="1460" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4761" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_27_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_0_2"/></StgValue>
</operation>

<operation id="1461" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4772" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_254 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_254"/></StgValue>
</operation>

<operation id="1462" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_410 = and i1 %icmp_ln145_254, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_410"/></StgValue>
</operation>

<operation id="1463" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_411 = and i1 %and_ln145_410, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_411"/></StgValue>
</operation>

<operation id="1464" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_27_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_1"/></StgValue>
</operation>

<operation id="1465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4880" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.28.0.1:0  %p_062_2_28_0_0 = phi i8 [ %add_ln700_504, %506 ], [ 0, %.preheader138.27.3 ], [ 0, %505 ]

]]></Node>
<StgValue><ssdm name="p_062_2_28_0_0"/></StgValue>
</operation>

<operation id="1466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.28.0.1:1  %sext_ln145_83 = sext i8 %p_062_2_28_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_83"/></StgValue>
</operation>

<operation id="1467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4882" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.28.0.1:2  br i1 %select_ln110_3, label %507, label %.preheader137.28.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_423, label %508, label %.preheader137.28.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1469" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4889" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_28_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_0_1"/></StgValue>
</operation>

<operation id="1470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4890" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_252 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_28_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_252"/></StgValue>
</operation>

<operation id="1471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4891" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_253 = zext i7 %shl_ln700_252 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_253"/></StgValue>
</operation>

<operation id="1472" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4892" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_505 = add i8 %zext_ln700_253, -32

]]></Node>
<StgValue><ssdm name="add_ln700_505"/></StgValue>
</operation>

<operation id="1473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4893" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_252 = sext i8 %add_ln700_505 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_252"/></StgValue>
</operation>

<operation id="1474" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4894" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_506 = add i9 %sext_ln145_83, %sext_ln700_252

]]></Node>
<StgValue><ssdm name="add_ln700_506"/></StgValue>
</operation>

<operation id="1475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4895" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.28.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1476" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4901" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_262 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_262"/></StgValue>
</operation>

<operation id="1477" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_424 = and i1 %select_ln110_4, %icmp_ln145_262

]]></Node>
<StgValue><ssdm name="and_ln145_424"/></StgValue>
</operation>

<operation id="1478" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4905" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_28_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_0_2"/></StgValue>
</operation>

<operation id="1479" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4916" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_263 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_263"/></StgValue>
</operation>

<operation id="1480" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_425 = and i1 %icmp_ln145_263, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_425"/></StgValue>
</operation>

<operation id="1481" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_426 = and i1 %and_ln145_425, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_426"/></StgValue>
</operation>

<operation id="1482" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4921" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_28_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_1"/></StgValue>
</operation>

<operation id="1483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5024" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.29.0.1:0  %p_062_2_29_0_0 = phi i8 [ %add_ln700_522, %524 ], [ 0, %.preheader138.28.3 ], [ 0, %523 ]

]]></Node>
<StgValue><ssdm name="p_062_2_29_0_0"/></StgValue>
</operation>

<operation id="1484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5025" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.29.0.1:1  %sext_ln145_86 = sext i8 %p_062_2_29_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_86"/></StgValue>
</operation>

<operation id="1485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.29.0.1:2  br i1 %select_ln110_3, label %525, label %.preheader137.29.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5031" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_438, label %526, label %.preheader137.29.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1487" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5033" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_29_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_0_1"/></StgValue>
</operation>

<operation id="1488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5034" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_261 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_29_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_261"/></StgValue>
</operation>

<operation id="1489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5035" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_262 = zext i7 %shl_ln700_261 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_262"/></StgValue>
</operation>

<operation id="1490" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5036" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_523 = add i8 %zext_ln700_262, -32

]]></Node>
<StgValue><ssdm name="add_ln700_523"/></StgValue>
</operation>

<operation id="1491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5037" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_261 = sext i8 %add_ln700_523 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_261"/></StgValue>
</operation>

<operation id="1492" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5038" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_524 = add i9 %sext_ln145_86, %sext_ln700_261

]]></Node>
<StgValue><ssdm name="add_ln700_524"/></StgValue>
</operation>

<operation id="1493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_438" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5039" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.29.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1494" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5045" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_271 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_271"/></StgValue>
</operation>

<operation id="1495" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_439 = and i1 %select_ln110_4, %icmp_ln145_271

]]></Node>
<StgValue><ssdm name="and_ln145_439"/></StgValue>
</operation>

<operation id="1496" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5049" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_29_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_0_2"/></StgValue>
</operation>

<operation id="1497" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5060" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_272 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_272"/></StgValue>
</operation>

<operation id="1498" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_440 = and i1 %icmp_ln145_272, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_440"/></StgValue>
</operation>

<operation id="1499" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_441 = and i1 %and_ln145_440, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_441"/></StgValue>
</operation>

<operation id="1500" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_441" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5065" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_29_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_1"/></StgValue>
</operation>

<operation id="1501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5168" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.30.0.1:0  %p_062_2_30_0_0 = phi i8 [ %add_ln700_540, %542 ], [ 0, %.preheader138.29.3 ], [ 0, %541 ]

]]></Node>
<StgValue><ssdm name="p_062_2_30_0_0"/></StgValue>
</operation>

<operation id="1502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5169" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.30.0.1:1  %sext_ln145_89 = sext i8 %p_062_2_30_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_89"/></StgValue>
</operation>

<operation id="1503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.30.0.1:2  br i1 %select_ln110_3, label %543, label %.preheader137.30.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_453, label %544, label %.preheader137.30.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1505" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5177" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_30_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_0_1"/></StgValue>
</operation>

<operation id="1506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5178" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_270 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_30_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_270"/></StgValue>
</operation>

<operation id="1507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5179" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_271 = zext i7 %shl_ln700_270 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_271"/></StgValue>
</operation>

<operation id="1508" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_541 = add i8 %zext_ln700_271, -32

]]></Node>
<StgValue><ssdm name="add_ln700_541"/></StgValue>
</operation>

<operation id="1509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5181" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_270 = sext i8 %add_ln700_541 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_270"/></StgValue>
</operation>

<operation id="1510" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_542 = add i9 %sext_ln145_89, %sext_ln700_270

]]></Node>
<StgValue><ssdm name="add_ln700_542"/></StgValue>
</operation>

<operation id="1511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5183" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.30.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1512" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5189" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_280 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_280"/></StgValue>
</operation>

<operation id="1513" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_454 = and i1 %select_ln110_4, %icmp_ln145_280

]]></Node>
<StgValue><ssdm name="and_ln145_454"/></StgValue>
</operation>

<operation id="1514" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5193" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_30_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_0_2"/></StgValue>
</operation>

<operation id="1515" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5204" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_281 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_281"/></StgValue>
</operation>

<operation id="1516" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_455 = and i1 %icmp_ln145_281, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_455"/></StgValue>
</operation>

<operation id="1517" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_456 = and i1 %and_ln145_455, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_456"/></StgValue>
</operation>

<operation id="1518" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5209" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_30_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_1"/></StgValue>
</operation>

<operation id="1519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5312" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader137.31.0.1:0  %p_062_2_31_0_0 = phi i8 [ %add_ln700_558, %560 ], [ 0, %.preheader138.30.3 ], [ 0, %559 ]

]]></Node>
<StgValue><ssdm name="p_062_2_31_0_0"/></StgValue>
</operation>

<operation id="1520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5313" bw="9" op_0_bw="8">
<![CDATA[
.preheader137.31.0.1:1  %sext_ln145_92 = sext i8 %p_062_2_31_0_0 to i9

]]></Node>
<StgValue><ssdm name="sext_ln145_92"/></StgValue>
</operation>

<operation id="1521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.31.0.1:2  br i1 %select_ln110_3, label %561, label %.preheader137.31.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_468, label %562, label %.preheader137.31.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1523" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5321" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_4, i32 %weights_31_0_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_0_1"/></StgValue>
</operation>

<operation id="1524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5322" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_279 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_31_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_279"/></StgValue>
</operation>

<operation id="1525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5323" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_280 = zext i7 %shl_ln700_279 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_280"/></StgValue>
</operation>

<operation id="1526" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_559 = add i8 %zext_ln700_280, -32

]]></Node>
<StgValue><ssdm name="add_ln700_559"/></StgValue>
</operation>

<operation id="1527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5325" bw="9" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_279 = sext i8 %add_ln700_559 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_279"/></StgValue>
</operation>

<operation id="1528" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5326" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln700_560 = add i9 %sext_ln145_92, %sext_ln700_279

]]></Node>
<StgValue><ssdm name="add_ln700_560"/></StgValue>
</operation>

<operation id="1529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5327" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.31.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1530" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5333" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_289 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_289"/></StgValue>
</operation>

<operation id="1531" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_469 = and i1 %select_ln110_4, %icmp_ln145_289

]]></Node>
<StgValue><ssdm name="and_ln145_469"/></StgValue>
</operation>

<operation id="1532" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5337" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_31_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_0_2"/></StgValue>
</operation>

<operation id="1533" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5348" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_290 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_290"/></StgValue>
</operation>

<operation id="1534" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_470 = and i1 %icmp_ln145_290, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_470"/></StgValue>
</operation>

<operation id="1535" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_471 = and i1 %and_ln145_470, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_471"/></StgValue>
</operation>

<operation id="1536" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5353" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_31_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32">
<![CDATA[
hls_label_14_begin:1  %msb_window_buffer_1_4 = load i32* %msb_window_buffer_1_1

]]></Node>
<StgValue><ssdm name="msb_window_buffer_1_4"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32">
<![CDATA[
hls_label_14_begin:2  %msb_window_buffer_2_4 = load i32* %msb_window_buffer_2_1

]]></Node>
<StgValue><ssdm name="msb_window_buffer_2_4"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_14_begin:4  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @Loop_Tile_L_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_14_begin:5  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 72, i64 2025, i64 0)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_14_begin:39  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln112"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="16">
<![CDATA[
hls_label_14_begin:49  %msb_window_buffer_2_5 = load i32* %msb_inputs_V_addr, align 4

]]></Node>
<StgValue><ssdm name="msb_window_buffer_2_5"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
hls_label_14_begin:50  store i32 %msb_window_buffer_2_5, i32* %msb_line_buffer_1_V_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:56  %msb_partial_out_feat_32 = load i16* %msb_outputs_0_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_32"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:58  %msb_outputs_1_V_loa = load i16* %msb_outputs_1_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_1_V_loa"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:59  %select_ln129 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_32, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:60  %msb_partial_out_feat_33 = select i1 %icmp_ln129, i16 %msb_outputs_1_V_loa, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_33"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:62  %msb_partial_out_feat_34 = load i16* %msb_outputs_2_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_34"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:64  %msb_outputs_3_V_loa = load i16* %msb_outputs_3_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_3_V_loa"/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:65  %select_ln129_2 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_34, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_2"/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:66  %msb_partial_out_feat_35 = select i1 %icmp_ln129, i16 %msb_outputs_3_V_loa, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_35"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:68  %msb_partial_out_feat_36 = load i16* %msb_outputs_4_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_36"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:70  %msb_outputs_5_V_loa = load i16* %msb_outputs_5_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_5_V_loa"/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:71  %select_ln129_4 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_36, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_4"/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:72  %msb_partial_out_feat_37 = select i1 %icmp_ln129, i16 %msb_outputs_5_V_loa, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_37"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:74  %msb_partial_out_feat_38 = load i16* %msb_outputs_6_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_38"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:76  %msb_outputs_7_V_loa = load i16* %msb_outputs_7_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_7_V_loa"/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:77  %select_ln129_6 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_38, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_6"/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:78  %msb_partial_out_feat_39 = select i1 %icmp_ln129, i16 %msb_outputs_7_V_loa, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_39"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:80  %msb_partial_out_feat_40 = load i16* %msb_outputs_8_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_40"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:82  %msb_outputs_9_V_loa = load i16* %msb_outputs_9_V_add, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_9_V_loa"/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:83  %select_ln129_8 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_40, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_8"/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:84  %msb_partial_out_feat_41 = select i1 %icmp_ln129, i16 %msb_outputs_9_V_loa, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_41"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:86  %msb_partial_out_feat_42 = load i16* %msb_outputs_10_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_42"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:88  %msb_outputs_11_V_lo = load i16* %msb_outputs_11_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_11_V_lo"/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:89  %select_ln129_10 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_42, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_10"/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:90  %msb_partial_out_feat_43 = select i1 %icmp_ln129, i16 %msb_outputs_11_V_lo, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_43"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:92  %msb_partial_out_feat_44 = load i16* %msb_outputs_12_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_44"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:94  %msb_outputs_13_V_lo = load i16* %msb_outputs_13_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_13_V_lo"/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:95  %select_ln129_12 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_44, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_12"/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:96  %msb_partial_out_feat_45 = select i1 %icmp_ln129, i16 %msb_outputs_13_V_lo, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_45"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:98  %msb_partial_out_feat_46 = load i16* %msb_outputs_14_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_46"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:100  %msb_outputs_15_V_lo = load i16* %msb_outputs_15_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_15_V_lo"/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:101  %select_ln129_14 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_46, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_14"/></StgValue>
</operation>

<operation id="1575" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:102  %msb_partial_out_feat_47 = select i1 %icmp_ln129, i16 %msb_outputs_15_V_lo, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_47"/></StgValue>
</operation>

<operation id="1576" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:104  %msb_partial_out_feat_48 = load i16* %msb_outputs_16_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_48"/></StgValue>
</operation>

<operation id="1577" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:106  %msb_outputs_17_V_lo = load i16* %msb_outputs_17_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_17_V_lo"/></StgValue>
</operation>

<operation id="1578" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:107  %select_ln129_16 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_48, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_16"/></StgValue>
</operation>

<operation id="1579" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:108  %msb_partial_out_feat_49 = select i1 %icmp_ln129, i16 %msb_outputs_17_V_lo, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_49"/></StgValue>
</operation>

<operation id="1580" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:110  %msb_partial_out_feat_50 = load i16* %msb_outputs_18_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_50"/></StgValue>
</operation>

<operation id="1581" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:112  %msb_outputs_19_V_lo = load i16* %msb_outputs_19_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_19_V_lo"/></StgValue>
</operation>

<operation id="1582" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:113  %select_ln129_18 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_50, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_18"/></StgValue>
</operation>

<operation id="1583" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:114  %msb_partial_out_feat_51 = select i1 %icmp_ln129, i16 %msb_outputs_19_V_lo, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_51"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:116  %msb_partial_out_feat_52 = load i16* %msb_outputs_20_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_52"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:118  %msb_outputs_21_V_lo = load i16* %msb_outputs_21_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_21_V_lo"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:119  %select_ln129_20 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_52, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_20"/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:120  %msb_partial_out_feat_53 = select i1 %icmp_ln129, i16 %msb_outputs_21_V_lo, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_53"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:122  %msb_partial_out_feat_54 = load i16* %msb_outputs_22_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_54"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:124  %msb_outputs_23_V_lo = load i16* %msb_outputs_23_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_23_V_lo"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:125  %select_ln129_22 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_54, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_22"/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:126  %msb_partial_out_feat_55 = select i1 %icmp_ln129, i16 %msb_outputs_23_V_lo, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_55"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:128  %msb_partial_out_feat_56 = load i16* %msb_outputs_24_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_56"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:130  %msb_outputs_25_V_lo = load i16* %msb_outputs_25_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_25_V_lo"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:131  %select_ln129_24 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_56, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_24"/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:132  %msb_partial_out_feat_57 = select i1 %icmp_ln129, i16 %msb_outputs_25_V_lo, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_57"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:134  %msb_partial_out_feat_58 = load i16* %msb_outputs_26_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_58"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:136  %msb_outputs_27_V_lo = load i16* %msb_outputs_27_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_27_V_lo"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:137  %select_ln129_26 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_58, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_26"/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:138  %msb_partial_out_feat_59 = select i1 %icmp_ln129, i16 %msb_outputs_27_V_lo, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_59"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:140  %msb_partial_out_feat_60 = load i16* %msb_outputs_28_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_60"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:142  %msb_outputs_29_V_lo = load i16* %msb_outputs_29_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_29_V_lo"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:143  %select_ln129_28 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_60, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_28"/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:144  %msb_partial_out_feat_61 = select i1 %icmp_ln129, i16 %msb_outputs_29_V_lo, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_61"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:146  %msb_partial_out_feat_62 = load i16* %msb_outputs_30_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_62"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_begin:148  %msb_outputs_31_V_lo = load i16* %msb_outputs_31_V_ad, align 2

]]></Node>
<StgValue><ssdm name="msb_outputs_31_V_lo"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:149  %select_ln129_30 = select i1 %icmp_ln129, i16 %msb_partial_out_feat_62, i16 0

]]></Node>
<StgValue><ssdm name="select_ln129_30"/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_14_begin:150  %msb_partial_out_feat_63 = select i1 %icmp_ln129, i16 %msb_outputs_31_V_lo, i16 0

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_63"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_14_begin:154  store i32 %msb_window_buffer_2_5, i32* %msb_window_buffer_2_1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_14_begin:155  store i32 %msb_window_buffer_1_5, i32* %msb_window_buffer_1_1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.0.0.2:0  %p_062_2_0_0_1 = phi i9 [ %add_ln700_2, %4 ], [ %sext_ln144, %.preheader137.0.0.1 ], [ %sext_ln144, %3 ]

]]></Node>
<StgValue><ssdm name="p_062_2_0_0_1"/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.0.0.2:1  %sext_ln145 = sext i9 %p_062_2_0_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.0.0.2:2  br i1 %select_ln110_3, label %5, label %.preheader137.preheader.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_4, label %6, label %.preheader137.preheader.0.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1614" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_0_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_0_2"/></StgValue>
</operation>

<operation id="1615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_0_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_2"/></StgValue>
</operation>

<operation id="1616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_2 = zext i7 %shl_ln700_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="1617" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_3 = add i8 %zext_ln700_2, -32

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="1618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_1 = sext i8 %add_ln700_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="1619" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_4 = add i10 %sext_ln145, %sext_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="1620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.0.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1621" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_0_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_1"/></StgValue>
</operation>

<operation id="1622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_3 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_0_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_3"/></StgValue>
</operation>

<operation id="1623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_3 = zext i7 %shl_ln700_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_3"/></StgValue>
</operation>

<operation id="1624" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_5 = add i8 %zext_ln700_3, -32

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="1625" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_12 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_12"/></StgValue>
</operation>

<operation id="1626" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_7 = and i1 %icmp_ln145_12, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_7"/></StgValue>
</operation>

<operation id="1627" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_8 = and i1 %and_ln145_7, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_8"/></StgValue>
</operation>

<operation id="1628" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_0_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_1_1"/></StgValue>
</operation>

<operation id="1629" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_13 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_13"/></StgValue>
</operation>

<operation id="1630" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_9 = and i1 %select_ln110_6, %icmp_ln145_13

]]></Node>
<StgValue><ssdm name="and_ln145_9"/></StgValue>
</operation>

<operation id="1631" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_0_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_1_2"/></StgValue>
</operation>

<operation id="1632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.1.0.2:0  %p_062_2_1_0_1 = phi i9 [ %add_ln700_20, %22 ], [ %sext_ln145_2, %.preheader137.1.0.1 ], [ %sext_ln145_2, %21 ]

]]></Node>
<StgValue><ssdm name="p_062_2_1_0_1"/></StgValue>
</operation>

<operation id="1633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.1.0.2:1  %sext_ln145_3 = sext i9 %p_062_2_1_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_3"/></StgValue>
</operation>

<operation id="1634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.1.0.2:2  br i1 %select_ln110_3, label %23, label %.preheader137.preheader.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_19, label %24, label %.preheader137.preheader.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1636" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_1_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_0_2"/></StgValue>
</operation>

<operation id="1637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_10 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_1_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_10"/></StgValue>
</operation>

<operation id="1638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_11 = zext i7 %shl_ln700_10 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_11"/></StgValue>
</operation>

<operation id="1639" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_21 = add i8 %zext_ln700_11, -32

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="1640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_10 = sext i8 %add_ln700_21 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_10"/></StgValue>
</operation>

<operation id="1641" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_22 = add i10 %sext_ln145_3, %sext_ln700_10

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="1642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1643" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_1_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_1"/></StgValue>
</operation>

<operation id="1644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_11 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_11"/></StgValue>
</operation>

<operation id="1645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_12 = zext i7 %shl_ln700_11 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_12"/></StgValue>
</operation>

<operation id="1646" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_23 = add i8 %zext_ln700_12, -32

]]></Node>
<StgValue><ssdm name="add_ln700_23"/></StgValue>
</operation>

<operation id="1647" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_21 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_21"/></StgValue>
</operation>

<operation id="1648" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_22 = and i1 %icmp_ln145_21, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_22"/></StgValue>
</operation>

<operation id="1649" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_23 = and i1 %and_ln145_22, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_23"/></StgValue>
</operation>

<operation id="1650" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_1_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_1_1"/></StgValue>
</operation>

<operation id="1651" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_22 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_22"/></StgValue>
</operation>

<operation id="1652" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_24 = and i1 %select_ln110_6, %icmp_ln145_22

]]></Node>
<StgValue><ssdm name="and_ln145_24"/></StgValue>
</operation>

<operation id="1653" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_1_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_1_2"/></StgValue>
</operation>

<operation id="1654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.2.0.2:0  %p_062_2_2_0_1 = phi i9 [ %add_ln700_38, %40 ], [ %sext_ln145_5, %.preheader137.2.0.1 ], [ %sext_ln145_5, %39 ]

]]></Node>
<StgValue><ssdm name="p_062_2_2_0_1"/></StgValue>
</operation>

<operation id="1655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.2.0.2:1  %sext_ln145_6 = sext i9 %p_062_2_2_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_6"/></StgValue>
</operation>

<operation id="1656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.2.0.2:2  br i1 %select_ln110_3, label %41, label %.preheader137.preheader.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_34, label %42, label %.preheader137.preheader.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1658" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_2_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_0_2"/></StgValue>
</operation>

<operation id="1659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_19 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_2_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_19"/></StgValue>
</operation>

<operation id="1660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_20 = zext i7 %shl_ln700_19 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_20"/></StgValue>
</operation>

<operation id="1661" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_39 = add i8 %zext_ln700_20, -32

]]></Node>
<StgValue><ssdm name="add_ln700_39"/></StgValue>
</operation>

<operation id="1662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_19 = sext i8 %add_ln700_39 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_19"/></StgValue>
</operation>

<operation id="1663" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_40 = add i10 %sext_ln145_6, %sext_ln700_19

]]></Node>
<StgValue><ssdm name="add_ln700_40"/></StgValue>
</operation>

<operation id="1664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1665" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_2_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_1"/></StgValue>
</operation>

<operation id="1666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_20 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_20"/></StgValue>
</operation>

<operation id="1667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_21 = zext i7 %shl_ln700_20 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_21"/></StgValue>
</operation>

<operation id="1668" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_41 = add i8 %zext_ln700_21, -32

]]></Node>
<StgValue><ssdm name="add_ln700_41"/></StgValue>
</operation>

<operation id="1669" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_30 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_30"/></StgValue>
</operation>

<operation id="1670" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_37 = and i1 %icmp_ln145_30, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_37"/></StgValue>
</operation>

<operation id="1671" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_38 = and i1 %and_ln145_37, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_38"/></StgValue>
</operation>

<operation id="1672" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_2_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_1_1"/></StgValue>
</operation>

<operation id="1673" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_31 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_31"/></StgValue>
</operation>

<operation id="1674" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_39 = and i1 %select_ln110_6, %icmp_ln145_31

]]></Node>
<StgValue><ssdm name="and_ln145_39"/></StgValue>
</operation>

<operation id="1675" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_2_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_1_2"/></StgValue>
</operation>

<operation id="1676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.3.0.2:0  %p_062_2_3_0_1 = phi i9 [ %add_ln700_56, %58 ], [ %sext_ln145_8, %.preheader137.3.0.1 ], [ %sext_ln145_8, %57 ]

]]></Node>
<StgValue><ssdm name="p_062_2_3_0_1"/></StgValue>
</operation>

<operation id="1677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.3.0.2:1  %sext_ln145_9 = sext i9 %p_062_2_3_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_9"/></StgValue>
</operation>

<operation id="1678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.3.0.2:2  br i1 %select_ln110_3, label %59, label %.preheader137.preheader.3.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_49, label %60, label %.preheader137.preheader.3.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1680" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_3_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_0_2"/></StgValue>
</operation>

<operation id="1681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_28 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_3_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_28"/></StgValue>
</operation>

<operation id="1682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_29 = zext i7 %shl_ln700_28 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_29"/></StgValue>
</operation>

<operation id="1683" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_57 = add i8 %zext_ln700_29, -32

]]></Node>
<StgValue><ssdm name="add_ln700_57"/></StgValue>
</operation>

<operation id="1684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_28 = sext i8 %add_ln700_57 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_28"/></StgValue>
</operation>

<operation id="1685" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_58 = add i10 %sext_ln145_9, %sext_ln700_28

]]></Node>
<StgValue><ssdm name="add_ln700_58"/></StgValue>
</operation>

<operation id="1686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.3.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1687" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_3_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_1"/></StgValue>
</operation>

<operation id="1688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_29 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_3_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_29"/></StgValue>
</operation>

<operation id="1689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_30 = zext i7 %shl_ln700_29 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_30"/></StgValue>
</operation>

<operation id="1690" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_59 = add i8 %zext_ln700_30, -32

]]></Node>
<StgValue><ssdm name="add_ln700_59"/></StgValue>
</operation>

<operation id="1691" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_39 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_39"/></StgValue>
</operation>

<operation id="1692" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_52 = and i1 %icmp_ln145_39, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_52"/></StgValue>
</operation>

<operation id="1693" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_53 = and i1 %and_ln145_52, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_53"/></StgValue>
</operation>

<operation id="1694" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_3_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_1_1"/></StgValue>
</operation>

<operation id="1695" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_40 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_40"/></StgValue>
</operation>

<operation id="1696" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_54 = and i1 %select_ln110_6, %icmp_ln145_40

]]></Node>
<StgValue><ssdm name="and_ln145_54"/></StgValue>
</operation>

<operation id="1697" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_3_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_1_2"/></StgValue>
</operation>

<operation id="1698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.4.0.2:0  %p_062_2_4_0_1 = phi i9 [ %add_ln700_74, %76 ], [ %sext_ln145_11, %.preheader137.4.0.1 ], [ %sext_ln145_11, %75 ]

]]></Node>
<StgValue><ssdm name="p_062_2_4_0_1"/></StgValue>
</operation>

<operation id="1699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.4.0.2:1  %sext_ln145_12 = sext i9 %p_062_2_4_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_12"/></StgValue>
</operation>

<operation id="1700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.4.0.2:2  br i1 %select_ln110_3, label %77, label %.preheader137.preheader.4.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_64, label %78, label %.preheader137.preheader.4.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1702" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_4_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_0_2"/></StgValue>
</operation>

<operation id="1703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_37 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_4_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_37"/></StgValue>
</operation>

<operation id="1704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_38 = zext i7 %shl_ln700_37 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_38"/></StgValue>
</operation>

<operation id="1705" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_75 = add i8 %zext_ln700_38, -32

]]></Node>
<StgValue><ssdm name="add_ln700_75"/></StgValue>
</operation>

<operation id="1706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_37 = sext i8 %add_ln700_75 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_37"/></StgValue>
</operation>

<operation id="1707" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_76 = add i10 %sext_ln145_12, %sext_ln700_37

]]></Node>
<StgValue><ssdm name="add_ln700_76"/></StgValue>
</operation>

<operation id="1708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.4.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1709" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_4_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_1"/></StgValue>
</operation>

<operation id="1710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_38 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_4_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_38"/></StgValue>
</operation>

<operation id="1711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_39 = zext i7 %shl_ln700_38 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_39"/></StgValue>
</operation>

<operation id="1712" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_77 = add i8 %zext_ln700_39, -32

]]></Node>
<StgValue><ssdm name="add_ln700_77"/></StgValue>
</operation>

<operation id="1713" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_48 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_48"/></StgValue>
</operation>

<operation id="1714" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_67 = and i1 %icmp_ln145_48, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_67"/></StgValue>
</operation>

<operation id="1715" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_68 = and i1 %and_ln145_67, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_68"/></StgValue>
</operation>

<operation id="1716" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_4_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_1_1"/></StgValue>
</operation>

<operation id="1717" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_49 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_49"/></StgValue>
</operation>

<operation id="1718" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_69 = and i1 %select_ln110_6, %icmp_ln145_49

]]></Node>
<StgValue><ssdm name="and_ln145_69"/></StgValue>
</operation>

<operation id="1719" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_4_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_1_2"/></StgValue>
</operation>

<operation id="1720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.5.0.2:0  %p_062_2_5_0_1 = phi i9 [ %add_ln700_92, %94 ], [ %sext_ln145_14, %.preheader137.5.0.1 ], [ %sext_ln145_14, %93 ]

]]></Node>
<StgValue><ssdm name="p_062_2_5_0_1"/></StgValue>
</operation>

<operation id="1721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.5.0.2:1  %sext_ln145_15 = sext i9 %p_062_2_5_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_15"/></StgValue>
</operation>

<operation id="1722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.5.0.2:2  br i1 %select_ln110_3, label %95, label %.preheader137.preheader.5.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_79, label %96, label %.preheader137.preheader.5.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1724" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_5_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_0_2"/></StgValue>
</operation>

<operation id="1725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_46 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_5_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_46"/></StgValue>
</operation>

<operation id="1726" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_47 = zext i7 %shl_ln700_46 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_47"/></StgValue>
</operation>

<operation id="1727" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_93 = add i8 %zext_ln700_47, -32

]]></Node>
<StgValue><ssdm name="add_ln700_93"/></StgValue>
</operation>

<operation id="1728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_46 = sext i8 %add_ln700_93 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_46"/></StgValue>
</operation>

<operation id="1729" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_94 = add i10 %sext_ln145_15, %sext_ln700_46

]]></Node>
<StgValue><ssdm name="add_ln700_94"/></StgValue>
</operation>

<operation id="1730" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.5.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1731" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_5_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_1"/></StgValue>
</operation>

<operation id="1732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_47 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_5_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_47"/></StgValue>
</operation>

<operation id="1733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_48 = zext i7 %shl_ln700_47 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_48"/></StgValue>
</operation>

<operation id="1734" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_95 = add i8 %zext_ln700_48, -32

]]></Node>
<StgValue><ssdm name="add_ln700_95"/></StgValue>
</operation>

<operation id="1735" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_57 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_57"/></StgValue>
</operation>

<operation id="1736" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_82 = and i1 %icmp_ln145_57, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_82"/></StgValue>
</operation>

<operation id="1737" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_83 = and i1 %and_ln145_82, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_83"/></StgValue>
</operation>

<operation id="1738" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_5_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_1_1"/></StgValue>
</operation>

<operation id="1739" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_58 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_58"/></StgValue>
</operation>

<operation id="1740" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_84 = and i1 %select_ln110_6, %icmp_ln145_58

]]></Node>
<StgValue><ssdm name="and_ln145_84"/></StgValue>
</operation>

<operation id="1741" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_5_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_1_2"/></StgValue>
</operation>

<operation id="1742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.6.0.2:0  %p_062_2_6_0_1 = phi i9 [ %add_ln700_110, %112 ], [ %sext_ln145_17, %.preheader137.6.0.1 ], [ %sext_ln145_17, %111 ]

]]></Node>
<StgValue><ssdm name="p_062_2_6_0_1"/></StgValue>
</operation>

<operation id="1743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.6.0.2:1  %sext_ln145_18 = sext i9 %p_062_2_6_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_18"/></StgValue>
</operation>

<operation id="1744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.6.0.2:2  br i1 %select_ln110_3, label %113, label %.preheader137.preheader.6.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_94, label %114, label %.preheader137.preheader.6.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1746" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_6_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_0_2"/></StgValue>
</operation>

<operation id="1747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_55 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_6_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_55"/></StgValue>
</operation>

<operation id="1748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_56 = zext i7 %shl_ln700_55 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_56"/></StgValue>
</operation>

<operation id="1749" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_111 = add i8 %zext_ln700_56, -32

]]></Node>
<StgValue><ssdm name="add_ln700_111"/></StgValue>
</operation>

<operation id="1750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_55 = sext i8 %add_ln700_111 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_55"/></StgValue>
</operation>

<operation id="1751" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_112 = add i10 %sext_ln145_18, %sext_ln700_55

]]></Node>
<StgValue><ssdm name="add_ln700_112"/></StgValue>
</operation>

<operation id="1752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.6.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1753" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_6_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_1"/></StgValue>
</operation>

<operation id="1754" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_56 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_6_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_56"/></StgValue>
</operation>

<operation id="1755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_57 = zext i7 %shl_ln700_56 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_57"/></StgValue>
</operation>

<operation id="1756" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_113 = add i8 %zext_ln700_57, -32

]]></Node>
<StgValue><ssdm name="add_ln700_113"/></StgValue>
</operation>

<operation id="1757" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_66 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_66"/></StgValue>
</operation>

<operation id="1758" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_97 = and i1 %icmp_ln145_66, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_97"/></StgValue>
</operation>

<operation id="1759" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_98 = and i1 %and_ln145_97, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_98"/></StgValue>
</operation>

<operation id="1760" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_6_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_1_1"/></StgValue>
</operation>

<operation id="1761" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_67 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_67"/></StgValue>
</operation>

<operation id="1762" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_99 = and i1 %select_ln110_6, %icmp_ln145_67

]]></Node>
<StgValue><ssdm name="and_ln145_99"/></StgValue>
</operation>

<operation id="1763" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_6_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_1_2"/></StgValue>
</operation>

<operation id="1764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.7.0.2:0  %p_062_2_7_0_1 = phi i9 [ %add_ln700_128, %130 ], [ %sext_ln145_20, %.preheader137.7.0.1 ], [ %sext_ln145_20, %129 ]

]]></Node>
<StgValue><ssdm name="p_062_2_7_0_1"/></StgValue>
</operation>

<operation id="1765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.7.0.2:1  %sext_ln145_21 = sext i9 %p_062_2_7_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_21"/></StgValue>
</operation>

<operation id="1766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.7.0.2:2  br i1 %select_ln110_3, label %131, label %.preheader137.preheader.7.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_109, label %132, label %.preheader137.preheader.7.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1768" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_7_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_0_2"/></StgValue>
</operation>

<operation id="1769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_64 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_7_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_64"/></StgValue>
</operation>

<operation id="1770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_65 = zext i7 %shl_ln700_64 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_65"/></StgValue>
</operation>

<operation id="1771" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_129 = add i8 %zext_ln700_65, -32

]]></Node>
<StgValue><ssdm name="add_ln700_129"/></StgValue>
</operation>

<operation id="1772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_64 = sext i8 %add_ln700_129 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_64"/></StgValue>
</operation>

<operation id="1773" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_130 = add i10 %sext_ln145_21, %sext_ln700_64

]]></Node>
<StgValue><ssdm name="add_ln700_130"/></StgValue>
</operation>

<operation id="1774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.7.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_7_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_1"/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_65 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_7_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_65"/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_66 = zext i7 %shl_ln700_65 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_66"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_131 = add i8 %zext_ln700_66, -32

]]></Node>
<StgValue><ssdm name="add_ln700_131"/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_75 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_75"/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_112 = and i1 %icmp_ln145_75, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_112"/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_113 = and i1 %and_ln145_112, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_113"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_7_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_1_1"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_76 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_76"/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_114 = and i1 %select_ln110_6, %icmp_ln145_76

]]></Node>
<StgValue><ssdm name="and_ln145_114"/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_7_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_1_2"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.8.0.2:0  %p_062_2_8_0_1 = phi i9 [ %add_ln700_146, %148 ], [ %sext_ln145_23, %.preheader137.8.0.1 ], [ %sext_ln145_23, %147 ]

]]></Node>
<StgValue><ssdm name="p_062_2_8_0_1"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.8.0.2:1  %sext_ln145_24 = sext i9 %p_062_2_8_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_24"/></StgValue>
</operation>

<operation id="1788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.8.0.2:2  br i1 %select_ln110_3, label %149, label %.preheader137.preheader.8.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_124, label %150, label %.preheader137.preheader.8.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1790" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_8_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_0_2"/></StgValue>
</operation>

<operation id="1791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_73 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_8_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_73"/></StgValue>
</operation>

<operation id="1792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_74 = zext i7 %shl_ln700_73 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_74"/></StgValue>
</operation>

<operation id="1793" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_147 = add i8 %zext_ln700_74, -32

]]></Node>
<StgValue><ssdm name="add_ln700_147"/></StgValue>
</operation>

<operation id="1794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_73 = sext i8 %add_ln700_147 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_73"/></StgValue>
</operation>

<operation id="1795" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_148 = add i10 %sext_ln145_24, %sext_ln700_73

]]></Node>
<StgValue><ssdm name="add_ln700_148"/></StgValue>
</operation>

<operation id="1796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.8.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1797" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_8_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_1"/></StgValue>
</operation>

<operation id="1798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_74 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_8_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_74"/></StgValue>
</operation>

<operation id="1799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_75 = zext i7 %shl_ln700_74 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_75"/></StgValue>
</operation>

<operation id="1800" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_149 = add i8 %zext_ln700_75, -32

]]></Node>
<StgValue><ssdm name="add_ln700_149"/></StgValue>
</operation>

<operation id="1801" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_84 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_84"/></StgValue>
</operation>

<operation id="1802" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_127 = and i1 %icmp_ln145_84, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_127"/></StgValue>
</operation>

<operation id="1803" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_128 = and i1 %and_ln145_127, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_128"/></StgValue>
</operation>

<operation id="1804" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_8_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_1_1"/></StgValue>
</operation>

<operation id="1805" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_85 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_85"/></StgValue>
</operation>

<operation id="1806" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_129 = and i1 %select_ln110_6, %icmp_ln145_85

]]></Node>
<StgValue><ssdm name="and_ln145_129"/></StgValue>
</operation>

<operation id="1807" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_8_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_1_2"/></StgValue>
</operation>

<operation id="1808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.9.0.2:0  %p_062_2_9_0_1 = phi i9 [ %add_ln700_164, %166 ], [ %sext_ln145_26, %.preheader137.9.0.1 ], [ %sext_ln145_26, %165 ]

]]></Node>
<StgValue><ssdm name="p_062_2_9_0_1"/></StgValue>
</operation>

<operation id="1809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.9.0.2:1  %sext_ln145_27 = sext i9 %p_062_2_9_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_27"/></StgValue>
</operation>

<operation id="1810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.9.0.2:2  br i1 %select_ln110_3, label %167, label %.preheader137.preheader.9.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_139, label %168, label %.preheader137.preheader.9.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1812" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_9_0_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_0_2"/></StgValue>
</operation>

<operation id="1813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_82 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_9_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_82"/></StgValue>
</operation>

<operation id="1814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_83 = zext i7 %shl_ln700_82 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_83"/></StgValue>
</operation>

<operation id="1815" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_165 = add i8 %zext_ln700_83, -32

]]></Node>
<StgValue><ssdm name="add_ln700_165"/></StgValue>
</operation>

<operation id="1816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_82 = sext i8 %add_ln700_165 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_82"/></StgValue>
</operation>

<operation id="1817" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_166 = add i10 %sext_ln145_27, %sext_ln700_82

]]></Node>
<StgValue><ssdm name="add_ln700_166"/></StgValue>
</operation>

<operation id="1818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.9.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1819" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_9_1_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_1"/></StgValue>
</operation>

<operation id="1820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_83 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_9_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_83"/></StgValue>
</operation>

<operation id="1821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_84 = zext i7 %shl_ln700_83 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_84"/></StgValue>
</operation>

<operation id="1822" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_167 = add i8 %zext_ln700_84, -32

]]></Node>
<StgValue><ssdm name="add_ln700_167"/></StgValue>
</operation>

<operation id="1823" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_93 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_93"/></StgValue>
</operation>

<operation id="1824" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_142 = and i1 %icmp_ln145_93, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_142"/></StgValue>
</operation>

<operation id="1825" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_143 = and i1 %and_ln145_142, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_143"/></StgValue>
</operation>

<operation id="1826" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_9_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_1_1"/></StgValue>
</operation>

<operation id="1827" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_94 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_94"/></StgValue>
</operation>

<operation id="1828" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_144 = and i1 %select_ln110_6, %icmp_ln145_94

]]></Node>
<StgValue><ssdm name="and_ln145_144"/></StgValue>
</operation>

<operation id="1829" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_9_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_1_2"/></StgValue>
</operation>

<operation id="1830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.10.0.2:0  %p_062_2_10_0_1 = phi i9 [ %add_ln700_182, %184 ], [ %sext_ln145_29, %.preheader137.10.0.1 ], [ %sext_ln145_29, %183 ]

]]></Node>
<StgValue><ssdm name="p_062_2_10_0_1"/></StgValue>
</operation>

<operation id="1831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.10.0.2:1  %sext_ln145_30 = sext i9 %p_062_2_10_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_30"/></StgValue>
</operation>

<operation id="1832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.10.0.2:2  br i1 %select_ln110_3, label %185, label %.preheader137.preheader.10.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_154, label %186, label %.preheader137.preheader.10.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1834" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_10_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_0_2"/></StgValue>
</operation>

<operation id="1835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_91 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_10_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_91"/></StgValue>
</operation>

<operation id="1836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_92 = zext i7 %shl_ln700_91 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_92"/></StgValue>
</operation>

<operation id="1837" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_183 = add i8 %zext_ln700_92, -32

]]></Node>
<StgValue><ssdm name="add_ln700_183"/></StgValue>
</operation>

<operation id="1838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_91 = sext i8 %add_ln700_183 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_91"/></StgValue>
</operation>

<operation id="1839" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_184 = add i10 %sext_ln145_30, %sext_ln700_91

]]></Node>
<StgValue><ssdm name="add_ln700_184"/></StgValue>
</operation>

<operation id="1840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.10.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1841" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_10_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_1"/></StgValue>
</operation>

<operation id="1842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_92 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_10_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_92"/></StgValue>
</operation>

<operation id="1843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_93 = zext i7 %shl_ln700_92 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_93"/></StgValue>
</operation>

<operation id="1844" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_185 = add i8 %zext_ln700_93, -32

]]></Node>
<StgValue><ssdm name="add_ln700_185"/></StgValue>
</operation>

<operation id="1845" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_102 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_102"/></StgValue>
</operation>

<operation id="1846" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_157 = and i1 %icmp_ln145_102, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_157"/></StgValue>
</operation>

<operation id="1847" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_158 = and i1 %and_ln145_157, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_158"/></StgValue>
</operation>

<operation id="1848" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_10_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_1_1"/></StgValue>
</operation>

<operation id="1849" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_103 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_103"/></StgValue>
</operation>

<operation id="1850" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_159 = and i1 %select_ln110_6, %icmp_ln145_103

]]></Node>
<StgValue><ssdm name="and_ln145_159"/></StgValue>
</operation>

<operation id="1851" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_10_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_1_2"/></StgValue>
</operation>

<operation id="1852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.11.0.2:0  %p_062_2_11_0_1 = phi i9 [ %add_ln700_200, %202 ], [ %sext_ln145_32, %.preheader137.11.0.1 ], [ %sext_ln145_32, %201 ]

]]></Node>
<StgValue><ssdm name="p_062_2_11_0_1"/></StgValue>
</operation>

<operation id="1853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.11.0.2:1  %sext_ln145_33 = sext i9 %p_062_2_11_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_33"/></StgValue>
</operation>

<operation id="1854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.11.0.2:2  br i1 %select_ln110_3, label %203, label %.preheader137.preheader.11.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_169, label %204, label %.preheader137.preheader.11.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1856" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_11_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_0_2"/></StgValue>
</operation>

<operation id="1857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_100 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_11_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_100"/></StgValue>
</operation>

<operation id="1858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_101 = zext i7 %shl_ln700_100 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_101"/></StgValue>
</operation>

<operation id="1859" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_201 = add i8 %zext_ln700_101, -32

]]></Node>
<StgValue><ssdm name="add_ln700_201"/></StgValue>
</operation>

<operation id="1860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_100 = sext i8 %add_ln700_201 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_100"/></StgValue>
</operation>

<operation id="1861" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_202 = add i10 %sext_ln145_33, %sext_ln700_100

]]></Node>
<StgValue><ssdm name="add_ln700_202"/></StgValue>
</operation>

<operation id="1862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.11.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1863" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_11_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_1"/></StgValue>
</operation>

<operation id="1864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_101 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_11_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_101"/></StgValue>
</operation>

<operation id="1865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_102 = zext i7 %shl_ln700_101 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_102"/></StgValue>
</operation>

<operation id="1866" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_203 = add i8 %zext_ln700_102, -32

]]></Node>
<StgValue><ssdm name="add_ln700_203"/></StgValue>
</operation>

<operation id="1867" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_111 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_111"/></StgValue>
</operation>

<operation id="1868" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_172 = and i1 %icmp_ln145_111, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_172"/></StgValue>
</operation>

<operation id="1869" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_173 = and i1 %and_ln145_172, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_173"/></StgValue>
</operation>

<operation id="1870" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_11_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_1_1"/></StgValue>
</operation>

<operation id="1871" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_112 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_112"/></StgValue>
</operation>

<operation id="1872" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_174 = and i1 %select_ln110_6, %icmp_ln145_112

]]></Node>
<StgValue><ssdm name="and_ln145_174"/></StgValue>
</operation>

<operation id="1873" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_11_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_1_2"/></StgValue>
</operation>

<operation id="1874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.12.0.2:0  %p_062_2_12_0_1 = phi i9 [ %add_ln700_218, %220 ], [ %sext_ln145_35, %.preheader137.12.0.1 ], [ %sext_ln145_35, %219 ]

]]></Node>
<StgValue><ssdm name="p_062_2_12_0_1"/></StgValue>
</operation>

<operation id="1875" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.12.0.2:1  %sext_ln145_36 = sext i9 %p_062_2_12_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_36"/></StgValue>
</operation>

<operation id="1876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.12.0.2:2  br i1 %select_ln110_3, label %221, label %.preheader137.preheader.12.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_184, label %222, label %.preheader137.preheader.12.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1878" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_12_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_0_2"/></StgValue>
</operation>

<operation id="1879" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_109 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_12_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_109"/></StgValue>
</operation>

<operation id="1880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_110 = zext i7 %shl_ln700_109 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_110"/></StgValue>
</operation>

<operation id="1881" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_219 = add i8 %zext_ln700_110, -32

]]></Node>
<StgValue><ssdm name="add_ln700_219"/></StgValue>
</operation>

<operation id="1882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_109 = sext i8 %add_ln700_219 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_109"/></StgValue>
</operation>

<operation id="1883" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_220 = add i10 %sext_ln145_36, %sext_ln700_109

]]></Node>
<StgValue><ssdm name="add_ln700_220"/></StgValue>
</operation>

<operation id="1884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.12.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1885" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_12_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_1"/></StgValue>
</operation>

<operation id="1886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_110 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_12_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_110"/></StgValue>
</operation>

<operation id="1887" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_111 = zext i7 %shl_ln700_110 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_111"/></StgValue>
</operation>

<operation id="1888" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_221 = add i8 %zext_ln700_111, -32

]]></Node>
<StgValue><ssdm name="add_ln700_221"/></StgValue>
</operation>

<operation id="1889" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_120 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_120"/></StgValue>
</operation>

<operation id="1890" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_187 = and i1 %icmp_ln145_120, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_187"/></StgValue>
</operation>

<operation id="1891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_188 = and i1 %and_ln145_187, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_188"/></StgValue>
</operation>

<operation id="1892" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_12_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_1_1"/></StgValue>
</operation>

<operation id="1893" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_121 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_121"/></StgValue>
</operation>

<operation id="1894" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_189 = and i1 %select_ln110_6, %icmp_ln145_121

]]></Node>
<StgValue><ssdm name="and_ln145_189"/></StgValue>
</operation>

<operation id="1895" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_12_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_1_2"/></StgValue>
</operation>

<operation id="1896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.13.0.2:0  %p_062_2_13_0_1 = phi i9 [ %add_ln700_236, %238 ], [ %sext_ln145_38, %.preheader137.13.0.1 ], [ %sext_ln145_38, %237 ]

]]></Node>
<StgValue><ssdm name="p_062_2_13_0_1"/></StgValue>
</operation>

<operation id="1897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.13.0.2:1  %sext_ln145_39 = sext i9 %p_062_2_13_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_39"/></StgValue>
</operation>

<operation id="1898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.13.0.2:2  br i1 %select_ln110_3, label %239, label %.preheader137.preheader.13.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1899" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_199, label %240, label %.preheader137.preheader.13.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1900" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_13_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_0_2"/></StgValue>
</operation>

<operation id="1901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_118 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_13_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_118"/></StgValue>
</operation>

<operation id="1902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_119 = zext i7 %shl_ln700_118 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_119"/></StgValue>
</operation>

<operation id="1903" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_237 = add i8 %zext_ln700_119, -32

]]></Node>
<StgValue><ssdm name="add_ln700_237"/></StgValue>
</operation>

<operation id="1904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_118 = sext i8 %add_ln700_237 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_118"/></StgValue>
</operation>

<operation id="1905" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_238 = add i10 %sext_ln145_39, %sext_ln700_118

]]></Node>
<StgValue><ssdm name="add_ln700_238"/></StgValue>
</operation>

<operation id="1906" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.13.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1907" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_13_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_1"/></StgValue>
</operation>

<operation id="1908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_119 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_13_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_119"/></StgValue>
</operation>

<operation id="1909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_120 = zext i7 %shl_ln700_119 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_120"/></StgValue>
</operation>

<operation id="1910" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_239 = add i8 %zext_ln700_120, -32

]]></Node>
<StgValue><ssdm name="add_ln700_239"/></StgValue>
</operation>

<operation id="1911" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_129 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_129"/></StgValue>
</operation>

<operation id="1912" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_202 = and i1 %icmp_ln145_129, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_202"/></StgValue>
</operation>

<operation id="1913" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_203 = and i1 %and_ln145_202, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_203"/></StgValue>
</operation>

<operation id="1914" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_13_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_1_1"/></StgValue>
</operation>

<operation id="1915" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_130 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_130"/></StgValue>
</operation>

<operation id="1916" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_204 = and i1 %select_ln110_6, %icmp_ln145_130

]]></Node>
<StgValue><ssdm name="and_ln145_204"/></StgValue>
</operation>

<operation id="1917" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_13_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_1_2"/></StgValue>
</operation>

<operation id="1918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.14.0.2:0  %p_062_2_14_0_1 = phi i9 [ %add_ln700_254, %256 ], [ %sext_ln145_41, %.preheader137.14.0.1 ], [ %sext_ln145_41, %255 ]

]]></Node>
<StgValue><ssdm name="p_062_2_14_0_1"/></StgValue>
</operation>

<operation id="1919" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.14.0.2:1  %sext_ln145_42 = sext i9 %p_062_2_14_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_42"/></StgValue>
</operation>

<operation id="1920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.14.0.2:2  br i1 %select_ln110_3, label %257, label %.preheader137.preheader.14.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_214, label %258, label %.preheader137.preheader.14.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1922" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_14_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_0_2"/></StgValue>
</operation>

<operation id="1923" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_127 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_14_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_127"/></StgValue>
</operation>

<operation id="1924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_128 = zext i7 %shl_ln700_127 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_128"/></StgValue>
</operation>

<operation id="1925" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_255 = add i8 %zext_ln700_128, -32

]]></Node>
<StgValue><ssdm name="add_ln700_255"/></StgValue>
</operation>

<operation id="1926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_127 = sext i8 %add_ln700_255 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_127"/></StgValue>
</operation>

<operation id="1927" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_256 = add i10 %sext_ln145_42, %sext_ln700_127

]]></Node>
<StgValue><ssdm name="add_ln700_256"/></StgValue>
</operation>

<operation id="1928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_214" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.14.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1929" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_14_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_1"/></StgValue>
</operation>

<operation id="1930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_128 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_14_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_128"/></StgValue>
</operation>

<operation id="1931" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_129 = zext i7 %shl_ln700_128 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_129"/></StgValue>
</operation>

<operation id="1932" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_257 = add i8 %zext_ln700_129, -32

]]></Node>
<StgValue><ssdm name="add_ln700_257"/></StgValue>
</operation>

<operation id="1933" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_138 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_138"/></StgValue>
</operation>

<operation id="1934" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_217 = and i1 %icmp_ln145_138, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_217"/></StgValue>
</operation>

<operation id="1935" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_218 = and i1 %and_ln145_217, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_218"/></StgValue>
</operation>

<operation id="1936" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_14_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_1_1"/></StgValue>
</operation>

<operation id="1937" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_139 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_139"/></StgValue>
</operation>

<operation id="1938" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_219 = and i1 %select_ln110_6, %icmp_ln145_139

]]></Node>
<StgValue><ssdm name="and_ln145_219"/></StgValue>
</operation>

<operation id="1939" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_14_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_1_2"/></StgValue>
</operation>

<operation id="1940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.15.0.2:0  %p_062_2_15_0_1 = phi i9 [ %add_ln700_272, %274 ], [ %sext_ln145_44, %.preheader137.15.0.1 ], [ %sext_ln145_44, %273 ]

]]></Node>
<StgValue><ssdm name="p_062_2_15_0_1"/></StgValue>
</operation>

<operation id="1941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.15.0.2:1  %sext_ln145_45 = sext i9 %p_062_2_15_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_45"/></StgValue>
</operation>

<operation id="1942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.15.0.2:2  br i1 %select_ln110_3, label %275, label %.preheader137.preheader.15.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1943" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_229, label %276, label %.preheader137.preheader.15.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1944" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_15_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_0_2"/></StgValue>
</operation>

<operation id="1945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_136 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_15_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_136"/></StgValue>
</operation>

<operation id="1946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_137 = zext i7 %shl_ln700_136 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_137"/></StgValue>
</operation>

<operation id="1947" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_273 = add i8 %zext_ln700_137, -32

]]></Node>
<StgValue><ssdm name="add_ln700_273"/></StgValue>
</operation>

<operation id="1948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_136 = sext i8 %add_ln700_273 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_136"/></StgValue>
</operation>

<operation id="1949" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_274 = add i10 %sext_ln145_45, %sext_ln700_136

]]></Node>
<StgValue><ssdm name="add_ln700_274"/></StgValue>
</operation>

<operation id="1950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.15.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1951" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_15_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_1"/></StgValue>
</operation>

<operation id="1952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_137 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_15_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_137"/></StgValue>
</operation>

<operation id="1953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_138 = zext i7 %shl_ln700_137 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_138"/></StgValue>
</operation>

<operation id="1954" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_275 = add i8 %zext_ln700_138, -32

]]></Node>
<StgValue><ssdm name="add_ln700_275"/></StgValue>
</operation>

<operation id="1955" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_147 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_147"/></StgValue>
</operation>

<operation id="1956" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_232 = and i1 %icmp_ln145_147, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_232"/></StgValue>
</operation>

<operation id="1957" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_233 = and i1 %and_ln145_232, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_233"/></StgValue>
</operation>

<operation id="1958" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_15_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_1_1"/></StgValue>
</operation>

<operation id="1959" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_148 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_148"/></StgValue>
</operation>

<operation id="1960" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_234 = and i1 %select_ln110_6, %icmp_ln145_148

]]></Node>
<StgValue><ssdm name="and_ln145_234"/></StgValue>
</operation>

<operation id="1961" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_15_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_1_2"/></StgValue>
</operation>

<operation id="1962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.16.0.2:0  %p_062_2_16_0_1 = phi i9 [ %add_ln700_290, %292 ], [ %sext_ln145_47, %.preheader137.16.0.1 ], [ %sext_ln145_47, %291 ]

]]></Node>
<StgValue><ssdm name="p_062_2_16_0_1"/></StgValue>
</operation>

<operation id="1963" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.16.0.2:1  %sext_ln145_48 = sext i9 %p_062_2_16_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_48"/></StgValue>
</operation>

<operation id="1964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.16.0.2:2  br i1 %select_ln110_3, label %293, label %.preheader137.preheader.16.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_244, label %294, label %.preheader137.preheader.16.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1966" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_16_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_0_2"/></StgValue>
</operation>

<operation id="1967" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_145 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_16_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_145"/></StgValue>
</operation>

<operation id="1968" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_146 = zext i7 %shl_ln700_145 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_146"/></StgValue>
</operation>

<operation id="1969" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_291 = add i8 %zext_ln700_146, -32

]]></Node>
<StgValue><ssdm name="add_ln700_291"/></StgValue>
</operation>

<operation id="1970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_145 = sext i8 %add_ln700_291 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_145"/></StgValue>
</operation>

<operation id="1971" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_292 = add i10 %sext_ln145_48, %sext_ln700_145

]]></Node>
<StgValue><ssdm name="add_ln700_292"/></StgValue>
</operation>

<operation id="1972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.16.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1973" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_16_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_1"/></StgValue>
</operation>

<operation id="1974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_146 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_16_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_146"/></StgValue>
</operation>

<operation id="1975" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_147 = zext i7 %shl_ln700_146 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_147"/></StgValue>
</operation>

<operation id="1976" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_293 = add i8 %zext_ln700_147, -32

]]></Node>
<StgValue><ssdm name="add_ln700_293"/></StgValue>
</operation>

<operation id="1977" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_156 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_156"/></StgValue>
</operation>

<operation id="1978" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_247 = and i1 %icmp_ln145_156, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_247"/></StgValue>
</operation>

<operation id="1979" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_248 = and i1 %and_ln145_247, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_248"/></StgValue>
</operation>

<operation id="1980" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_16_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_1_1"/></StgValue>
</operation>

<operation id="1981" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_157 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_157"/></StgValue>
</operation>

<operation id="1982" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_249 = and i1 %select_ln110_6, %icmp_ln145_157

]]></Node>
<StgValue><ssdm name="and_ln145_249"/></StgValue>
</operation>

<operation id="1983" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_16_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_1_2"/></StgValue>
</operation>

<operation id="1984" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.17.0.2:0  %p_062_2_17_0_1 = phi i9 [ %add_ln700_308, %310 ], [ %sext_ln145_50, %.preheader137.17.0.1 ], [ %sext_ln145_50, %309 ]

]]></Node>
<StgValue><ssdm name="p_062_2_17_0_1"/></StgValue>
</operation>

<operation id="1985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.17.0.2:1  %sext_ln145_51 = sext i9 %p_062_2_17_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_51"/></StgValue>
</operation>

<operation id="1986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.17.0.2:2  br i1 %select_ln110_3, label %311, label %.preheader137.preheader.17.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1987" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_259, label %312, label %.preheader137.preheader.17.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1988" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_17_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_0_2"/></StgValue>
</operation>

<operation id="1989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_154 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_17_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_154"/></StgValue>
</operation>

<operation id="1990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_155 = zext i7 %shl_ln700_154 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_155"/></StgValue>
</operation>

<operation id="1991" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_309 = add i8 %zext_ln700_155, -32

]]></Node>
<StgValue><ssdm name="add_ln700_309"/></StgValue>
</operation>

<operation id="1992" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_154 = sext i8 %add_ln700_309 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_154"/></StgValue>
</operation>

<operation id="1993" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_310 = add i10 %sext_ln145_51, %sext_ln700_154

]]></Node>
<StgValue><ssdm name="add_ln700_310"/></StgValue>
</operation>

<operation id="1994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.17.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1995" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_17_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_1"/></StgValue>
</operation>

<operation id="1996" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_155 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_17_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_155"/></StgValue>
</operation>

<operation id="1997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_156 = zext i7 %shl_ln700_155 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_156"/></StgValue>
</operation>

<operation id="1998" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_311 = add i8 %zext_ln700_156, -32

]]></Node>
<StgValue><ssdm name="add_ln700_311"/></StgValue>
</operation>

<operation id="1999" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_165 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_165"/></StgValue>
</operation>

<operation id="2000" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_262 = and i1 %icmp_ln145_165, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_262"/></StgValue>
</operation>

<operation id="2001" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_263 = and i1 %and_ln145_262, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_263"/></StgValue>
</operation>

<operation id="2002" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_17_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_1_1"/></StgValue>
</operation>

<operation id="2003" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_166 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_166"/></StgValue>
</operation>

<operation id="2004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_264 = and i1 %select_ln110_6, %icmp_ln145_166

]]></Node>
<StgValue><ssdm name="and_ln145_264"/></StgValue>
</operation>

<operation id="2005" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_17_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_1_2"/></StgValue>
</operation>

<operation id="2006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.18.0.2:0  %p_062_2_18_0_1 = phi i9 [ %add_ln700_326, %328 ], [ %sext_ln145_53, %.preheader137.18.0.1 ], [ %sext_ln145_53, %327 ]

]]></Node>
<StgValue><ssdm name="p_062_2_18_0_1"/></StgValue>
</operation>

<operation id="2007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.18.0.2:1  %sext_ln145_54 = sext i9 %p_062_2_18_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_54"/></StgValue>
</operation>

<operation id="2008" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.18.0.2:2  br i1 %select_ln110_3, label %329, label %.preheader137.preheader.18.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_274, label %330, label %.preheader137.preheader.18.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2010" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_18_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_0_2"/></StgValue>
</operation>

<operation id="2011" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_163 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_18_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_163"/></StgValue>
</operation>

<operation id="2012" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_164 = zext i7 %shl_ln700_163 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_164"/></StgValue>
</operation>

<operation id="2013" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_327 = add i8 %zext_ln700_164, -32

]]></Node>
<StgValue><ssdm name="add_ln700_327"/></StgValue>
</operation>

<operation id="2014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_163 = sext i8 %add_ln700_327 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_163"/></StgValue>
</operation>

<operation id="2015" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_328 = add i10 %sext_ln145_54, %sext_ln700_163

]]></Node>
<StgValue><ssdm name="add_ln700_328"/></StgValue>
</operation>

<operation id="2016" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_274" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.18.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2017" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_18_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_1"/></StgValue>
</operation>

<operation id="2018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_164 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_18_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_164"/></StgValue>
</operation>

<operation id="2019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_165 = zext i7 %shl_ln700_164 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_165"/></StgValue>
</operation>

<operation id="2020" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_329 = add i8 %zext_ln700_165, -32

]]></Node>
<StgValue><ssdm name="add_ln700_329"/></StgValue>
</operation>

<operation id="2021" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_174 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_174"/></StgValue>
</operation>

<operation id="2022" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_277 = and i1 %icmp_ln145_174, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_277"/></StgValue>
</operation>

<operation id="2023" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_278 = and i1 %and_ln145_277, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_278"/></StgValue>
</operation>

<operation id="2024" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_18_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_1_1"/></StgValue>
</operation>

<operation id="2025" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_175 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_175"/></StgValue>
</operation>

<operation id="2026" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_279 = and i1 %select_ln110_6, %icmp_ln145_175

]]></Node>
<StgValue><ssdm name="and_ln145_279"/></StgValue>
</operation>

<operation id="2027" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_18_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_1_2"/></StgValue>
</operation>

<operation id="2028" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.19.0.2:0  %p_062_2_19_0_1 = phi i9 [ %add_ln700_344, %346 ], [ %sext_ln145_56, %.preheader137.19.0.1 ], [ %sext_ln145_56, %345 ]

]]></Node>
<StgValue><ssdm name="p_062_2_19_0_1"/></StgValue>
</operation>

<operation id="2029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.19.0.2:1  %sext_ln145_57 = sext i9 %p_062_2_19_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_57"/></StgValue>
</operation>

<operation id="2030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.19.0.2:2  br i1 %select_ln110_3, label %347, label %.preheader137.preheader.19.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2031" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_289, label %348, label %.preheader137.preheader.19.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2032" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_19_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_0_2"/></StgValue>
</operation>

<operation id="2033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_172 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_19_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_172"/></StgValue>
</operation>

<operation id="2034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_173 = zext i7 %shl_ln700_172 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_173"/></StgValue>
</operation>

<operation id="2035" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_345 = add i8 %zext_ln700_173, -32

]]></Node>
<StgValue><ssdm name="add_ln700_345"/></StgValue>
</operation>

<operation id="2036" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_172 = sext i8 %add_ln700_345 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_172"/></StgValue>
</operation>

<operation id="2037" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_346 = add i10 %sext_ln145_57, %sext_ln700_172

]]></Node>
<StgValue><ssdm name="add_ln700_346"/></StgValue>
</operation>

<operation id="2038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.19.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2039" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_19_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_1"/></StgValue>
</operation>

<operation id="2040" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_173 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_19_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_173"/></StgValue>
</operation>

<operation id="2041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_174 = zext i7 %shl_ln700_173 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_174"/></StgValue>
</operation>

<operation id="2042" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_347 = add i8 %zext_ln700_174, -32

]]></Node>
<StgValue><ssdm name="add_ln700_347"/></StgValue>
</operation>

<operation id="2043" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_183 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_183"/></StgValue>
</operation>

<operation id="2044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_292 = and i1 %icmp_ln145_183, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_292"/></StgValue>
</operation>

<operation id="2045" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_293 = and i1 %and_ln145_292, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_293"/></StgValue>
</operation>

<operation id="2046" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_19_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_1_1"/></StgValue>
</operation>

<operation id="2047" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_184 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_184"/></StgValue>
</operation>

<operation id="2048" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_294 = and i1 %select_ln110_6, %icmp_ln145_184

]]></Node>
<StgValue><ssdm name="and_ln145_294"/></StgValue>
</operation>

<operation id="2049" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_19_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_1_2"/></StgValue>
</operation>

<operation id="2050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.20.0.2:0  %p_062_2_20_0_1 = phi i9 [ %add_ln700_362, %364 ], [ %sext_ln145_59, %.preheader137.20.0.1 ], [ %sext_ln145_59, %363 ]

]]></Node>
<StgValue><ssdm name="p_062_2_20_0_1"/></StgValue>
</operation>

<operation id="2051" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.20.0.2:1  %sext_ln145_60 = sext i9 %p_062_2_20_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_60"/></StgValue>
</operation>

<operation id="2052" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.20.0.2:2  br i1 %select_ln110_3, label %365, label %.preheader137.preheader.20.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2053" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_304, label %366, label %.preheader137.preheader.20.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2054" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_20_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_0_2"/></StgValue>
</operation>

<operation id="2055" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_181 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_20_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_181"/></StgValue>
</operation>

<operation id="2056" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_182 = zext i7 %shl_ln700_181 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_182"/></StgValue>
</operation>

<operation id="2057" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_363 = add i8 %zext_ln700_182, -32

]]></Node>
<StgValue><ssdm name="add_ln700_363"/></StgValue>
</operation>

<operation id="2058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_181 = sext i8 %add_ln700_363 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_181"/></StgValue>
</operation>

<operation id="2059" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_364 = add i10 %sext_ln145_60, %sext_ln700_181

]]></Node>
<StgValue><ssdm name="add_ln700_364"/></StgValue>
</operation>

<operation id="2060" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.20.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2061" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_20_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_1"/></StgValue>
</operation>

<operation id="2062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_182 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_20_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_182"/></StgValue>
</operation>

<operation id="2063" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_183 = zext i7 %shl_ln700_182 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_183"/></StgValue>
</operation>

<operation id="2064" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_365 = add i8 %zext_ln700_183, -32

]]></Node>
<StgValue><ssdm name="add_ln700_365"/></StgValue>
</operation>

<operation id="2065" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_192 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_192"/></StgValue>
</operation>

<operation id="2066" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_307 = and i1 %icmp_ln145_192, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_307"/></StgValue>
</operation>

<operation id="2067" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_308 = and i1 %and_ln145_307, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_308"/></StgValue>
</operation>

<operation id="2068" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_20_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_1_1"/></StgValue>
</operation>

<operation id="2069" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_193 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_193"/></StgValue>
</operation>

<operation id="2070" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_309 = and i1 %select_ln110_6, %icmp_ln145_193

]]></Node>
<StgValue><ssdm name="and_ln145_309"/></StgValue>
</operation>

<operation id="2071" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_20_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_1_2"/></StgValue>
</operation>

<operation id="2072" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.21.0.2:0  %p_062_2_21_0_1 = phi i9 [ %add_ln700_380, %382 ], [ %sext_ln145_62, %.preheader137.21.0.1 ], [ %sext_ln145_62, %381 ]

]]></Node>
<StgValue><ssdm name="p_062_2_21_0_1"/></StgValue>
</operation>

<operation id="2073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.21.0.2:1  %sext_ln145_63 = sext i9 %p_062_2_21_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_63"/></StgValue>
</operation>

<operation id="2074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.21.0.2:2  br i1 %select_ln110_3, label %383, label %.preheader137.preheader.21.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_319, label %384, label %.preheader137.preheader.21.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2076" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_21_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_0_2"/></StgValue>
</operation>

<operation id="2077" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_190 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_21_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_190"/></StgValue>
</operation>

<operation id="2078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_191 = zext i7 %shl_ln700_190 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_191"/></StgValue>
</operation>

<operation id="2079" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_381 = add i8 %zext_ln700_191, -32

]]></Node>
<StgValue><ssdm name="add_ln700_381"/></StgValue>
</operation>

<operation id="2080" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_190 = sext i8 %add_ln700_381 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_190"/></StgValue>
</operation>

<operation id="2081" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_382 = add i10 %sext_ln145_63, %sext_ln700_190

]]></Node>
<StgValue><ssdm name="add_ln700_382"/></StgValue>
</operation>

<operation id="2082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.21.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2083" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_21_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_1"/></StgValue>
</operation>

<operation id="2084" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_191 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_21_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_191"/></StgValue>
</operation>

<operation id="2085" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_192 = zext i7 %shl_ln700_191 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_192"/></StgValue>
</operation>

<operation id="2086" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_383 = add i8 %zext_ln700_192, -32

]]></Node>
<StgValue><ssdm name="add_ln700_383"/></StgValue>
</operation>

<operation id="2087" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_201 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_201"/></StgValue>
</operation>

<operation id="2088" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_322 = and i1 %icmp_ln145_201, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_322"/></StgValue>
</operation>

<operation id="2089" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_323 = and i1 %and_ln145_322, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_323"/></StgValue>
</operation>

<operation id="2090" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_21_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_1_1"/></StgValue>
</operation>

<operation id="2091" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_202 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_202"/></StgValue>
</operation>

<operation id="2092" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_324 = and i1 %select_ln110_6, %icmp_ln145_202

]]></Node>
<StgValue><ssdm name="and_ln145_324"/></StgValue>
</operation>

<operation id="2093" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_21_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_1_2"/></StgValue>
</operation>

<operation id="2094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.22.0.2:0  %p_062_2_22_0_1 = phi i9 [ %add_ln700_398, %400 ], [ %sext_ln145_65, %.preheader137.22.0.1 ], [ %sext_ln145_65, %399 ]

]]></Node>
<StgValue><ssdm name="p_062_2_22_0_1"/></StgValue>
</operation>

<operation id="2095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.22.0.2:1  %sext_ln145_66 = sext i9 %p_062_2_22_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_66"/></StgValue>
</operation>

<operation id="2096" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.22.0.2:2  br i1 %select_ln110_3, label %401, label %.preheader137.preheader.22.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2097" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_334, label %402, label %.preheader137.preheader.22.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2098" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_22_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_0_2"/></StgValue>
</operation>

<operation id="2099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_199 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_22_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_199"/></StgValue>
</operation>

<operation id="2100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_200 = zext i7 %shl_ln700_199 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_200"/></StgValue>
</operation>

<operation id="2101" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_399 = add i8 %zext_ln700_200, -32

]]></Node>
<StgValue><ssdm name="add_ln700_399"/></StgValue>
</operation>

<operation id="2102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_199 = sext i8 %add_ln700_399 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_199"/></StgValue>
</operation>

<operation id="2103" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_400 = add i10 %sext_ln145_66, %sext_ln700_199

]]></Node>
<StgValue><ssdm name="add_ln700_400"/></StgValue>
</operation>

<operation id="2104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.22.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2105" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_22_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_1"/></StgValue>
</operation>

<operation id="2106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_200 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_22_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_200"/></StgValue>
</operation>

<operation id="2107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_201 = zext i7 %shl_ln700_200 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_201"/></StgValue>
</operation>

<operation id="2108" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_401 = add i8 %zext_ln700_201, -32

]]></Node>
<StgValue><ssdm name="add_ln700_401"/></StgValue>
</operation>

<operation id="2109" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_210 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_210"/></StgValue>
</operation>

<operation id="2110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_337 = and i1 %icmp_ln145_210, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_337"/></StgValue>
</operation>

<operation id="2111" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_338 = and i1 %and_ln145_337, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_338"/></StgValue>
</operation>

<operation id="2112" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_22_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_1_1"/></StgValue>
</operation>

<operation id="2113" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_211 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_211"/></StgValue>
</operation>

<operation id="2114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_339 = and i1 %select_ln110_6, %icmp_ln145_211

]]></Node>
<StgValue><ssdm name="and_ln145_339"/></StgValue>
</operation>

<operation id="2115" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_22_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_1_2"/></StgValue>
</operation>

<operation id="2116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.23.0.2:0  %p_062_2_23_0_1 = phi i9 [ %add_ln700_416, %418 ], [ %sext_ln145_68, %.preheader137.23.0.1 ], [ %sext_ln145_68, %417 ]

]]></Node>
<StgValue><ssdm name="p_062_2_23_0_1"/></StgValue>
</operation>

<operation id="2117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4178" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.23.0.2:1  %sext_ln145_69 = sext i9 %p_062_2_23_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_69"/></StgValue>
</operation>

<operation id="2118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.23.0.2:2  br i1 %select_ln110_3, label %419, label %.preheader137.preheader.23.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_349, label %420, label %.preheader137.preheader.23.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2120" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4185" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_23_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_0_2"/></StgValue>
</operation>

<operation id="2121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4186" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_208 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_23_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_208"/></StgValue>
</operation>

<operation id="2122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4187" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_209 = zext i7 %shl_ln700_208 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_209"/></StgValue>
</operation>

<operation id="2123" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_417 = add i8 %zext_ln700_209, -32

]]></Node>
<StgValue><ssdm name="add_ln700_417"/></StgValue>
</operation>

<operation id="2124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4189" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_208 = sext i8 %add_ln700_417 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_208"/></StgValue>
</operation>

<operation id="2125" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_418 = add i10 %sext_ln145_69, %sext_ln700_208

]]></Node>
<StgValue><ssdm name="add_ln700_418"/></StgValue>
</operation>

<operation id="2126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4191" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.23.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2127" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4201" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_23_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_1"/></StgValue>
</operation>

<operation id="2128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4202" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_209 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_23_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_209"/></StgValue>
</operation>

<operation id="2129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4203" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_210 = zext i7 %shl_ln700_209 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_210"/></StgValue>
</operation>

<operation id="2130" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_419 = add i8 %zext_ln700_210, -32

]]></Node>
<StgValue><ssdm name="add_ln700_419"/></StgValue>
</operation>

<operation id="2131" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4212" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_219 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_219"/></StgValue>
</operation>

<operation id="2132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_352 = and i1 %icmp_ln145_219, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_352"/></StgValue>
</operation>

<operation id="2133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_353 = and i1 %and_ln145_352, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_353"/></StgValue>
</operation>

<operation id="2134" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_23_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_1_1"/></StgValue>
</operation>

<operation id="2135" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4229" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_220 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_220"/></StgValue>
</operation>

<operation id="2136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_354 = and i1 %select_ln110_6, %icmp_ln145_220

]]></Node>
<StgValue><ssdm name="and_ln145_354"/></StgValue>
</operation>

<operation id="2137" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4233" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_23_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_1_2"/></StgValue>
</operation>

<operation id="2138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4321" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.24.0.2:0  %p_062_2_24_0_1 = phi i9 [ %add_ln700_434, %436 ], [ %sext_ln145_71, %.preheader137.24.0.1 ], [ %sext_ln145_71, %435 ]

]]></Node>
<StgValue><ssdm name="p_062_2_24_0_1"/></StgValue>
</operation>

<operation id="2139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4322" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.24.0.2:1  %sext_ln145_72 = sext i9 %p_062_2_24_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_72"/></StgValue>
</operation>

<operation id="2140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.24.0.2:2  br i1 %select_ln110_3, label %437, label %.preheader137.preheader.24.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_364, label %438, label %.preheader137.preheader.24.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2142" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4329" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_24_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_0_2"/></StgValue>
</operation>

<operation id="2143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4330" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_217 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_24_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_217"/></StgValue>
</operation>

<operation id="2144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4331" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_218 = zext i7 %shl_ln700_217 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_218"/></StgValue>
</operation>

<operation id="2145" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_435 = add i8 %zext_ln700_218, -32

]]></Node>
<StgValue><ssdm name="add_ln700_435"/></StgValue>
</operation>

<operation id="2146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4333" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_217 = sext i8 %add_ln700_435 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_217"/></StgValue>
</operation>

<operation id="2147" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_436 = add i10 %sext_ln145_72, %sext_ln700_217

]]></Node>
<StgValue><ssdm name="add_ln700_436"/></StgValue>
</operation>

<operation id="2148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4335" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.24.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2149" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4345" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_24_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_1"/></StgValue>
</operation>

<operation id="2150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_218 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_24_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_218"/></StgValue>
</operation>

<operation id="2151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4347" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_219 = zext i7 %shl_ln700_218 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_219"/></StgValue>
</operation>

<operation id="2152" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4348" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_437 = add i8 %zext_ln700_219, -32

]]></Node>
<StgValue><ssdm name="add_ln700_437"/></StgValue>
</operation>

<operation id="2153" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4356" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_228 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_228"/></StgValue>
</operation>

<operation id="2154" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_367 = and i1 %icmp_ln145_228, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_367"/></StgValue>
</operation>

<operation id="2155" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_368 = and i1 %and_ln145_367, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_368"/></StgValue>
</operation>

<operation id="2156" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4361" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_24_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_1_1"/></StgValue>
</operation>

<operation id="2157" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4373" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_229 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_229"/></StgValue>
</operation>

<operation id="2158" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_369 = and i1 %select_ln110_6, %icmp_ln145_229

]]></Node>
<StgValue><ssdm name="and_ln145_369"/></StgValue>
</operation>

<operation id="2159" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4377" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_24_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_1_2"/></StgValue>
</operation>

<operation id="2160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4465" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.25.0.2:0  %p_062_2_25_0_1 = phi i9 [ %add_ln700_452, %454 ], [ %sext_ln145_74, %.preheader137.25.0.1 ], [ %sext_ln145_74, %453 ]

]]></Node>
<StgValue><ssdm name="p_062_2_25_0_1"/></StgValue>
</operation>

<operation id="2161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4466" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.25.0.2:1  %sext_ln145_75 = sext i9 %p_062_2_25_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_75"/></StgValue>
</operation>

<operation id="2162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.25.0.2:2  br i1 %select_ln110_3, label %455, label %.preheader137.preheader.25.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_379, label %456, label %.preheader137.preheader.25.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2164" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4473" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_25_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_0_2"/></StgValue>
</operation>

<operation id="2165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4474" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_226 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_25_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_226"/></StgValue>
</operation>

<operation id="2166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4475" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_227 = zext i7 %shl_ln700_226 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_227"/></StgValue>
</operation>

<operation id="2167" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_453 = add i8 %zext_ln700_227, -32

]]></Node>
<StgValue><ssdm name="add_ln700_453"/></StgValue>
</operation>

<operation id="2168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4477" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_226 = sext i8 %add_ln700_453 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_226"/></StgValue>
</operation>

<operation id="2169" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4478" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_454 = add i10 %sext_ln145_75, %sext_ln700_226

]]></Node>
<StgValue><ssdm name="add_ln700_454"/></StgValue>
</operation>

<operation id="2170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4479" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.25.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2171" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4489" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_25_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_1"/></StgValue>
</operation>

<operation id="2172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4490" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_227 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_25_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_227"/></StgValue>
</operation>

<operation id="2173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4491" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_228 = zext i7 %shl_ln700_227 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_228"/></StgValue>
</operation>

<operation id="2174" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4492" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_455 = add i8 %zext_ln700_228, -32

]]></Node>
<StgValue><ssdm name="add_ln700_455"/></StgValue>
</operation>

<operation id="2175" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4500" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_237 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_237"/></StgValue>
</operation>

<operation id="2176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_382 = and i1 %icmp_ln145_237, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_382"/></StgValue>
</operation>

<operation id="2177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_383 = and i1 %and_ln145_382, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_383"/></StgValue>
</operation>

<operation id="2178" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_25_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_1_1"/></StgValue>
</operation>

<operation id="2179" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4517" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_238 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_238"/></StgValue>
</operation>

<operation id="2180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_384 = and i1 %select_ln110_6, %icmp_ln145_238

]]></Node>
<StgValue><ssdm name="and_ln145_384"/></StgValue>
</operation>

<operation id="2181" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_25_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_1_2"/></StgValue>
</operation>

<operation id="2182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.26.0.2:0  %p_062_2_26_0_1 = phi i9 [ %add_ln700_470, %472 ], [ %sext_ln145_77, %.preheader137.26.0.1 ], [ %sext_ln145_77, %471 ]

]]></Node>
<StgValue><ssdm name="p_062_2_26_0_1"/></StgValue>
</operation>

<operation id="2183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4610" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.26.0.2:1  %sext_ln145_78 = sext i9 %p_062_2_26_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_78"/></StgValue>
</operation>

<operation id="2184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4611" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.26.0.2:2  br i1 %select_ln110_3, label %473, label %.preheader137.preheader.26.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_394, label %474, label %.preheader137.preheader.26.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2186" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4617" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_26_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_0_2"/></StgValue>
</operation>

<operation id="2187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4618" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_235 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_26_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_235"/></StgValue>
</operation>

<operation id="2188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4619" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_236 = zext i7 %shl_ln700_235 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_236"/></StgValue>
</operation>

<operation id="2189" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_471 = add i8 %zext_ln700_236, -32

]]></Node>
<StgValue><ssdm name="add_ln700_471"/></StgValue>
</operation>

<operation id="2190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4621" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_235 = sext i8 %add_ln700_471 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_235"/></StgValue>
</operation>

<operation id="2191" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4622" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_472 = add i10 %sext_ln145_78, %sext_ln700_235

]]></Node>
<StgValue><ssdm name="add_ln700_472"/></StgValue>
</operation>

<operation id="2192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4623" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.26.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2193" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4633" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_26_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_1"/></StgValue>
</operation>

<operation id="2194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4634" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_236 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_26_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_236"/></StgValue>
</operation>

<operation id="2195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4635" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_237 = zext i7 %shl_ln700_236 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_237"/></StgValue>
</operation>

<operation id="2196" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4636" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_473 = add i8 %zext_ln700_237, -32

]]></Node>
<StgValue><ssdm name="add_ln700_473"/></StgValue>
</operation>

<operation id="2197" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4644" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_246 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_246"/></StgValue>
</operation>

<operation id="2198" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_397 = and i1 %icmp_ln145_246, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_397"/></StgValue>
</operation>

<operation id="2199" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_398 = and i1 %and_ln145_397, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_398"/></StgValue>
</operation>

<operation id="2200" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_26_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_1_1"/></StgValue>
</operation>

<operation id="2201" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4661" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_247 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_247"/></StgValue>
</operation>

<operation id="2202" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_399 = and i1 %select_ln110_6, %icmp_ln145_247

]]></Node>
<StgValue><ssdm name="and_ln145_399"/></StgValue>
</operation>

<operation id="2203" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4665" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_26_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_1_2"/></StgValue>
</operation>

<operation id="2204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4753" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.27.0.2:0  %p_062_2_27_0_1 = phi i9 [ %add_ln700_488, %490 ], [ %sext_ln145_80, %.preheader137.27.0.1 ], [ %sext_ln145_80, %489 ]

]]></Node>
<StgValue><ssdm name="p_062_2_27_0_1"/></StgValue>
</operation>

<operation id="2205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4754" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.27.0.2:1  %sext_ln145_81 = sext i9 %p_062_2_27_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_81"/></StgValue>
</operation>

<operation id="2206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4755" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.27.0.2:2  br i1 %select_ln110_3, label %491, label %.preheader137.preheader.27.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_409, label %492, label %.preheader137.preheader.27.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2208" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4761" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_27_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_0_2"/></StgValue>
</operation>

<operation id="2209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4762" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_244 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_27_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_244"/></StgValue>
</operation>

<operation id="2210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4763" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_245 = zext i7 %shl_ln700_244 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_245"/></StgValue>
</operation>

<operation id="2211" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4764" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_489 = add i8 %zext_ln700_245, -32

]]></Node>
<StgValue><ssdm name="add_ln700_489"/></StgValue>
</operation>

<operation id="2212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4765" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_244 = sext i8 %add_ln700_489 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_244"/></StgValue>
</operation>

<operation id="2213" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4766" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_490 = add i10 %sext_ln145_81, %sext_ln700_244

]]></Node>
<StgValue><ssdm name="add_ln700_490"/></StgValue>
</operation>

<operation id="2214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4767" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.27.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2215" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_27_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_1"/></StgValue>
</operation>

<operation id="2216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4778" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_245 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_27_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_245"/></StgValue>
</operation>

<operation id="2217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4779" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_246 = zext i7 %shl_ln700_245 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_246"/></StgValue>
</operation>

<operation id="2218" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4780" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_491 = add i8 %zext_ln700_246, -32

]]></Node>
<StgValue><ssdm name="add_ln700_491"/></StgValue>
</operation>

<operation id="2219" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_255 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_255"/></StgValue>
</operation>

<operation id="2220" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_412 = and i1 %icmp_ln145_255, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_412"/></StgValue>
</operation>

<operation id="2221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_413 = and i1 %and_ln145_412, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_413"/></StgValue>
</operation>

<operation id="2222" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_27_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_1_1"/></StgValue>
</operation>

<operation id="2223" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4805" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_256 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_256"/></StgValue>
</operation>

<operation id="2224" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_414 = and i1 %select_ln110_6, %icmp_ln145_256

]]></Node>
<StgValue><ssdm name="and_ln145_414"/></StgValue>
</operation>

<operation id="2225" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4809" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_27_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_1_2"/></StgValue>
</operation>

<operation id="2226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4897" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.28.0.2:0  %p_062_2_28_0_1 = phi i9 [ %add_ln700_506, %508 ], [ %sext_ln145_83, %.preheader137.28.0.1 ], [ %sext_ln145_83, %507 ]

]]></Node>
<StgValue><ssdm name="p_062_2_28_0_1"/></StgValue>
</operation>

<operation id="2227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4898" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.28.0.2:1  %sext_ln145_84 = sext i9 %p_062_2_28_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_84"/></StgValue>
</operation>

<operation id="2228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4899" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.28.0.2:2  br i1 %select_ln110_3, label %509, label %.preheader137.preheader.28.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_424, label %510, label %.preheader137.preheader.28.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2230" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4905" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_28_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_0_2"/></StgValue>
</operation>

<operation id="2231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4906" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_253 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_28_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_253"/></StgValue>
</operation>

<operation id="2232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_254 = zext i7 %shl_ln700_253 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_254"/></StgValue>
</operation>

<operation id="2233" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_507 = add i8 %zext_ln700_254, -32

]]></Node>
<StgValue><ssdm name="add_ln700_507"/></StgValue>
</operation>

<operation id="2234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4909" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_253 = sext i8 %add_ln700_507 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_253"/></StgValue>
</operation>

<operation id="2235" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4910" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_508 = add i10 %sext_ln145_84, %sext_ln700_253

]]></Node>
<StgValue><ssdm name="add_ln700_508"/></StgValue>
</operation>

<operation id="2236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4911" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.28.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2237" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4921" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_28_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_1"/></StgValue>
</operation>

<operation id="2238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4922" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_254 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_28_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_254"/></StgValue>
</operation>

<operation id="2239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_255 = zext i7 %shl_ln700_254 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_255"/></StgValue>
</operation>

<operation id="2240" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4924" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_509 = add i8 %zext_ln700_255, -32

]]></Node>
<StgValue><ssdm name="add_ln700_509"/></StgValue>
</operation>

<operation id="2241" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_264 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_264"/></StgValue>
</operation>

<operation id="2242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_427 = and i1 %icmp_ln145_264, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_427"/></StgValue>
</operation>

<operation id="2243" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_428 = and i1 %and_ln145_427, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_428"/></StgValue>
</operation>

<operation id="2244" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4937" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_28_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_1_1"/></StgValue>
</operation>

<operation id="2245" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4949" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_265 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_265"/></StgValue>
</operation>

<operation id="2246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_429 = and i1 %select_ln110_6, %icmp_ln145_265

]]></Node>
<StgValue><ssdm name="and_ln145_429"/></StgValue>
</operation>

<operation id="2247" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4953" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_28_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_1_2"/></StgValue>
</operation>

<operation id="2248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5041" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.29.0.2:0  %p_062_2_29_0_1 = phi i9 [ %add_ln700_524, %526 ], [ %sext_ln145_86, %.preheader137.29.0.1 ], [ %sext_ln145_86, %525 ]

]]></Node>
<StgValue><ssdm name="p_062_2_29_0_1"/></StgValue>
</operation>

<operation id="2249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5042" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.29.0.2:1  %sext_ln145_87 = sext i9 %p_062_2_29_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_87"/></StgValue>
</operation>

<operation id="2250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5043" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.29.0.2:2  br i1 %select_ln110_3, label %527, label %.preheader137.preheader.29.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5047" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_439, label %528, label %.preheader137.preheader.29.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2252" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5049" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_29_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_0_2"/></StgValue>
</operation>

<operation id="2253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5050" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_262 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_29_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_262"/></StgValue>
</operation>

<operation id="2254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5051" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_263 = zext i7 %shl_ln700_262 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_263"/></StgValue>
</operation>

<operation id="2255" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5052" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_525 = add i8 %zext_ln700_263, -32

]]></Node>
<StgValue><ssdm name="add_ln700_525"/></StgValue>
</operation>

<operation id="2256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5053" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_262 = sext i8 %add_ln700_525 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_262"/></StgValue>
</operation>

<operation id="2257" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5054" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_526 = add i10 %sext_ln145_87, %sext_ln700_262

]]></Node>
<StgValue><ssdm name="add_ln700_526"/></StgValue>
</operation>

<operation id="2258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5055" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.29.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2259" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_441" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5065" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_29_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_1"/></StgValue>
</operation>

<operation id="2260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_441" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5066" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_263 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_29_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_263"/></StgValue>
</operation>

<operation id="2261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_441" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5067" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_264 = zext i7 %shl_ln700_263 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_264"/></StgValue>
</operation>

<operation id="2262" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_441" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5068" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_527 = add i8 %zext_ln700_264, -32

]]></Node>
<StgValue><ssdm name="add_ln700_527"/></StgValue>
</operation>

<operation id="2263" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5076" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_273 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_273"/></StgValue>
</operation>

<operation id="2264" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_442 = and i1 %icmp_ln145_273, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_442"/></StgValue>
</operation>

<operation id="2265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_443 = and i1 %and_ln145_442, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_443"/></StgValue>
</operation>

<operation id="2266" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5081" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_29_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_1_1"/></StgValue>
</operation>

<operation id="2267" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5093" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_274 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_274"/></StgValue>
</operation>

<operation id="2268" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_444 = and i1 %select_ln110_6, %icmp_ln145_274

]]></Node>
<StgValue><ssdm name="and_ln145_444"/></StgValue>
</operation>

<operation id="2269" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5097" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_29_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_1_2"/></StgValue>
</operation>

<operation id="2270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5185" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.30.0.2:0  %p_062_2_30_0_1 = phi i9 [ %add_ln700_542, %544 ], [ %sext_ln145_89, %.preheader137.30.0.1 ], [ %sext_ln145_89, %543 ]

]]></Node>
<StgValue><ssdm name="p_062_2_30_0_1"/></StgValue>
</operation>

<operation id="2271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5186" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.30.0.2:1  %sext_ln145_90 = sext i9 %p_062_2_30_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_90"/></StgValue>
</operation>

<operation id="2272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.30.0.2:2  br i1 %select_ln110_3, label %545, label %.preheader137.preheader.30.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_454, label %546, label %.preheader137.preheader.30.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2274" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5193" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_30_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_0_2"/></StgValue>
</operation>

<operation id="2275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5194" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_271 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_30_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_271"/></StgValue>
</operation>

<operation id="2276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5195" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_272 = zext i7 %shl_ln700_271 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_272"/></StgValue>
</operation>

<operation id="2277" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_543 = add i8 %zext_ln700_272, -32

]]></Node>
<StgValue><ssdm name="add_ln700_543"/></StgValue>
</operation>

<operation id="2278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5197" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_271 = sext i8 %add_ln700_543 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_271"/></StgValue>
</operation>

<operation id="2279" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_544 = add i10 %sext_ln145_90, %sext_ln700_271

]]></Node>
<StgValue><ssdm name="add_ln700_544"/></StgValue>
</operation>

<operation id="2280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5199" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.30.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2281" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5209" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_30_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_1"/></StgValue>
</operation>

<operation id="2282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5210" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_272 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_30_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_272"/></StgValue>
</operation>

<operation id="2283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5211" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_273 = zext i7 %shl_ln700_272 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_273"/></StgValue>
</operation>

<operation id="2284" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_545 = add i8 %zext_ln700_273, -32

]]></Node>
<StgValue><ssdm name="add_ln700_545"/></StgValue>
</operation>

<operation id="2285" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5220" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_282 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_282"/></StgValue>
</operation>

<operation id="2286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_457 = and i1 %icmp_ln145_282, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_457"/></StgValue>
</operation>

<operation id="2287" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_458 = and i1 %and_ln145_457, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_458"/></StgValue>
</operation>

<operation id="2288" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5225" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_30_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_1_1"/></StgValue>
</operation>

<operation id="2289" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5237" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_283 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_283"/></StgValue>
</operation>

<operation id="2290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_459 = and i1 %select_ln110_6, %icmp_ln145_283

]]></Node>
<StgValue><ssdm name="and_ln145_459"/></StgValue>
</operation>

<operation id="2291" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5241" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_30_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_1_2"/></StgValue>
</operation>

<operation id="2292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5329" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
.preheader137.31.0.2:0  %p_062_2_31_0_1 = phi i9 [ %add_ln700_560, %562 ], [ %sext_ln145_92, %.preheader137.31.0.1 ], [ %sext_ln145_92, %561 ]

]]></Node>
<StgValue><ssdm name="p_062_2_31_0_1"/></StgValue>
</operation>

<operation id="2293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5330" bw="10" op_0_bw="9">
<![CDATA[
.preheader137.31.0.2:1  %sext_ln145_93 = sext i9 %p_062_2_31_0_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln145_93"/></StgValue>
</operation>

<operation id="2294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.31.0.2:2  br i1 %select_ln110_3, label %563, label %.preheader137.preheader.31.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_469, label %564, label %.preheader137.preheader.31.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2296" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5337" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_0_5, i32 %weights_31_0_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_0_2"/></StgValue>
</operation>

<operation id="2297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5338" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_280 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_31_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_280"/></StgValue>
</operation>

<operation id="2298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5339" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_281 = zext i7 %shl_ln700_280 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_281"/></StgValue>
</operation>

<operation id="2299" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_561 = add i8 %zext_ln700_281, -32

]]></Node>
<StgValue><ssdm name="add_ln700_561"/></StgValue>
</operation>

<operation id="2300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5341" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_280 = sext i8 %add_ln700_561 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_280"/></StgValue>
</operation>

<operation id="2301" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_562 = add i10 %sext_ln145_93, %sext_ln700_280

]]></Node>
<StgValue><ssdm name="add_ln700_562"/></StgValue>
</operation>

<operation id="2302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_3" val="1"/>
<literal name="and_ln145_469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5343" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.31.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2303" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5353" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_2, i32 %weights_31_1_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_1"/></StgValue>
</operation>

<operation id="2304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5354" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_281 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_31_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_281"/></StgValue>
</operation>

<operation id="2305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5355" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_282 = zext i7 %shl_ln700_281 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_282"/></StgValue>
</operation>

<operation id="2306" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_563 = add i8 %zext_ln700_282, -32

]]></Node>
<StgValue><ssdm name="add_ln700_563"/></StgValue>
</operation>

<operation id="2307" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5364" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_291 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_291"/></StgValue>
</operation>

<operation id="2308" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_472 = and i1 %icmp_ln145_291, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_472"/></StgValue>
</operation>

<operation id="2309" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_473 = and i1 %and_ln145_472, %select_ln110_6

]]></Node>
<StgValue><ssdm name="and_ln145_473"/></StgValue>
</operation>

<operation id="2310" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5369" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_31_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_1_1"/></StgValue>
</operation>

<operation id="2311" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5381" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_292 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_292"/></StgValue>
</operation>

<operation id="2312" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_474 = and i1 %select_ln110_6, %icmp_ln145_292

]]></Node>
<StgValue><ssdm name="and_ln145_474"/></StgValue>
</operation>

<operation id="2313" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5385" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_31_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_1_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="2314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.0.1:0  %p_062_2_0_0_2 = phi i10 [ %add_ln700_4, %6 ], [ %sext_ln145, %.preheader137.0.0.2 ], [ %sext_ln145, %5 ]

]]></Node>
<StgValue><ssdm name="p_062_2_0_0_2"/></StgValue>
</operation>

<operation id="2315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.0.1:1  br i1 %select_ln110_5, label %7, label %.preheader137.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_6, label %8, label %.preheader137.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_2 = sext i8 %add_ln700_5 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="2318" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_6 = add i10 %p_062_2_0_0_2, %sext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="2319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.0.1.1:0  %p_062_2_0_1_0 = phi i10 [ %add_ln700_6, %8 ], [ %p_062_2_0_0_2, %.preheader137.preheader.0.1 ], [ %p_062_2_0_0_2, %7 ]

]]></Node>
<StgValue><ssdm name="p_062_2_0_1_0"/></StgValue>
</operation>

<operation id="2321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.0.1.1:1  br i1 %select_ln110_5, label %9, label %.preheader137.0.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_8, label %10, label %.preheader137.0.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2323" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_0_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_1_1"/></StgValue>
</operation>

<operation id="2324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_0_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_4"/></StgValue>
</operation>

<operation id="2325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_4 = zext i7 %shl_ln700_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_4"/></StgValue>
</operation>

<operation id="2326" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_7 = add i8 %zext_ln700_4, -32

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="2327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_3 = sext i8 %add_ln700_7 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_3"/></StgValue>
</operation>

<operation id="2328" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_8 = add i10 %p_062_2_0_1_0, %sext_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="2329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.0.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2330" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_0_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_1_2"/></StgValue>
</operation>

<operation id="2331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_5 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_0_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_5"/></StgValue>
</operation>

<operation id="2332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_5 = zext i7 %shl_ln700_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_5"/></StgValue>
</operation>

<operation id="2333" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_9 = add i8 %zext_ln700_5, -32

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="2334" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_14 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_14"/></StgValue>
</operation>

<operation id="2335" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_10 = and i1 %icmp_ln145_14, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_10"/></StgValue>
</operation>

<operation id="2336" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_11 = and i1 %and_ln145_10, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_11"/></StgValue>
</operation>

<operation id="2337" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_0_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_2"/></StgValue>
</operation>

<operation id="2338" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_15 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_15"/></StgValue>
</operation>

<operation id="2339" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_12 = and i1 %icmp_ln145_15, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_12"/></StgValue>
</operation>

<operation id="2340" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_13 = and i1 %and_ln145_12, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_13"/></StgValue>
</operation>

<operation id="2341" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_0_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_2_1"/></StgValue>
</operation>

<operation id="2342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.1.1:0  %p_062_2_1_0_2 = phi i10 [ %add_ln700_22, %24 ], [ %sext_ln145_3, %.preheader137.1.0.2 ], [ %sext_ln145_3, %23 ]

]]></Node>
<StgValue><ssdm name="p_062_2_1_0_2"/></StgValue>
</operation>

<operation id="2343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.1.1:1  br i1 %select_ln110_5, label %25, label %.preheader137.1.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_21, label %26, label %.preheader137.1.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_11 = sext i8 %add_ln700_23 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_11"/></StgValue>
</operation>

<operation id="2346" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_24 = add i10 %p_062_2_1_0_2, %sext_ln700_11

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>

<operation id="2347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.1.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.1.1.1:0  %p_062_2_1_1_0 = phi i10 [ %add_ln700_24, %26 ], [ %p_062_2_1_0_2, %.preheader137.preheader.1.1 ], [ %p_062_2_1_0_2, %25 ]

]]></Node>
<StgValue><ssdm name="p_062_2_1_1_0"/></StgValue>
</operation>

<operation id="2349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.1.1.1:1  br i1 %select_ln110_5, label %27, label %.preheader137.1.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_23, label %28, label %.preheader137.1.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2351" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_1_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_1_1"/></StgValue>
</operation>

<operation id="2352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_12 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_1_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_12"/></StgValue>
</operation>

<operation id="2353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_13 = zext i7 %shl_ln700_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_13"/></StgValue>
</operation>

<operation id="2354" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_25 = add i8 %zext_ln700_13, -32

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="2355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_12 = sext i8 %add_ln700_25 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_12"/></StgValue>
</operation>

<operation id="2356" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_26 = add i10 %p_062_2_1_1_0, %sext_ln700_12

]]></Node>
<StgValue><ssdm name="add_ln700_26"/></StgValue>
</operation>

<operation id="2357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.1.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2358" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_1_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_1_2"/></StgValue>
</operation>

<operation id="2359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_13 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_1_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_13"/></StgValue>
</operation>

<operation id="2360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_14 = zext i7 %shl_ln700_13 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_14"/></StgValue>
</operation>

<operation id="2361" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_27 = add i8 %zext_ln700_14, -32

]]></Node>
<StgValue><ssdm name="add_ln700_27"/></StgValue>
</operation>

<operation id="2362" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_23 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_23"/></StgValue>
</operation>

<operation id="2363" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_25 = and i1 %icmp_ln145_23, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_25"/></StgValue>
</operation>

<operation id="2364" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_26 = and i1 %and_ln145_25, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_26"/></StgValue>
</operation>

<operation id="2365" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_1_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_2"/></StgValue>
</operation>

<operation id="2366" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_24 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_24"/></StgValue>
</operation>

<operation id="2367" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_27 = and i1 %icmp_ln145_24, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_27"/></StgValue>
</operation>

<operation id="2368" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_28 = and i1 %and_ln145_27, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_28"/></StgValue>
</operation>

<operation id="2369" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_1_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_2_1"/></StgValue>
</operation>

<operation id="2370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.2.1:0  %p_062_2_2_0_2 = phi i10 [ %add_ln700_40, %42 ], [ %sext_ln145_6, %.preheader137.2.0.2 ], [ %sext_ln145_6, %41 ]

]]></Node>
<StgValue><ssdm name="p_062_2_2_0_2"/></StgValue>
</operation>

<operation id="2371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.2.1:1  br i1 %select_ln110_5, label %43, label %.preheader137.2.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_36, label %44, label %.preheader137.2.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_20 = sext i8 %add_ln700_41 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_20"/></StgValue>
</operation>

<operation id="2374" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_42 = add i10 %p_062_2_2_0_2, %sext_ln700_20

]]></Node>
<StgValue><ssdm name="add_ln700_42"/></StgValue>
</operation>

<operation id="2375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.2.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.2.1.1:0  %p_062_2_2_1_0 = phi i10 [ %add_ln700_42, %44 ], [ %p_062_2_2_0_2, %.preheader137.preheader.2.1 ], [ %p_062_2_2_0_2, %43 ]

]]></Node>
<StgValue><ssdm name="p_062_2_2_1_0"/></StgValue>
</operation>

<operation id="2377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.2.1.1:1  br i1 %select_ln110_5, label %45, label %.preheader137.2.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_38, label %46, label %.preheader137.2.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2379" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_2_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_1_1"/></StgValue>
</operation>

<operation id="2380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_21 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_2_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_21"/></StgValue>
</operation>

<operation id="2381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_22 = zext i7 %shl_ln700_21 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_22"/></StgValue>
</operation>

<operation id="2382" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_43 = add i8 %zext_ln700_22, -32

]]></Node>
<StgValue><ssdm name="add_ln700_43"/></StgValue>
</operation>

<operation id="2383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_21 = sext i8 %add_ln700_43 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_21"/></StgValue>
</operation>

<operation id="2384" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_44 = add i10 %p_062_2_2_1_0, %sext_ln700_21

]]></Node>
<StgValue><ssdm name="add_ln700_44"/></StgValue>
</operation>

<operation id="2385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.2.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2386" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_2_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_1_2"/></StgValue>
</operation>

<operation id="2387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_22 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_2_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_22"/></StgValue>
</operation>

<operation id="2388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_23 = zext i7 %shl_ln700_22 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_23"/></StgValue>
</operation>

<operation id="2389" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_45 = add i8 %zext_ln700_23, -32

]]></Node>
<StgValue><ssdm name="add_ln700_45"/></StgValue>
</operation>

<operation id="2390" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_32 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_32"/></StgValue>
</operation>

<operation id="2391" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_40 = and i1 %icmp_ln145_32, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_40"/></StgValue>
</operation>

<operation id="2392" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_41 = and i1 %and_ln145_40, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_41"/></StgValue>
</operation>

<operation id="2393" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_2_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_2"/></StgValue>
</operation>

<operation id="2394" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_33 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_33"/></StgValue>
</operation>

<operation id="2395" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_42 = and i1 %icmp_ln145_33, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_42"/></StgValue>
</operation>

<operation id="2396" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_43 = and i1 %and_ln145_42, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_43"/></StgValue>
</operation>

<operation id="2397" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_2_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_2_1"/></StgValue>
</operation>

<operation id="2398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.3.1:0  %p_062_2_3_0_2 = phi i10 [ %add_ln700_58, %60 ], [ %sext_ln145_9, %.preheader137.3.0.2 ], [ %sext_ln145_9, %59 ]

]]></Node>
<StgValue><ssdm name="p_062_2_3_0_2"/></StgValue>
</operation>

<operation id="2399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.3.1:1  br i1 %select_ln110_5, label %61, label %.preheader137.3.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_51, label %62, label %.preheader137.3.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_29 = sext i8 %add_ln700_59 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_29"/></StgValue>
</operation>

<operation id="2402" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_60 = add i10 %p_062_2_3_0_2, %sext_ln700_29

]]></Node>
<StgValue><ssdm name="add_ln700_60"/></StgValue>
</operation>

<operation id="2403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.3.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.3.1.1:0  %p_062_2_3_1_0 = phi i10 [ %add_ln700_60, %62 ], [ %p_062_2_3_0_2, %.preheader137.preheader.3.1 ], [ %p_062_2_3_0_2, %61 ]

]]></Node>
<StgValue><ssdm name="p_062_2_3_1_0"/></StgValue>
</operation>

<operation id="2405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.3.1.1:1  br i1 %select_ln110_5, label %63, label %.preheader137.3.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_53, label %64, label %.preheader137.3.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2407" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_3_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_1_1"/></StgValue>
</operation>

<operation id="2408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_30 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_3_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_30"/></StgValue>
</operation>

<operation id="2409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_31 = zext i7 %shl_ln700_30 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_31"/></StgValue>
</operation>

<operation id="2410" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_61 = add i8 %zext_ln700_31, -32

]]></Node>
<StgValue><ssdm name="add_ln700_61"/></StgValue>
</operation>

<operation id="2411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_30 = sext i8 %add_ln700_61 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_30"/></StgValue>
</operation>

<operation id="2412" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_62 = add i10 %p_062_2_3_1_0, %sext_ln700_30

]]></Node>
<StgValue><ssdm name="add_ln700_62"/></StgValue>
</operation>

<operation id="2413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.3.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2414" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_3_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_1_2"/></StgValue>
</operation>

<operation id="2415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_31 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_3_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_31"/></StgValue>
</operation>

<operation id="2416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_32 = zext i7 %shl_ln700_31 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_32"/></StgValue>
</operation>

<operation id="2417" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_63 = add i8 %zext_ln700_32, -32

]]></Node>
<StgValue><ssdm name="add_ln700_63"/></StgValue>
</operation>

<operation id="2418" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_41 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_41"/></StgValue>
</operation>

<operation id="2419" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_55 = and i1 %icmp_ln145_41, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_55"/></StgValue>
</operation>

<operation id="2420" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_56 = and i1 %and_ln145_55, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_56"/></StgValue>
</operation>

<operation id="2421" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_3_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_2"/></StgValue>
</operation>

<operation id="2422" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_42 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_42"/></StgValue>
</operation>

<operation id="2423" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_57 = and i1 %icmp_ln145_42, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_57"/></StgValue>
</operation>

<operation id="2424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_58 = and i1 %and_ln145_57, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_58"/></StgValue>
</operation>

<operation id="2425" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_3_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_2_1"/></StgValue>
</operation>

<operation id="2426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.4.1:0  %p_062_2_4_0_2 = phi i10 [ %add_ln700_76, %78 ], [ %sext_ln145_12, %.preheader137.4.0.2 ], [ %sext_ln145_12, %77 ]

]]></Node>
<StgValue><ssdm name="p_062_2_4_0_2"/></StgValue>
</operation>

<operation id="2427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.4.1:1  br i1 %select_ln110_5, label %79, label %.preheader137.4.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_66, label %80, label %.preheader137.4.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_38 = sext i8 %add_ln700_77 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_38"/></StgValue>
</operation>

<operation id="2430" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_78 = add i10 %p_062_2_4_0_2, %sext_ln700_38

]]></Node>
<StgValue><ssdm name="add_ln700_78"/></StgValue>
</operation>

<operation id="2431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.4.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.4.1.1:0  %p_062_2_4_1_0 = phi i10 [ %add_ln700_78, %80 ], [ %p_062_2_4_0_2, %.preheader137.preheader.4.1 ], [ %p_062_2_4_0_2, %79 ]

]]></Node>
<StgValue><ssdm name="p_062_2_4_1_0"/></StgValue>
</operation>

<operation id="2433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.4.1.1:1  br i1 %select_ln110_5, label %81, label %.preheader137.4.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_68, label %82, label %.preheader137.4.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2435" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_4_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_1_1"/></StgValue>
</operation>

<operation id="2436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_39 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_4_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_39"/></StgValue>
</operation>

<operation id="2437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_40 = zext i7 %shl_ln700_39 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_40"/></StgValue>
</operation>

<operation id="2438" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_79 = add i8 %zext_ln700_40, -32

]]></Node>
<StgValue><ssdm name="add_ln700_79"/></StgValue>
</operation>

<operation id="2439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_39 = sext i8 %add_ln700_79 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_39"/></StgValue>
</operation>

<operation id="2440" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_80 = add i10 %p_062_2_4_1_0, %sext_ln700_39

]]></Node>
<StgValue><ssdm name="add_ln700_80"/></StgValue>
</operation>

<operation id="2441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.4.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2442" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_4_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_1_2"/></StgValue>
</operation>

<operation id="2443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_40 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_4_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_40"/></StgValue>
</operation>

<operation id="2444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_41 = zext i7 %shl_ln700_40 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_41"/></StgValue>
</operation>

<operation id="2445" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_81 = add i8 %zext_ln700_41, -32

]]></Node>
<StgValue><ssdm name="add_ln700_81"/></StgValue>
</operation>

<operation id="2446" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_50 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_50"/></StgValue>
</operation>

<operation id="2447" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_70 = and i1 %icmp_ln145_50, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_70"/></StgValue>
</operation>

<operation id="2448" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_71 = and i1 %and_ln145_70, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_71"/></StgValue>
</operation>

<operation id="2449" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_4_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_2"/></StgValue>
</operation>

<operation id="2450" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_51 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_51"/></StgValue>
</operation>

<operation id="2451" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_72 = and i1 %icmp_ln145_51, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_72"/></StgValue>
</operation>

<operation id="2452" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_73 = and i1 %and_ln145_72, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_73"/></StgValue>
</operation>

<operation id="2453" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_4_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_2_1"/></StgValue>
</operation>

<operation id="2454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.5.1:0  %p_062_2_5_0_2 = phi i10 [ %add_ln700_94, %96 ], [ %sext_ln145_15, %.preheader137.5.0.2 ], [ %sext_ln145_15, %95 ]

]]></Node>
<StgValue><ssdm name="p_062_2_5_0_2"/></StgValue>
</operation>

<operation id="2455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.5.1:1  br i1 %select_ln110_5, label %97, label %.preheader137.5.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_81, label %98, label %.preheader137.5.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_47 = sext i8 %add_ln700_95 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_47"/></StgValue>
</operation>

<operation id="2458" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_96 = add i10 %p_062_2_5_0_2, %sext_ln700_47

]]></Node>
<StgValue><ssdm name="add_ln700_96"/></StgValue>
</operation>

<operation id="2459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.5.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.5.1.1:0  %p_062_2_5_1_0 = phi i10 [ %add_ln700_96, %98 ], [ %p_062_2_5_0_2, %.preheader137.preheader.5.1 ], [ %p_062_2_5_0_2, %97 ]

]]></Node>
<StgValue><ssdm name="p_062_2_5_1_0"/></StgValue>
</operation>

<operation id="2461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.5.1.1:1  br i1 %select_ln110_5, label %99, label %.preheader137.5.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_83, label %100, label %.preheader137.5.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2463" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_5_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_1_1"/></StgValue>
</operation>

<operation id="2464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_48 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_5_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_48"/></StgValue>
</operation>

<operation id="2465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_49 = zext i7 %shl_ln700_48 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_49"/></StgValue>
</operation>

<operation id="2466" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_97 = add i8 %zext_ln700_49, -32

]]></Node>
<StgValue><ssdm name="add_ln700_97"/></StgValue>
</operation>

<operation id="2467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_48 = sext i8 %add_ln700_97 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_48"/></StgValue>
</operation>

<operation id="2468" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_98 = add i10 %p_062_2_5_1_0, %sext_ln700_48

]]></Node>
<StgValue><ssdm name="add_ln700_98"/></StgValue>
</operation>

<operation id="2469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.5.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2470" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_5_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_1_2"/></StgValue>
</operation>

<operation id="2471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_49 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_5_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_49"/></StgValue>
</operation>

<operation id="2472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_50 = zext i7 %shl_ln700_49 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_50"/></StgValue>
</operation>

<operation id="2473" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_99 = add i8 %zext_ln700_50, -32

]]></Node>
<StgValue><ssdm name="add_ln700_99"/></StgValue>
</operation>

<operation id="2474" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_59 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_59"/></StgValue>
</operation>

<operation id="2475" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_85 = and i1 %icmp_ln145_59, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_85"/></StgValue>
</operation>

<operation id="2476" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_86 = and i1 %and_ln145_85, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_86"/></StgValue>
</operation>

<operation id="2477" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_5_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_2"/></StgValue>
</operation>

<operation id="2478" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_60 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_60"/></StgValue>
</operation>

<operation id="2479" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_87 = and i1 %icmp_ln145_60, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_87"/></StgValue>
</operation>

<operation id="2480" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_88 = and i1 %and_ln145_87, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_88"/></StgValue>
</operation>

<operation id="2481" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_5_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_2_1"/></StgValue>
</operation>

<operation id="2482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.6.1:0  %p_062_2_6_0_2 = phi i10 [ %add_ln700_112, %114 ], [ %sext_ln145_18, %.preheader137.6.0.2 ], [ %sext_ln145_18, %113 ]

]]></Node>
<StgValue><ssdm name="p_062_2_6_0_2"/></StgValue>
</operation>

<operation id="2483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.6.1:1  br i1 %select_ln110_5, label %115, label %.preheader137.6.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_96, label %116, label %.preheader137.6.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_56 = sext i8 %add_ln700_113 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_56"/></StgValue>
</operation>

<operation id="2486" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_114 = add i10 %p_062_2_6_0_2, %sext_ln700_56

]]></Node>
<StgValue><ssdm name="add_ln700_114"/></StgValue>
</operation>

<operation id="2487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.6.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2488" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.6.1.1:0  %p_062_2_6_1_0 = phi i10 [ %add_ln700_114, %116 ], [ %p_062_2_6_0_2, %.preheader137.preheader.6.1 ], [ %p_062_2_6_0_2, %115 ]

]]></Node>
<StgValue><ssdm name="p_062_2_6_1_0"/></StgValue>
</operation>

<operation id="2489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.6.1.1:1  br i1 %select_ln110_5, label %117, label %.preheader137.6.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_98, label %118, label %.preheader137.6.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2491" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_6_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_1_1"/></StgValue>
</operation>

<operation id="2492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_57 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_6_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_57"/></StgValue>
</operation>

<operation id="2493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_58 = zext i7 %shl_ln700_57 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_58"/></StgValue>
</operation>

<operation id="2494" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_115 = add i8 %zext_ln700_58, -32

]]></Node>
<StgValue><ssdm name="add_ln700_115"/></StgValue>
</operation>

<operation id="2495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_57 = sext i8 %add_ln700_115 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_57"/></StgValue>
</operation>

<operation id="2496" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_116 = add i10 %p_062_2_6_1_0, %sext_ln700_57

]]></Node>
<StgValue><ssdm name="add_ln700_116"/></StgValue>
</operation>

<operation id="2497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.6.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2498" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_6_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_1_2"/></StgValue>
</operation>

<operation id="2499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_58 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_6_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_58"/></StgValue>
</operation>

<operation id="2500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_59 = zext i7 %shl_ln700_58 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_59"/></StgValue>
</operation>

<operation id="2501" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_117 = add i8 %zext_ln700_59, -32

]]></Node>
<StgValue><ssdm name="add_ln700_117"/></StgValue>
</operation>

<operation id="2502" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_68 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_68"/></StgValue>
</operation>

<operation id="2503" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_100 = and i1 %icmp_ln145_68, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_100"/></StgValue>
</operation>

<operation id="2504" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_101 = and i1 %and_ln145_100, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_101"/></StgValue>
</operation>

<operation id="2505" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_6_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_2"/></StgValue>
</operation>

<operation id="2506" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_69 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_69"/></StgValue>
</operation>

<operation id="2507" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_102 = and i1 %icmp_ln145_69, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_102"/></StgValue>
</operation>

<operation id="2508" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_103 = and i1 %and_ln145_102, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_103"/></StgValue>
</operation>

<operation id="2509" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_6_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_2_1"/></StgValue>
</operation>

<operation id="2510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.7.1:0  %p_062_2_7_0_2 = phi i10 [ %add_ln700_130, %132 ], [ %sext_ln145_21, %.preheader137.7.0.2 ], [ %sext_ln145_21, %131 ]

]]></Node>
<StgValue><ssdm name="p_062_2_7_0_2"/></StgValue>
</operation>

<operation id="2511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.7.1:1  br i1 %select_ln110_5, label %133, label %.preheader137.7.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_111, label %134, label %.preheader137.7.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_65 = sext i8 %add_ln700_131 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_65"/></StgValue>
</operation>

<operation id="2514" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_132 = add i10 %p_062_2_7_0_2, %sext_ln700_65

]]></Node>
<StgValue><ssdm name="add_ln700_132"/></StgValue>
</operation>

<operation id="2515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.7.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2516" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.7.1.1:0  %p_062_2_7_1_0 = phi i10 [ %add_ln700_132, %134 ], [ %p_062_2_7_0_2, %.preheader137.preheader.7.1 ], [ %p_062_2_7_0_2, %133 ]

]]></Node>
<StgValue><ssdm name="p_062_2_7_1_0"/></StgValue>
</operation>

<operation id="2517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.7.1.1:1  br i1 %select_ln110_5, label %135, label %.preheader137.7.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2518" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_113, label %136, label %.preheader137.7.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2519" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_7_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_1_1"/></StgValue>
</operation>

<operation id="2520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_66 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_7_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_66"/></StgValue>
</operation>

<operation id="2521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_67 = zext i7 %shl_ln700_66 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_67"/></StgValue>
</operation>

<operation id="2522" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_133 = add i8 %zext_ln700_67, -32

]]></Node>
<StgValue><ssdm name="add_ln700_133"/></StgValue>
</operation>

<operation id="2523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_66 = sext i8 %add_ln700_133 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_66"/></StgValue>
</operation>

<operation id="2524" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_134 = add i10 %p_062_2_7_1_0, %sext_ln700_66

]]></Node>
<StgValue><ssdm name="add_ln700_134"/></StgValue>
</operation>

<operation id="2525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.7.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2526" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_7_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_1_2"/></StgValue>
</operation>

<operation id="2527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_67 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_7_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_67"/></StgValue>
</operation>

<operation id="2528" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_68 = zext i7 %shl_ln700_67 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_68"/></StgValue>
</operation>

<operation id="2529" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_135 = add i8 %zext_ln700_68, -32

]]></Node>
<StgValue><ssdm name="add_ln700_135"/></StgValue>
</operation>

<operation id="2530" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_77 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_77"/></StgValue>
</operation>

<operation id="2531" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_115 = and i1 %icmp_ln145_77, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_115"/></StgValue>
</operation>

<operation id="2532" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_116 = and i1 %and_ln145_115, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_116"/></StgValue>
</operation>

<operation id="2533" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_7_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_2"/></StgValue>
</operation>

<operation id="2534" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_78 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_78"/></StgValue>
</operation>

<operation id="2535" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_117 = and i1 %icmp_ln145_78, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_117"/></StgValue>
</operation>

<operation id="2536" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_118 = and i1 %and_ln145_117, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_118"/></StgValue>
</operation>

<operation id="2537" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_7_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_2_1"/></StgValue>
</operation>

<operation id="2538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.8.1:0  %p_062_2_8_0_2 = phi i10 [ %add_ln700_148, %150 ], [ %sext_ln145_24, %.preheader137.8.0.2 ], [ %sext_ln145_24, %149 ]

]]></Node>
<StgValue><ssdm name="p_062_2_8_0_2"/></StgValue>
</operation>

<operation id="2539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.8.1:1  br i1 %select_ln110_5, label %151, label %.preheader137.8.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_126, label %152, label %.preheader137.8.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_74 = sext i8 %add_ln700_149 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_74"/></StgValue>
</operation>

<operation id="2542" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_150 = add i10 %p_062_2_8_0_2, %sext_ln700_74

]]></Node>
<StgValue><ssdm name="add_ln700_150"/></StgValue>
</operation>

<operation id="2543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.8.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.8.1.1:0  %p_062_2_8_1_0 = phi i10 [ %add_ln700_150, %152 ], [ %p_062_2_8_0_2, %.preheader137.preheader.8.1 ], [ %p_062_2_8_0_2, %151 ]

]]></Node>
<StgValue><ssdm name="p_062_2_8_1_0"/></StgValue>
</operation>

<operation id="2545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.8.1.1:1  br i1 %select_ln110_5, label %153, label %.preheader137.8.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_128, label %154, label %.preheader137.8.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2547" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_8_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_1_1"/></StgValue>
</operation>

<operation id="2548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_75 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_8_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_75"/></StgValue>
</operation>

<operation id="2549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_76 = zext i7 %shl_ln700_75 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_76"/></StgValue>
</operation>

<operation id="2550" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_151 = add i8 %zext_ln700_76, -32

]]></Node>
<StgValue><ssdm name="add_ln700_151"/></StgValue>
</operation>

<operation id="2551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_75 = sext i8 %add_ln700_151 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_75"/></StgValue>
</operation>

<operation id="2552" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_152 = add i10 %p_062_2_8_1_0, %sext_ln700_75

]]></Node>
<StgValue><ssdm name="add_ln700_152"/></StgValue>
</operation>

<operation id="2553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.8.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2554" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_8_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_1_2"/></StgValue>
</operation>

<operation id="2555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_76 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_8_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_76"/></StgValue>
</operation>

<operation id="2556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_77 = zext i7 %shl_ln700_76 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_77"/></StgValue>
</operation>

<operation id="2557" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_153 = add i8 %zext_ln700_77, -32

]]></Node>
<StgValue><ssdm name="add_ln700_153"/></StgValue>
</operation>

<operation id="2558" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_86 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_86"/></StgValue>
</operation>

<operation id="2559" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_130 = and i1 %icmp_ln145_86, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_130"/></StgValue>
</operation>

<operation id="2560" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_131 = and i1 %and_ln145_130, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_131"/></StgValue>
</operation>

<operation id="2561" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_8_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_2"/></StgValue>
</operation>

<operation id="2562" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_87 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_87"/></StgValue>
</operation>

<operation id="2563" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_132 = and i1 %icmp_ln145_87, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_132"/></StgValue>
</operation>

<operation id="2564" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_133 = and i1 %and_ln145_132, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_133"/></StgValue>
</operation>

<operation id="2565" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_8_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_2_1"/></StgValue>
</operation>

<operation id="2566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.9.1:0  %p_062_2_9_0_2 = phi i10 [ %add_ln700_166, %168 ], [ %sext_ln145_27, %.preheader137.9.0.2 ], [ %sext_ln145_27, %167 ]

]]></Node>
<StgValue><ssdm name="p_062_2_9_0_2"/></StgValue>
</operation>

<operation id="2567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.9.1:1  br i1 %select_ln110_5, label %169, label %.preheader137.9.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_141, label %170, label %.preheader137.9.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_83 = sext i8 %add_ln700_167 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_83"/></StgValue>
</operation>

<operation id="2570" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_168 = add i10 %p_062_2_9_0_2, %sext_ln700_83

]]></Node>
<StgValue><ssdm name="add_ln700_168"/></StgValue>
</operation>

<operation id="2571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.9.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.9.1.1:0  %p_062_2_9_1_0 = phi i10 [ %add_ln700_168, %170 ], [ %p_062_2_9_0_2, %.preheader137.preheader.9.1 ], [ %p_062_2_9_0_2, %169 ]

]]></Node>
<StgValue><ssdm name="p_062_2_9_1_0"/></StgValue>
</operation>

<operation id="2573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.9.1.1:1  br i1 %select_ln110_5, label %171, label %.preheader137.9.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_143, label %172, label %.preheader137.9.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2575" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_9_1_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_1_1"/></StgValue>
</operation>

<operation id="2576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_84 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_9_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_84"/></StgValue>
</operation>

<operation id="2577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_85 = zext i7 %shl_ln700_84 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_85"/></StgValue>
</operation>

<operation id="2578" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_169 = add i8 %zext_ln700_85, -32

]]></Node>
<StgValue><ssdm name="add_ln700_169"/></StgValue>
</operation>

<operation id="2579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_84 = sext i8 %add_ln700_169 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_84"/></StgValue>
</operation>

<operation id="2580" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_170 = add i10 %p_062_2_9_1_0, %sext_ln700_84

]]></Node>
<StgValue><ssdm name="add_ln700_170"/></StgValue>
</operation>

<operation id="2581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.9.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2582" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_9_1_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_1_2"/></StgValue>
</operation>

<operation id="2583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_85 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_9_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_85"/></StgValue>
</operation>

<operation id="2584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_86 = zext i7 %shl_ln700_85 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_86"/></StgValue>
</operation>

<operation id="2585" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_171 = add i8 %zext_ln700_86, -32

]]></Node>
<StgValue><ssdm name="add_ln700_171"/></StgValue>
</operation>

<operation id="2586" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_95 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_95"/></StgValue>
</operation>

<operation id="2587" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_145 = and i1 %icmp_ln145_95, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_145"/></StgValue>
</operation>

<operation id="2588" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_146 = and i1 %and_ln145_145, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_146"/></StgValue>
</operation>

<operation id="2589" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_9_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_2"/></StgValue>
</operation>

<operation id="2590" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_96 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_96"/></StgValue>
</operation>

<operation id="2591" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_147 = and i1 %icmp_ln145_96, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_147"/></StgValue>
</operation>

<operation id="2592" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_148 = and i1 %and_ln145_147, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_148"/></StgValue>
</operation>

<operation id="2593" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_9_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_2_1"/></StgValue>
</operation>

<operation id="2594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.10.1:0  %p_062_2_10_0_2 = phi i10 [ %add_ln700_184, %186 ], [ %sext_ln145_30, %.preheader137.10.0.2 ], [ %sext_ln145_30, %185 ]

]]></Node>
<StgValue><ssdm name="p_062_2_10_0_2"/></StgValue>
</operation>

<operation id="2595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.10.1:1  br i1 %select_ln110_5, label %187, label %.preheader137.10.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_156, label %188, label %.preheader137.10.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_92 = sext i8 %add_ln700_185 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_92"/></StgValue>
</operation>

<operation id="2598" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_186 = add i10 %p_062_2_10_0_2, %sext_ln700_92

]]></Node>
<StgValue><ssdm name="add_ln700_186"/></StgValue>
</operation>

<operation id="2599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.10.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.10.1.1:0  %p_062_2_10_1_0 = phi i10 [ %add_ln700_186, %188 ], [ %p_062_2_10_0_2, %.preheader137.preheader.10.1 ], [ %p_062_2_10_0_2, %187 ]

]]></Node>
<StgValue><ssdm name="p_062_2_10_1_0"/></StgValue>
</operation>

<operation id="2601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.10.1.1:1  br i1 %select_ln110_5, label %189, label %.preheader137.10.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_158, label %190, label %.preheader137.10.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2603" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_10_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_1_1"/></StgValue>
</operation>

<operation id="2604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_93 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_10_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_93"/></StgValue>
</operation>

<operation id="2605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_94 = zext i7 %shl_ln700_93 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_94"/></StgValue>
</operation>

<operation id="2606" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_187 = add i8 %zext_ln700_94, -32

]]></Node>
<StgValue><ssdm name="add_ln700_187"/></StgValue>
</operation>

<operation id="2607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_93 = sext i8 %add_ln700_187 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_93"/></StgValue>
</operation>

<operation id="2608" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_188 = add i10 %p_062_2_10_1_0, %sext_ln700_93

]]></Node>
<StgValue><ssdm name="add_ln700_188"/></StgValue>
</operation>

<operation id="2609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.10.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2610" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_10_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_1_2"/></StgValue>
</operation>

<operation id="2611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_94 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_10_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_94"/></StgValue>
</operation>

<operation id="2612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_95 = zext i7 %shl_ln700_94 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_95"/></StgValue>
</operation>

<operation id="2613" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_189 = add i8 %zext_ln700_95, -32

]]></Node>
<StgValue><ssdm name="add_ln700_189"/></StgValue>
</operation>

<operation id="2614" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_104 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_104"/></StgValue>
</operation>

<operation id="2615" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_160 = and i1 %icmp_ln145_104, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_160"/></StgValue>
</operation>

<operation id="2616" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_161 = and i1 %and_ln145_160, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_161"/></StgValue>
</operation>

<operation id="2617" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_10_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_2"/></StgValue>
</operation>

<operation id="2618" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_105 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_105"/></StgValue>
</operation>

<operation id="2619" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_162 = and i1 %icmp_ln145_105, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_162"/></StgValue>
</operation>

<operation id="2620" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_163 = and i1 %and_ln145_162, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_163"/></StgValue>
</operation>

<operation id="2621" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_10_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_2_1"/></StgValue>
</operation>

<operation id="2622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.11.1:0  %p_062_2_11_0_2 = phi i10 [ %add_ln700_202, %204 ], [ %sext_ln145_33, %.preheader137.11.0.2 ], [ %sext_ln145_33, %203 ]

]]></Node>
<StgValue><ssdm name="p_062_2_11_0_2"/></StgValue>
</operation>

<operation id="2623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.11.1:1  br i1 %select_ln110_5, label %205, label %.preheader137.11.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_171, label %206, label %.preheader137.11.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_101 = sext i8 %add_ln700_203 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_101"/></StgValue>
</operation>

<operation id="2626" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_204 = add i10 %p_062_2_11_0_2, %sext_ln700_101

]]></Node>
<StgValue><ssdm name="add_ln700_204"/></StgValue>
</operation>

<operation id="2627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.11.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.11.1.1:0  %p_062_2_11_1_0 = phi i10 [ %add_ln700_204, %206 ], [ %p_062_2_11_0_2, %.preheader137.preheader.11.1 ], [ %p_062_2_11_0_2, %205 ]

]]></Node>
<StgValue><ssdm name="p_062_2_11_1_0"/></StgValue>
</operation>

<operation id="2629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.11.1.1:1  br i1 %select_ln110_5, label %207, label %.preheader137.11.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_173, label %208, label %.preheader137.11.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2631" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_11_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_1_1"/></StgValue>
</operation>

<operation id="2632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_102 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_11_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_102"/></StgValue>
</operation>

<operation id="2633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_103 = zext i7 %shl_ln700_102 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_103"/></StgValue>
</operation>

<operation id="2634" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_205 = add i8 %zext_ln700_103, -32

]]></Node>
<StgValue><ssdm name="add_ln700_205"/></StgValue>
</operation>

<operation id="2635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_102 = sext i8 %add_ln700_205 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_102"/></StgValue>
</operation>

<operation id="2636" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_206 = add i10 %p_062_2_11_1_0, %sext_ln700_102

]]></Node>
<StgValue><ssdm name="add_ln700_206"/></StgValue>
</operation>

<operation id="2637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.11.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2638" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_11_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_1_2"/></StgValue>
</operation>

<operation id="2639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_103 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_11_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_103"/></StgValue>
</operation>

<operation id="2640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_104 = zext i7 %shl_ln700_103 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_104"/></StgValue>
</operation>

<operation id="2641" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_207 = add i8 %zext_ln700_104, -32

]]></Node>
<StgValue><ssdm name="add_ln700_207"/></StgValue>
</operation>

<operation id="2642" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_113 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_113"/></StgValue>
</operation>

<operation id="2643" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_175 = and i1 %icmp_ln145_113, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_175"/></StgValue>
</operation>

<operation id="2644" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_176 = and i1 %and_ln145_175, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_176"/></StgValue>
</operation>

<operation id="2645" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_11_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_2"/></StgValue>
</operation>

<operation id="2646" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_114 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_114"/></StgValue>
</operation>

<operation id="2647" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_177 = and i1 %icmp_ln145_114, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_177"/></StgValue>
</operation>

<operation id="2648" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_178 = and i1 %and_ln145_177, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_178"/></StgValue>
</operation>

<operation id="2649" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_11_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_2_1"/></StgValue>
</operation>

<operation id="2650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.12.1:0  %p_062_2_12_0_2 = phi i10 [ %add_ln700_220, %222 ], [ %sext_ln145_36, %.preheader137.12.0.2 ], [ %sext_ln145_36, %221 ]

]]></Node>
<StgValue><ssdm name="p_062_2_12_0_2"/></StgValue>
</operation>

<operation id="2651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.12.1:1  br i1 %select_ln110_5, label %223, label %.preheader137.12.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_186, label %224, label %.preheader137.12.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_110 = sext i8 %add_ln700_221 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_110"/></StgValue>
</operation>

<operation id="2654" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_222 = add i10 %p_062_2_12_0_2, %sext_ln700_110

]]></Node>
<StgValue><ssdm name="add_ln700_222"/></StgValue>
</operation>

<operation id="2655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.12.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.12.1.1:0  %p_062_2_12_1_0 = phi i10 [ %add_ln700_222, %224 ], [ %p_062_2_12_0_2, %.preheader137.preheader.12.1 ], [ %p_062_2_12_0_2, %223 ]

]]></Node>
<StgValue><ssdm name="p_062_2_12_1_0"/></StgValue>
</operation>

<operation id="2657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.12.1.1:1  br i1 %select_ln110_5, label %225, label %.preheader137.12.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_188, label %226, label %.preheader137.12.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2659" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_12_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_1_1"/></StgValue>
</operation>

<operation id="2660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_111 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_12_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_111"/></StgValue>
</operation>

<operation id="2661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_112 = zext i7 %shl_ln700_111 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_112"/></StgValue>
</operation>

<operation id="2662" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_223 = add i8 %zext_ln700_112, -32

]]></Node>
<StgValue><ssdm name="add_ln700_223"/></StgValue>
</operation>

<operation id="2663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_111 = sext i8 %add_ln700_223 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_111"/></StgValue>
</operation>

<operation id="2664" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_224 = add i10 %p_062_2_12_1_0, %sext_ln700_111

]]></Node>
<StgValue><ssdm name="add_ln700_224"/></StgValue>
</operation>

<operation id="2665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.12.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2666" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_12_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_1_2"/></StgValue>
</operation>

<operation id="2667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_112 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_12_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_112"/></StgValue>
</operation>

<operation id="2668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_113 = zext i7 %shl_ln700_112 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_113"/></StgValue>
</operation>

<operation id="2669" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_225 = add i8 %zext_ln700_113, -32

]]></Node>
<StgValue><ssdm name="add_ln700_225"/></StgValue>
</operation>

<operation id="2670" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_122 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_122"/></StgValue>
</operation>

<operation id="2671" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_190 = and i1 %icmp_ln145_122, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_190"/></StgValue>
</operation>

<operation id="2672" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_191 = and i1 %and_ln145_190, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_191"/></StgValue>
</operation>

<operation id="2673" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_12_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_2"/></StgValue>
</operation>

<operation id="2674" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_123 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_123"/></StgValue>
</operation>

<operation id="2675" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_192 = and i1 %icmp_ln145_123, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_192"/></StgValue>
</operation>

<operation id="2676" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_193 = and i1 %and_ln145_192, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_193"/></StgValue>
</operation>

<operation id="2677" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_12_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_2_1"/></StgValue>
</operation>

<operation id="2678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.13.1:0  %p_062_2_13_0_2 = phi i10 [ %add_ln700_238, %240 ], [ %sext_ln145_39, %.preheader137.13.0.2 ], [ %sext_ln145_39, %239 ]

]]></Node>
<StgValue><ssdm name="p_062_2_13_0_2"/></StgValue>
</operation>

<operation id="2679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.13.1:1  br i1 %select_ln110_5, label %241, label %.preheader137.13.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_201, label %242, label %.preheader137.13.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_119 = sext i8 %add_ln700_239 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_119"/></StgValue>
</operation>

<operation id="2682" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_240 = add i10 %p_062_2_13_0_2, %sext_ln700_119

]]></Node>
<StgValue><ssdm name="add_ln700_240"/></StgValue>
</operation>

<operation id="2683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.13.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.13.1.1:0  %p_062_2_13_1_0 = phi i10 [ %add_ln700_240, %242 ], [ %p_062_2_13_0_2, %.preheader137.preheader.13.1 ], [ %p_062_2_13_0_2, %241 ]

]]></Node>
<StgValue><ssdm name="p_062_2_13_1_0"/></StgValue>
</operation>

<operation id="2685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.13.1.1:1  br i1 %select_ln110_5, label %243, label %.preheader137.13.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2686" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_203, label %244, label %.preheader137.13.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2687" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_13_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_1_1"/></StgValue>
</operation>

<operation id="2688" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_120 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_13_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_120"/></StgValue>
</operation>

<operation id="2689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_121 = zext i7 %shl_ln700_120 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_121"/></StgValue>
</operation>

<operation id="2690" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_241 = add i8 %zext_ln700_121, -32

]]></Node>
<StgValue><ssdm name="add_ln700_241"/></StgValue>
</operation>

<operation id="2691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_120 = sext i8 %add_ln700_241 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_120"/></StgValue>
</operation>

<operation id="2692" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_242 = add i10 %p_062_2_13_1_0, %sext_ln700_120

]]></Node>
<StgValue><ssdm name="add_ln700_242"/></StgValue>
</operation>

<operation id="2693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.13.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2694" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_13_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_1_2"/></StgValue>
</operation>

<operation id="2695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_121 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_13_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_121"/></StgValue>
</operation>

<operation id="2696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_122 = zext i7 %shl_ln700_121 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_122"/></StgValue>
</operation>

<operation id="2697" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_243 = add i8 %zext_ln700_122, -32

]]></Node>
<StgValue><ssdm name="add_ln700_243"/></StgValue>
</operation>

<operation id="2698" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_131 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_131"/></StgValue>
</operation>

<operation id="2699" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_205 = and i1 %icmp_ln145_131, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_205"/></StgValue>
</operation>

<operation id="2700" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_206 = and i1 %and_ln145_205, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_206"/></StgValue>
</operation>

<operation id="2701" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_13_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_2"/></StgValue>
</operation>

<operation id="2702" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_132 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_132"/></StgValue>
</operation>

<operation id="2703" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_207 = and i1 %icmp_ln145_132, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_207"/></StgValue>
</operation>

<operation id="2704" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_208 = and i1 %and_ln145_207, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_208"/></StgValue>
</operation>

<operation id="2705" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_13_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_2_1"/></StgValue>
</operation>

<operation id="2706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.14.1:0  %p_062_2_14_0_2 = phi i10 [ %add_ln700_256, %258 ], [ %sext_ln145_42, %.preheader137.14.0.2 ], [ %sext_ln145_42, %257 ]

]]></Node>
<StgValue><ssdm name="p_062_2_14_0_2"/></StgValue>
</operation>

<operation id="2707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.14.1:1  br i1 %select_ln110_5, label %259, label %.preheader137.14.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_216, label %260, label %.preheader137.14.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_128 = sext i8 %add_ln700_257 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_128"/></StgValue>
</operation>

<operation id="2710" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_258 = add i10 %p_062_2_14_0_2, %sext_ln700_128

]]></Node>
<StgValue><ssdm name="add_ln700_258"/></StgValue>
</operation>

<operation id="2711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.14.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.14.1.1:0  %p_062_2_14_1_0 = phi i10 [ %add_ln700_258, %260 ], [ %p_062_2_14_0_2, %.preheader137.preheader.14.1 ], [ %p_062_2_14_0_2, %259 ]

]]></Node>
<StgValue><ssdm name="p_062_2_14_1_0"/></StgValue>
</operation>

<operation id="2713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.14.1.1:1  br i1 %select_ln110_5, label %261, label %.preheader137.14.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_218, label %262, label %.preheader137.14.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2715" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_14_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_1_1"/></StgValue>
</operation>

<operation id="2716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_129 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_14_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_129"/></StgValue>
</operation>

<operation id="2717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_130 = zext i7 %shl_ln700_129 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_130"/></StgValue>
</operation>

<operation id="2718" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_259 = add i8 %zext_ln700_130, -32

]]></Node>
<StgValue><ssdm name="add_ln700_259"/></StgValue>
</operation>

<operation id="2719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_129 = sext i8 %add_ln700_259 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_129"/></StgValue>
</operation>

<operation id="2720" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_260 = add i10 %p_062_2_14_1_0, %sext_ln700_129

]]></Node>
<StgValue><ssdm name="add_ln700_260"/></StgValue>
</operation>

<operation id="2721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.14.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2722" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_14_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_1_2"/></StgValue>
</operation>

<operation id="2723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_130 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_14_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_130"/></StgValue>
</operation>

<operation id="2724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_131 = zext i7 %shl_ln700_130 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_131"/></StgValue>
</operation>

<operation id="2725" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_261 = add i8 %zext_ln700_131, -32

]]></Node>
<StgValue><ssdm name="add_ln700_261"/></StgValue>
</operation>

<operation id="2726" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_140 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_140"/></StgValue>
</operation>

<operation id="2727" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_220 = and i1 %icmp_ln145_140, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_220"/></StgValue>
</operation>

<operation id="2728" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_221 = and i1 %and_ln145_220, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_221"/></StgValue>
</operation>

<operation id="2729" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_14_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_2"/></StgValue>
</operation>

<operation id="2730" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_141 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_141"/></StgValue>
</operation>

<operation id="2731" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_222 = and i1 %icmp_ln145_141, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_222"/></StgValue>
</operation>

<operation id="2732" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_223 = and i1 %and_ln145_222, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_223"/></StgValue>
</operation>

<operation id="2733" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_14_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_2_1"/></StgValue>
</operation>

<operation id="2734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.15.1:0  %p_062_2_15_0_2 = phi i10 [ %add_ln700_274, %276 ], [ %sext_ln145_45, %.preheader137.15.0.2 ], [ %sext_ln145_45, %275 ]

]]></Node>
<StgValue><ssdm name="p_062_2_15_0_2"/></StgValue>
</operation>

<operation id="2735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.15.1:1  br i1 %select_ln110_5, label %277, label %.preheader137.15.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_231, label %278, label %.preheader137.15.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_137 = sext i8 %add_ln700_275 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_137"/></StgValue>
</operation>

<operation id="2738" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_276 = add i10 %p_062_2_15_0_2, %sext_ln700_137

]]></Node>
<StgValue><ssdm name="add_ln700_276"/></StgValue>
</operation>

<operation id="2739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.15.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.15.1.1:0  %p_062_2_15_1_0 = phi i10 [ %add_ln700_276, %278 ], [ %p_062_2_15_0_2, %.preheader137.preheader.15.1 ], [ %p_062_2_15_0_2, %277 ]

]]></Node>
<StgValue><ssdm name="p_062_2_15_1_0"/></StgValue>
</operation>

<operation id="2741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.15.1.1:1  br i1 %select_ln110_5, label %279, label %.preheader137.15.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_233, label %280, label %.preheader137.15.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2743" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_15_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_1_1"/></StgValue>
</operation>

<operation id="2744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_138 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_15_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_138"/></StgValue>
</operation>

<operation id="2745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_139 = zext i7 %shl_ln700_138 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_139"/></StgValue>
</operation>

<operation id="2746" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_277 = add i8 %zext_ln700_139, -32

]]></Node>
<StgValue><ssdm name="add_ln700_277"/></StgValue>
</operation>

<operation id="2747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_138 = sext i8 %add_ln700_277 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_138"/></StgValue>
</operation>

<operation id="2748" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_278 = add i10 %p_062_2_15_1_0, %sext_ln700_138

]]></Node>
<StgValue><ssdm name="add_ln700_278"/></StgValue>
</operation>

<operation id="2749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.15.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2750" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_15_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_1_2"/></StgValue>
</operation>

<operation id="2751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_139 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_15_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_139"/></StgValue>
</operation>

<operation id="2752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_140 = zext i7 %shl_ln700_139 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_140"/></StgValue>
</operation>

<operation id="2753" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_279 = add i8 %zext_ln700_140, -32

]]></Node>
<StgValue><ssdm name="add_ln700_279"/></StgValue>
</operation>

<operation id="2754" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_149 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_149"/></StgValue>
</operation>

<operation id="2755" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_235 = and i1 %icmp_ln145_149, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_235"/></StgValue>
</operation>

<operation id="2756" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_236 = and i1 %and_ln145_235, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_236"/></StgValue>
</operation>

<operation id="2757" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_15_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_2"/></StgValue>
</operation>

<operation id="2758" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_150 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_150"/></StgValue>
</operation>

<operation id="2759" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_237 = and i1 %icmp_ln145_150, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_237"/></StgValue>
</operation>

<operation id="2760" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_238 = and i1 %and_ln145_237, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_238"/></StgValue>
</operation>

<operation id="2761" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_15_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_2_1"/></StgValue>
</operation>

<operation id="2762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.16.1:0  %p_062_2_16_0_2 = phi i10 [ %add_ln700_292, %294 ], [ %sext_ln145_48, %.preheader137.16.0.2 ], [ %sext_ln145_48, %293 ]

]]></Node>
<StgValue><ssdm name="p_062_2_16_0_2"/></StgValue>
</operation>

<operation id="2763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.16.1:1  br i1 %select_ln110_5, label %295, label %.preheader137.16.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_246, label %296, label %.preheader137.16.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_146 = sext i8 %add_ln700_293 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_146"/></StgValue>
</operation>

<operation id="2766" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_294 = add i10 %p_062_2_16_0_2, %sext_ln700_146

]]></Node>
<StgValue><ssdm name="add_ln700_294"/></StgValue>
</operation>

<operation id="2767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.16.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.16.1.1:0  %p_062_2_16_1_0 = phi i10 [ %add_ln700_294, %296 ], [ %p_062_2_16_0_2, %.preheader137.preheader.16.1 ], [ %p_062_2_16_0_2, %295 ]

]]></Node>
<StgValue><ssdm name="p_062_2_16_1_0"/></StgValue>
</operation>

<operation id="2769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.16.1.1:1  br i1 %select_ln110_5, label %297, label %.preheader137.16.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_248, label %298, label %.preheader137.16.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2771" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_16_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_1_1"/></StgValue>
</operation>

<operation id="2772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_147 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_16_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_147"/></StgValue>
</operation>

<operation id="2773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_148 = zext i7 %shl_ln700_147 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_148"/></StgValue>
</operation>

<operation id="2774" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_295 = add i8 %zext_ln700_148, -32

]]></Node>
<StgValue><ssdm name="add_ln700_295"/></StgValue>
</operation>

<operation id="2775" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_147 = sext i8 %add_ln700_295 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_147"/></StgValue>
</operation>

<operation id="2776" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_296 = add i10 %p_062_2_16_1_0, %sext_ln700_147

]]></Node>
<StgValue><ssdm name="add_ln700_296"/></StgValue>
</operation>

<operation id="2777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.16.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2778" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_16_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_1_2"/></StgValue>
</operation>

<operation id="2779" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_148 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_16_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_148"/></StgValue>
</operation>

<operation id="2780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_149 = zext i7 %shl_ln700_148 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_149"/></StgValue>
</operation>

<operation id="2781" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_297 = add i8 %zext_ln700_149, -32

]]></Node>
<StgValue><ssdm name="add_ln700_297"/></StgValue>
</operation>

<operation id="2782" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_158 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_158"/></StgValue>
</operation>

<operation id="2783" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_250 = and i1 %icmp_ln145_158, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_250"/></StgValue>
</operation>

<operation id="2784" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_251 = and i1 %and_ln145_250, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_251"/></StgValue>
</operation>

<operation id="2785" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_16_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_2"/></StgValue>
</operation>

<operation id="2786" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_159 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_159"/></StgValue>
</operation>

<operation id="2787" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_252 = and i1 %icmp_ln145_159, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_252"/></StgValue>
</operation>

<operation id="2788" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_253 = and i1 %and_ln145_252, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_253"/></StgValue>
</operation>

<operation id="2789" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_16_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_2_1"/></StgValue>
</operation>

<operation id="2790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.17.1:0  %p_062_2_17_0_2 = phi i10 [ %add_ln700_310, %312 ], [ %sext_ln145_51, %.preheader137.17.0.2 ], [ %sext_ln145_51, %311 ]

]]></Node>
<StgValue><ssdm name="p_062_2_17_0_2"/></StgValue>
</operation>

<operation id="2791" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.17.1:1  br i1 %select_ln110_5, label %313, label %.preheader137.17.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_261, label %314, label %.preheader137.17.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2793" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_155 = sext i8 %add_ln700_311 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_155"/></StgValue>
</operation>

<operation id="2794" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_312 = add i10 %p_062_2_17_0_2, %sext_ln700_155

]]></Node>
<StgValue><ssdm name="add_ln700_312"/></StgValue>
</operation>

<operation id="2795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.17.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.17.1.1:0  %p_062_2_17_1_0 = phi i10 [ %add_ln700_312, %314 ], [ %p_062_2_17_0_2, %.preheader137.preheader.17.1 ], [ %p_062_2_17_0_2, %313 ]

]]></Node>
<StgValue><ssdm name="p_062_2_17_1_0"/></StgValue>
</operation>

<operation id="2797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.17.1.1:1  br i1 %select_ln110_5, label %315, label %.preheader137.17.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_263, label %316, label %.preheader137.17.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2799" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_17_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_1_1"/></StgValue>
</operation>

<operation id="2800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_156 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_17_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_156"/></StgValue>
</operation>

<operation id="2801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_157 = zext i7 %shl_ln700_156 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_157"/></StgValue>
</operation>

<operation id="2802" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_313 = add i8 %zext_ln700_157, -32

]]></Node>
<StgValue><ssdm name="add_ln700_313"/></StgValue>
</operation>

<operation id="2803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_156 = sext i8 %add_ln700_313 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_156"/></StgValue>
</operation>

<operation id="2804" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_314 = add i10 %p_062_2_17_1_0, %sext_ln700_156

]]></Node>
<StgValue><ssdm name="add_ln700_314"/></StgValue>
</operation>

<operation id="2805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.17.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2806" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_17_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_1_2"/></StgValue>
</operation>

<operation id="2807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_157 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_17_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_157"/></StgValue>
</operation>

<operation id="2808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_158 = zext i7 %shl_ln700_157 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_158"/></StgValue>
</operation>

<operation id="2809" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_315 = add i8 %zext_ln700_158, -32

]]></Node>
<StgValue><ssdm name="add_ln700_315"/></StgValue>
</operation>

<operation id="2810" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_167 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_167"/></StgValue>
</operation>

<operation id="2811" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_265 = and i1 %icmp_ln145_167, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_265"/></StgValue>
</operation>

<operation id="2812" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_266 = and i1 %and_ln145_265, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_266"/></StgValue>
</operation>

<operation id="2813" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_17_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_2"/></StgValue>
</operation>

<operation id="2814" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_168 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_168"/></StgValue>
</operation>

<operation id="2815" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_267 = and i1 %icmp_ln145_168, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_267"/></StgValue>
</operation>

<operation id="2816" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_268 = and i1 %and_ln145_267, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_268"/></StgValue>
</operation>

<operation id="2817" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_17_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_2_1"/></StgValue>
</operation>

<operation id="2818" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.18.1:0  %p_062_2_18_0_2 = phi i10 [ %add_ln700_328, %330 ], [ %sext_ln145_54, %.preheader137.18.0.2 ], [ %sext_ln145_54, %329 ]

]]></Node>
<StgValue><ssdm name="p_062_2_18_0_2"/></StgValue>
</operation>

<operation id="2819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.18.1:1  br i1 %select_ln110_5, label %331, label %.preheader137.18.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_276, label %332, label %.preheader137.18.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_164 = sext i8 %add_ln700_329 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_164"/></StgValue>
</operation>

<operation id="2822" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_330 = add i10 %p_062_2_18_0_2, %sext_ln700_164

]]></Node>
<StgValue><ssdm name="add_ln700_330"/></StgValue>
</operation>

<operation id="2823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.18.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.18.1.1:0  %p_062_2_18_1_0 = phi i10 [ %add_ln700_330, %332 ], [ %p_062_2_18_0_2, %.preheader137.preheader.18.1 ], [ %p_062_2_18_0_2, %331 ]

]]></Node>
<StgValue><ssdm name="p_062_2_18_1_0"/></StgValue>
</operation>

<operation id="2825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.18.1.1:1  br i1 %select_ln110_5, label %333, label %.preheader137.18.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_278, label %334, label %.preheader137.18.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2827" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_18_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_1_1"/></StgValue>
</operation>

<operation id="2828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_165 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_18_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_165"/></StgValue>
</operation>

<operation id="2829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_166 = zext i7 %shl_ln700_165 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_166"/></StgValue>
</operation>

<operation id="2830" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_331 = add i8 %zext_ln700_166, -32

]]></Node>
<StgValue><ssdm name="add_ln700_331"/></StgValue>
</operation>

<operation id="2831" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_165 = sext i8 %add_ln700_331 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_165"/></StgValue>
</operation>

<operation id="2832" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_332 = add i10 %p_062_2_18_1_0, %sext_ln700_165

]]></Node>
<StgValue><ssdm name="add_ln700_332"/></StgValue>
</operation>

<operation id="2833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.18.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2834" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_18_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_1_2"/></StgValue>
</operation>

<operation id="2835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_166 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_18_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_166"/></StgValue>
</operation>

<operation id="2836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_167 = zext i7 %shl_ln700_166 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_167"/></StgValue>
</operation>

<operation id="2837" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_333 = add i8 %zext_ln700_167, -32

]]></Node>
<StgValue><ssdm name="add_ln700_333"/></StgValue>
</operation>

<operation id="2838" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_176 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_176"/></StgValue>
</operation>

<operation id="2839" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_280 = and i1 %icmp_ln145_176, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_280"/></StgValue>
</operation>

<operation id="2840" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_281 = and i1 %and_ln145_280, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_281"/></StgValue>
</operation>

<operation id="2841" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_18_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_2"/></StgValue>
</operation>

<operation id="2842" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_177 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_177"/></StgValue>
</operation>

<operation id="2843" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_282 = and i1 %icmp_ln145_177, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_282"/></StgValue>
</operation>

<operation id="2844" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_283 = and i1 %and_ln145_282, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_283"/></StgValue>
</operation>

<operation id="2845" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_18_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_2_1"/></StgValue>
</operation>

<operation id="2846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.19.1:0  %p_062_2_19_0_2 = phi i10 [ %add_ln700_346, %348 ], [ %sext_ln145_57, %.preheader137.19.0.2 ], [ %sext_ln145_57, %347 ]

]]></Node>
<StgValue><ssdm name="p_062_2_19_0_2"/></StgValue>
</operation>

<operation id="2847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.19.1:1  br i1 %select_ln110_5, label %349, label %.preheader137.19.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_291, label %350, label %.preheader137.19.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_173 = sext i8 %add_ln700_347 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_173"/></StgValue>
</operation>

<operation id="2850" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_348 = add i10 %p_062_2_19_0_2, %sext_ln700_173

]]></Node>
<StgValue><ssdm name="add_ln700_348"/></StgValue>
</operation>

<operation id="2851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.19.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.19.1.1:0  %p_062_2_19_1_0 = phi i10 [ %add_ln700_348, %350 ], [ %p_062_2_19_0_2, %.preheader137.preheader.19.1 ], [ %p_062_2_19_0_2, %349 ]

]]></Node>
<StgValue><ssdm name="p_062_2_19_1_0"/></StgValue>
</operation>

<operation id="2853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.19.1.1:1  br i1 %select_ln110_5, label %351, label %.preheader137.19.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_293, label %352, label %.preheader137.19.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2855" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_19_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_1_1"/></StgValue>
</operation>

<operation id="2856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_174 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_19_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_174"/></StgValue>
</operation>

<operation id="2857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_175 = zext i7 %shl_ln700_174 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_175"/></StgValue>
</operation>

<operation id="2858" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_349 = add i8 %zext_ln700_175, -32

]]></Node>
<StgValue><ssdm name="add_ln700_349"/></StgValue>
</operation>

<operation id="2859" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_174 = sext i8 %add_ln700_349 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_174"/></StgValue>
</operation>

<operation id="2860" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_350 = add i10 %p_062_2_19_1_0, %sext_ln700_174

]]></Node>
<StgValue><ssdm name="add_ln700_350"/></StgValue>
</operation>

<operation id="2861" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.19.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2862" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_19_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_1_2"/></StgValue>
</operation>

<operation id="2863" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_175 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_19_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_175"/></StgValue>
</operation>

<operation id="2864" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_176 = zext i7 %shl_ln700_175 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_176"/></StgValue>
</operation>

<operation id="2865" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_351 = add i8 %zext_ln700_176, -32

]]></Node>
<StgValue><ssdm name="add_ln700_351"/></StgValue>
</operation>

<operation id="2866" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_185 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_185"/></StgValue>
</operation>

<operation id="2867" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_295 = and i1 %icmp_ln145_185, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_295"/></StgValue>
</operation>

<operation id="2868" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_296 = and i1 %and_ln145_295, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_296"/></StgValue>
</operation>

<operation id="2869" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_19_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_2"/></StgValue>
</operation>

<operation id="2870" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_186 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_186"/></StgValue>
</operation>

<operation id="2871" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_297 = and i1 %icmp_ln145_186, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_297"/></StgValue>
</operation>

<operation id="2872" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_298 = and i1 %and_ln145_297, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_298"/></StgValue>
</operation>

<operation id="2873" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_19_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_2_1"/></StgValue>
</operation>

<operation id="2874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.20.1:0  %p_062_2_20_0_2 = phi i10 [ %add_ln700_364, %366 ], [ %sext_ln145_60, %.preheader137.20.0.2 ], [ %sext_ln145_60, %365 ]

]]></Node>
<StgValue><ssdm name="p_062_2_20_0_2"/></StgValue>
</operation>

<operation id="2875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.20.1:1  br i1 %select_ln110_5, label %367, label %.preheader137.20.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2876" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_306, label %368, label %.preheader137.20.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_182 = sext i8 %add_ln700_365 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_182"/></StgValue>
</operation>

<operation id="2878" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_366 = add i10 %p_062_2_20_0_2, %sext_ln700_182

]]></Node>
<StgValue><ssdm name="add_ln700_366"/></StgValue>
</operation>

<operation id="2879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.20.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2880" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.20.1.1:0  %p_062_2_20_1_0 = phi i10 [ %add_ln700_366, %368 ], [ %p_062_2_20_0_2, %.preheader137.preheader.20.1 ], [ %p_062_2_20_0_2, %367 ]

]]></Node>
<StgValue><ssdm name="p_062_2_20_1_0"/></StgValue>
</operation>

<operation id="2881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.20.1.1:1  br i1 %select_ln110_5, label %369, label %.preheader137.20.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2882" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_308, label %370, label %.preheader137.20.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2883" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_20_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_1_1"/></StgValue>
</operation>

<operation id="2884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_183 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_20_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_183"/></StgValue>
</operation>

<operation id="2885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_184 = zext i7 %shl_ln700_183 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_184"/></StgValue>
</operation>

<operation id="2886" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_367 = add i8 %zext_ln700_184, -32

]]></Node>
<StgValue><ssdm name="add_ln700_367"/></StgValue>
</operation>

<operation id="2887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_183 = sext i8 %add_ln700_367 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_183"/></StgValue>
</operation>

<operation id="2888" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_368 = add i10 %p_062_2_20_1_0, %sext_ln700_183

]]></Node>
<StgValue><ssdm name="add_ln700_368"/></StgValue>
</operation>

<operation id="2889" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_308" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.20.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2890" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_20_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_1_2"/></StgValue>
</operation>

<operation id="2891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_184 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_20_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_184"/></StgValue>
</operation>

<operation id="2892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_185 = zext i7 %shl_ln700_184 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_185"/></StgValue>
</operation>

<operation id="2893" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_369 = add i8 %zext_ln700_185, -32

]]></Node>
<StgValue><ssdm name="add_ln700_369"/></StgValue>
</operation>

<operation id="2894" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_194 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_194"/></StgValue>
</operation>

<operation id="2895" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_310 = and i1 %icmp_ln145_194, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_310"/></StgValue>
</operation>

<operation id="2896" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_311 = and i1 %and_ln145_310, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_311"/></StgValue>
</operation>

<operation id="2897" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_20_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_2"/></StgValue>
</operation>

<operation id="2898" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_195 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_195"/></StgValue>
</operation>

<operation id="2899" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_312 = and i1 %icmp_ln145_195, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_312"/></StgValue>
</operation>

<operation id="2900" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_313 = and i1 %and_ln145_312, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_313"/></StgValue>
</operation>

<operation id="2901" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_20_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_2_1"/></StgValue>
</operation>

<operation id="2902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.21.1:0  %p_062_2_21_0_2 = phi i10 [ %add_ln700_382, %384 ], [ %sext_ln145_63, %.preheader137.21.0.2 ], [ %sext_ln145_63, %383 ]

]]></Node>
<StgValue><ssdm name="p_062_2_21_0_2"/></StgValue>
</operation>

<operation id="2903" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.21.1:1  br i1 %select_ln110_5, label %385, label %.preheader137.21.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2904" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_321, label %386, label %.preheader137.21.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2905" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_191 = sext i8 %add_ln700_383 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_191"/></StgValue>
</operation>

<operation id="2906" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_384 = add i10 %p_062_2_21_0_2, %sext_ln700_191

]]></Node>
<StgValue><ssdm name="add_ln700_384"/></StgValue>
</operation>

<operation id="2907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.21.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2908" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.21.1.1:0  %p_062_2_21_1_0 = phi i10 [ %add_ln700_384, %386 ], [ %p_062_2_21_0_2, %.preheader137.preheader.21.1 ], [ %p_062_2_21_0_2, %385 ]

]]></Node>
<StgValue><ssdm name="p_062_2_21_1_0"/></StgValue>
</operation>

<operation id="2909" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.21.1.1:1  br i1 %select_ln110_5, label %387, label %.preheader137.21.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2910" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_323, label %388, label %.preheader137.21.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2911" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_21_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_1_1"/></StgValue>
</operation>

<operation id="2912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_192 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_21_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_192"/></StgValue>
</operation>

<operation id="2913" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_193 = zext i7 %shl_ln700_192 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_193"/></StgValue>
</operation>

<operation id="2914" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_385 = add i8 %zext_ln700_193, -32

]]></Node>
<StgValue><ssdm name="add_ln700_385"/></StgValue>
</operation>

<operation id="2915" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_192 = sext i8 %add_ln700_385 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_192"/></StgValue>
</operation>

<operation id="2916" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_386 = add i10 %p_062_2_21_1_0, %sext_ln700_192

]]></Node>
<StgValue><ssdm name="add_ln700_386"/></StgValue>
</operation>

<operation id="2917" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.21.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2918" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_21_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_1_2"/></StgValue>
</operation>

<operation id="2919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_193 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_21_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_193"/></StgValue>
</operation>

<operation id="2920" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_194 = zext i7 %shl_ln700_193 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_194"/></StgValue>
</operation>

<operation id="2921" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_387 = add i8 %zext_ln700_194, -32

]]></Node>
<StgValue><ssdm name="add_ln700_387"/></StgValue>
</operation>

<operation id="2922" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_203 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_203"/></StgValue>
</operation>

<operation id="2923" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_325 = and i1 %icmp_ln145_203, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_325"/></StgValue>
</operation>

<operation id="2924" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_326 = and i1 %and_ln145_325, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_326"/></StgValue>
</operation>

<operation id="2925" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_21_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_2"/></StgValue>
</operation>

<operation id="2926" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_204 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_204"/></StgValue>
</operation>

<operation id="2927" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_327 = and i1 %icmp_ln145_204, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_327"/></StgValue>
</operation>

<operation id="2928" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_328 = and i1 %and_ln145_327, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_328"/></StgValue>
</operation>

<operation id="2929" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_21_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_2_1"/></StgValue>
</operation>

<operation id="2930" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.22.1:0  %p_062_2_22_0_2 = phi i10 [ %add_ln700_400, %402 ], [ %sext_ln145_66, %.preheader137.22.0.2 ], [ %sext_ln145_66, %401 ]

]]></Node>
<StgValue><ssdm name="p_062_2_22_0_2"/></StgValue>
</operation>

<operation id="2931" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.22.1:1  br i1 %select_ln110_5, label %403, label %.preheader137.22.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2932" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_336, label %404, label %.preheader137.22.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2933" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_200 = sext i8 %add_ln700_401 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_200"/></StgValue>
</operation>

<operation id="2934" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_402 = add i10 %p_062_2_22_0_2, %sext_ln700_200

]]></Node>
<StgValue><ssdm name="add_ln700_402"/></StgValue>
</operation>

<operation id="2935" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.22.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2936" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.22.1.1:0  %p_062_2_22_1_0 = phi i10 [ %add_ln700_402, %404 ], [ %p_062_2_22_0_2, %.preheader137.preheader.22.1 ], [ %p_062_2_22_0_2, %403 ]

]]></Node>
<StgValue><ssdm name="p_062_2_22_1_0"/></StgValue>
</operation>

<operation id="2937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.22.1.1:1  br i1 %select_ln110_5, label %405, label %.preheader137.22.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2938" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4071" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_338, label %406, label %.preheader137.22.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2939" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_22_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_1_1"/></StgValue>
</operation>

<operation id="2940" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_201 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_22_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_201"/></StgValue>
</operation>

<operation id="2941" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_202 = zext i7 %shl_ln700_201 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_202"/></StgValue>
</operation>

<operation id="2942" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_403 = add i8 %zext_ln700_202, -32

]]></Node>
<StgValue><ssdm name="add_ln700_403"/></StgValue>
</operation>

<operation id="2943" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_201 = sext i8 %add_ln700_403 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_201"/></StgValue>
</operation>

<operation id="2944" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_404 = add i10 %p_062_2_22_1_0, %sext_ln700_201

]]></Node>
<StgValue><ssdm name="add_ln700_404"/></StgValue>
</operation>

<operation id="2945" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.22.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2946" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_22_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_1_2"/></StgValue>
</operation>

<operation id="2947" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4090" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_202 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_22_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_202"/></StgValue>
</operation>

<operation id="2948" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_203 = zext i7 %shl_ln700_202 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_203"/></StgValue>
</operation>

<operation id="2949" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_405 = add i8 %zext_ln700_203, -32

]]></Node>
<StgValue><ssdm name="add_ln700_405"/></StgValue>
</operation>

<operation id="2950" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_212 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_212"/></StgValue>
</operation>

<operation id="2951" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_340 = and i1 %icmp_ln145_212, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_340"/></StgValue>
</operation>

<operation id="2952" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_341 = and i1 %and_ln145_340, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_341"/></StgValue>
</operation>

<operation id="2953" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_22_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_2"/></StgValue>
</operation>

<operation id="2954" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_213 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_213"/></StgValue>
</operation>

<operation id="2955" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_342 = and i1 %icmp_ln145_213, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_342"/></StgValue>
</operation>

<operation id="2956" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_343 = and i1 %and_ln145_342, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_343"/></StgValue>
</operation>

<operation id="2957" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_22_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_2_1"/></StgValue>
</operation>

<operation id="2958" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4193" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.23.1:0  %p_062_2_23_0_2 = phi i10 [ %add_ln700_418, %420 ], [ %sext_ln145_69, %.preheader137.23.0.2 ], [ %sext_ln145_69, %419 ]

]]></Node>
<StgValue><ssdm name="p_062_2_23_0_2"/></StgValue>
</operation>

<operation id="2959" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.23.1:1  br i1 %select_ln110_5, label %421, label %.preheader137.23.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2960" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_351, label %422, label %.preheader137.23.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2961" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4205" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_209 = sext i8 %add_ln700_419 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_209"/></StgValue>
</operation>

<operation id="2962" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4206" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_420 = add i10 %p_062_2_23_0_2, %sext_ln700_209

]]></Node>
<StgValue><ssdm name="add_ln700_420"/></StgValue>
</operation>

<operation id="2963" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4207" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.23.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2964" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4209" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.23.1.1:0  %p_062_2_23_1_0 = phi i10 [ %add_ln700_420, %422 ], [ %p_062_2_23_0_2, %.preheader137.preheader.23.1 ], [ %p_062_2_23_0_2, %421 ]

]]></Node>
<StgValue><ssdm name="p_062_2_23_1_0"/></StgValue>
</operation>

<operation id="2965" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.23.1.1:1  br i1 %select_ln110_5, label %423, label %.preheader137.23.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2966" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_353, label %424, label %.preheader137.23.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2967" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_23_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_1_1"/></StgValue>
</operation>

<operation id="2968" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4218" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_210 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_23_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_210"/></StgValue>
</operation>

<operation id="2969" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4219" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_211 = zext i7 %shl_ln700_210 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_211"/></StgValue>
</operation>

<operation id="2970" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_421 = add i8 %zext_ln700_211, -32

]]></Node>
<StgValue><ssdm name="add_ln700_421"/></StgValue>
</operation>

<operation id="2971" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4221" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_210 = sext i8 %add_ln700_421 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_210"/></StgValue>
</operation>

<operation id="2972" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4222" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_422 = add i10 %p_062_2_23_1_0, %sext_ln700_210

]]></Node>
<StgValue><ssdm name="add_ln700_422"/></StgValue>
</operation>

<operation id="2973" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4223" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.23.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2974" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4233" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_23_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_1_2"/></StgValue>
</operation>

<operation id="2975" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4234" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_211 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_23_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_211"/></StgValue>
</operation>

<operation id="2976" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4235" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_212 = zext i7 %shl_ln700_211 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_212"/></StgValue>
</operation>

<operation id="2977" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_423 = add i8 %zext_ln700_212, -32

]]></Node>
<StgValue><ssdm name="add_ln700_423"/></StgValue>
</operation>

<operation id="2978" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4244" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_221 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_221"/></StgValue>
</operation>

<operation id="2979" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_355 = and i1 %icmp_ln145_221, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_355"/></StgValue>
</operation>

<operation id="2980" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_356 = and i1 %and_ln145_355, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_356"/></StgValue>
</operation>

<operation id="2981" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4249" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_23_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_2"/></StgValue>
</operation>

<operation id="2982" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4260" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_222 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_222"/></StgValue>
</operation>

<operation id="2983" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_357 = and i1 %icmp_ln145_222, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_357"/></StgValue>
</operation>

<operation id="2984" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_358 = and i1 %and_ln145_357, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_358"/></StgValue>
</operation>

<operation id="2985" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_358" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4265" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_23_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_2_1"/></StgValue>
</operation>

<operation id="2986" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4337" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.24.1:0  %p_062_2_24_0_2 = phi i10 [ %add_ln700_436, %438 ], [ %sext_ln145_72, %.preheader137.24.0.2 ], [ %sext_ln145_72, %437 ]

]]></Node>
<StgValue><ssdm name="p_062_2_24_0_2"/></StgValue>
</operation>

<operation id="2987" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.24.1:1  br i1 %select_ln110_5, label %439, label %.preheader137.24.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2988" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_366, label %440, label %.preheader137.24.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2989" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4349" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_218 = sext i8 %add_ln700_437 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_218"/></StgValue>
</operation>

<operation id="2990" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_438 = add i10 %p_062_2_24_0_2, %sext_ln700_218

]]></Node>
<StgValue><ssdm name="add_ln700_438"/></StgValue>
</operation>

<operation id="2991" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_366" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4351" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.24.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="2992" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4353" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.24.1.1:0  %p_062_2_24_1_0 = phi i10 [ %add_ln700_438, %440 ], [ %p_062_2_24_0_2, %.preheader137.preheader.24.1 ], [ %p_062_2_24_0_2, %439 ]

]]></Node>
<StgValue><ssdm name="p_062_2_24_1_0"/></StgValue>
</operation>

<operation id="2993" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.24.1.1:1  br i1 %select_ln110_5, label %441, label %.preheader137.24.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2994" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_368, label %442, label %.preheader137.24.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="2995" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4361" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_24_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_1_1"/></StgValue>
</operation>

<operation id="2996" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4362" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_219 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_24_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_219"/></StgValue>
</operation>

<operation id="2997" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_220 = zext i7 %shl_ln700_219 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_220"/></StgValue>
</operation>

<operation id="2998" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4364" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_439 = add i8 %zext_ln700_220, -32

]]></Node>
<StgValue><ssdm name="add_ln700_439"/></StgValue>
</operation>

<operation id="2999" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4365" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_219 = sext i8 %add_ln700_439 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_219"/></StgValue>
</operation>

<operation id="3000" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4366" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_440 = add i10 %p_062_2_24_1_0, %sext_ln700_219

]]></Node>
<StgValue><ssdm name="add_ln700_440"/></StgValue>
</operation>

<operation id="3001" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4367" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.24.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3002" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4377" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_24_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_1_2"/></StgValue>
</operation>

<operation id="3003" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4378" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_220 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_24_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_220"/></StgValue>
</operation>

<operation id="3004" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_221 = zext i7 %shl_ln700_220 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_221"/></StgValue>
</operation>

<operation id="3005" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_441 = add i8 %zext_ln700_221, -32

]]></Node>
<StgValue><ssdm name="add_ln700_441"/></StgValue>
</operation>

<operation id="3006" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4388" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_230 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_230"/></StgValue>
</operation>

<operation id="3007" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_370 = and i1 %icmp_ln145_230, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_370"/></StgValue>
</operation>

<operation id="3008" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_371 = and i1 %and_ln145_370, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_371"/></StgValue>
</operation>

<operation id="3009" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4393" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_24_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_2"/></StgValue>
</operation>

<operation id="3010" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4404" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_231 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_231"/></StgValue>
</operation>

<operation id="3011" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_372 = and i1 %icmp_ln145_231, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_372"/></StgValue>
</operation>

<operation id="3012" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_373 = and i1 %and_ln145_372, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_373"/></StgValue>
</operation>

<operation id="3013" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4409" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_24_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_2_1"/></StgValue>
</operation>

<operation id="3014" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4481" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.25.1:0  %p_062_2_25_0_2 = phi i10 [ %add_ln700_454, %456 ], [ %sext_ln145_75, %.preheader137.25.0.2 ], [ %sext_ln145_75, %455 ]

]]></Node>
<StgValue><ssdm name="p_062_2_25_0_2"/></StgValue>
</operation>

<operation id="3015" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.25.1:1  br i1 %select_ln110_5, label %457, label %.preheader137.25.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3016" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_381, label %458, label %.preheader137.25.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3017" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4493" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_227 = sext i8 %add_ln700_455 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_227"/></StgValue>
</operation>

<operation id="3018" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_456 = add i10 %p_062_2_25_0_2, %sext_ln700_227

]]></Node>
<StgValue><ssdm name="add_ln700_456"/></StgValue>
</operation>

<operation id="3019" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4495" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.25.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3020" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4497" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.25.1.1:0  %p_062_2_25_1_0 = phi i10 [ %add_ln700_456, %458 ], [ %p_062_2_25_0_2, %.preheader137.preheader.25.1 ], [ %p_062_2_25_0_2, %457 ]

]]></Node>
<StgValue><ssdm name="p_062_2_25_1_0"/></StgValue>
</operation>

<operation id="3021" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.25.1.1:1  br i1 %select_ln110_5, label %459, label %.preheader137.25.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3022" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_383, label %460, label %.preheader137.25.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3023" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_25_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_1_1"/></StgValue>
</operation>

<operation id="3024" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4506" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_228 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_25_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_228"/></StgValue>
</operation>

<operation id="3025" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4507" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_229 = zext i7 %shl_ln700_228 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_229"/></StgValue>
</operation>

<operation id="3026" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4508" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_457 = add i8 %zext_ln700_229, -32

]]></Node>
<StgValue><ssdm name="add_ln700_457"/></StgValue>
</operation>

<operation id="3027" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4509" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_228 = sext i8 %add_ln700_457 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_228"/></StgValue>
</operation>

<operation id="3028" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_458 = add i10 %p_062_2_25_1_0, %sext_ln700_228

]]></Node>
<StgValue><ssdm name="add_ln700_458"/></StgValue>
</operation>

<operation id="3029" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4511" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.25.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3030" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_25_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_1_2"/></StgValue>
</operation>

<operation id="3031" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_229 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_25_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_229"/></StgValue>
</operation>

<operation id="3032" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4523" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_230 = zext i7 %shl_ln700_229 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_230"/></StgValue>
</operation>

<operation id="3033" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_459 = add i8 %zext_ln700_230, -32

]]></Node>
<StgValue><ssdm name="add_ln700_459"/></StgValue>
</operation>

<operation id="3034" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4532" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_239 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_239"/></StgValue>
</operation>

<operation id="3035" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_385 = and i1 %icmp_ln145_239, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_385"/></StgValue>
</operation>

<operation id="3036" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_386 = and i1 %and_ln145_385, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_386"/></StgValue>
</operation>

<operation id="3037" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4537" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_25_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_2"/></StgValue>
</operation>

<operation id="3038" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4548" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_240 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_240"/></StgValue>
</operation>

<operation id="3039" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_387 = and i1 %icmp_ln145_240, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_387"/></StgValue>
</operation>

<operation id="3040" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_388 = and i1 %and_ln145_387, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_388"/></StgValue>
</operation>

<operation id="3041" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4553" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_25_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_2_1"/></StgValue>
</operation>

<operation id="3042" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4625" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.26.1:0  %p_062_2_26_0_2 = phi i10 [ %add_ln700_472, %474 ], [ %sext_ln145_78, %.preheader137.26.0.2 ], [ %sext_ln145_78, %473 ]

]]></Node>
<StgValue><ssdm name="p_062_2_26_0_2"/></StgValue>
</operation>

<operation id="3043" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.26.1:1  br i1 %select_ln110_5, label %475, label %.preheader137.26.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3044" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_396, label %476, label %.preheader137.26.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3045" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4637" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_236 = sext i8 %add_ln700_473 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_236"/></StgValue>
</operation>

<operation id="3046" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4638" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_474 = add i10 %p_062_2_26_0_2, %sext_ln700_236

]]></Node>
<StgValue><ssdm name="add_ln700_474"/></StgValue>
</operation>

<operation id="3047" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4639" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.26.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3048" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4641" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.26.1.1:0  %p_062_2_26_1_0 = phi i10 [ %add_ln700_474, %476 ], [ %p_062_2_26_0_2, %.preheader137.preheader.26.1 ], [ %p_062_2_26_0_2, %475 ]

]]></Node>
<StgValue><ssdm name="p_062_2_26_1_0"/></StgValue>
</operation>

<operation id="3049" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.26.1.1:1  br i1 %select_ln110_5, label %477, label %.preheader137.26.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3050" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_398, label %478, label %.preheader137.26.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3051" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_26_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_1_1"/></StgValue>
</operation>

<operation id="3052" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4650" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_237 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_26_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_237"/></StgValue>
</operation>

<operation id="3053" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4651" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_238 = zext i7 %shl_ln700_237 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_238"/></StgValue>
</operation>

<operation id="3054" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_475 = add i8 %zext_ln700_238, -32

]]></Node>
<StgValue><ssdm name="add_ln700_475"/></StgValue>
</operation>

<operation id="3055" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4653" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_237 = sext i8 %add_ln700_475 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_237"/></StgValue>
</operation>

<operation id="3056" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4654" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_476 = add i10 %p_062_2_26_1_0, %sext_ln700_237

]]></Node>
<StgValue><ssdm name="add_ln700_476"/></StgValue>
</operation>

<operation id="3057" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4655" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.26.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3058" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4665" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_26_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_1_2"/></StgValue>
</operation>

<operation id="3059" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4666" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_238 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_26_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_238"/></StgValue>
</operation>

<operation id="3060" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4667" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_239 = zext i7 %shl_ln700_238 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_239"/></StgValue>
</operation>

<operation id="3061" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_477 = add i8 %zext_ln700_239, -32

]]></Node>
<StgValue><ssdm name="add_ln700_477"/></StgValue>
</operation>

<operation id="3062" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4676" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_248 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_248"/></StgValue>
</operation>

<operation id="3063" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_400 = and i1 %icmp_ln145_248, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_400"/></StgValue>
</operation>

<operation id="3064" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_401 = and i1 %and_ln145_400, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_401"/></StgValue>
</operation>

<operation id="3065" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4681" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_26_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_2"/></StgValue>
</operation>

<operation id="3066" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4692" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_249 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_249"/></StgValue>
</operation>

<operation id="3067" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_402 = and i1 %icmp_ln145_249, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_402"/></StgValue>
</operation>

<operation id="3068" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_403 = and i1 %and_ln145_402, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_403"/></StgValue>
</operation>

<operation id="3069" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_26_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_2_1"/></StgValue>
</operation>

<operation id="3070" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.27.1:0  %p_062_2_27_0_2 = phi i10 [ %add_ln700_490, %492 ], [ %sext_ln145_81, %.preheader137.27.0.2 ], [ %sext_ln145_81, %491 ]

]]></Node>
<StgValue><ssdm name="p_062_2_27_0_2"/></StgValue>
</operation>

<operation id="3071" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4770" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.27.1:1  br i1 %select_ln110_5, label %493, label %.preheader137.27.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3072" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_411, label %494, label %.preheader137.27.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3073" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4781" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_245 = sext i8 %add_ln700_491 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_245"/></StgValue>
</operation>

<operation id="3074" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4782" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_492 = add i10 %p_062_2_27_0_2, %sext_ln700_245

]]></Node>
<StgValue><ssdm name="add_ln700_492"/></StgValue>
</operation>

<operation id="3075" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4783" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.27.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3076" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4785" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.27.1.1:0  %p_062_2_27_1_0 = phi i10 [ %add_ln700_492, %494 ], [ %p_062_2_27_0_2, %.preheader137.preheader.27.1 ], [ %p_062_2_27_0_2, %493 ]

]]></Node>
<StgValue><ssdm name="p_062_2_27_1_0"/></StgValue>
</operation>

<operation id="3077" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.27.1.1:1  br i1 %select_ln110_5, label %495, label %.preheader137.27.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3078" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4791" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_413, label %496, label %.preheader137.27.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3079" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_27_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_1_1"/></StgValue>
</operation>

<operation id="3080" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4794" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_246 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_27_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_246"/></StgValue>
</operation>

<operation id="3081" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4795" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_247 = zext i7 %shl_ln700_246 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_247"/></StgValue>
</operation>

<operation id="3082" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4796" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_493 = add i8 %zext_ln700_247, -32

]]></Node>
<StgValue><ssdm name="add_ln700_493"/></StgValue>
</operation>

<operation id="3083" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4797" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_246 = sext i8 %add_ln700_493 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_246"/></StgValue>
</operation>

<operation id="3084" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4798" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_494 = add i10 %p_062_2_27_1_0, %sext_ln700_246

]]></Node>
<StgValue><ssdm name="add_ln700_494"/></StgValue>
</operation>

<operation id="3085" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4799" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.27.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3086" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4809" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_27_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_1_2"/></StgValue>
</operation>

<operation id="3087" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4810" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_247 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_27_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_247"/></StgValue>
</operation>

<operation id="3088" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4811" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_248 = zext i7 %shl_ln700_247 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_248"/></StgValue>
</operation>

<operation id="3089" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4812" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_495 = add i8 %zext_ln700_248, -32

]]></Node>
<StgValue><ssdm name="add_ln700_495"/></StgValue>
</operation>

<operation id="3090" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4820" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_257 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_257"/></StgValue>
</operation>

<operation id="3091" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_415 = and i1 %icmp_ln145_257, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_415"/></StgValue>
</operation>

<operation id="3092" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_416 = and i1 %and_ln145_415, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_416"/></StgValue>
</operation>

<operation id="3093" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_27_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_2"/></StgValue>
</operation>

<operation id="3094" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_258 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_258"/></StgValue>
</operation>

<operation id="3095" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_417 = and i1 %icmp_ln145_258, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_417"/></StgValue>
</operation>

<operation id="3096" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_418 = and i1 %and_ln145_417, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_418"/></StgValue>
</operation>

<operation id="3097" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4841" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_27_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_2_1"/></StgValue>
</operation>

<operation id="3098" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4913" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.28.1:0  %p_062_2_28_0_2 = phi i10 [ %add_ln700_508, %510 ], [ %sext_ln145_84, %.preheader137.28.0.2 ], [ %sext_ln145_84, %509 ]

]]></Node>
<StgValue><ssdm name="p_062_2_28_0_2"/></StgValue>
</operation>

<operation id="3099" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.28.1:1  br i1 %select_ln110_5, label %511, label %.preheader137.28.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_426, label %512, label %.preheader137.28.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4925" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_254 = sext i8 %add_ln700_509 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_254"/></StgValue>
</operation>

<operation id="3102" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4926" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_510 = add i10 %p_062_2_28_0_2, %sext_ln700_254

]]></Node>
<StgValue><ssdm name="add_ln700_510"/></StgValue>
</operation>

<operation id="3103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_426" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.28.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4929" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.28.1.1:0  %p_062_2_28_1_0 = phi i10 [ %add_ln700_510, %512 ], [ %p_062_2_28_0_2, %.preheader137.preheader.28.1 ], [ %p_062_2_28_0_2, %511 ]

]]></Node>
<StgValue><ssdm name="p_062_2_28_1_0"/></StgValue>
</operation>

<operation id="3105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4930" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.28.1.1:1  br i1 %select_ln110_5, label %513, label %.preheader137.28.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_428, label %514, label %.preheader137.28.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3107" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4937" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_28_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_1_1"/></StgValue>
</operation>

<operation id="3108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4938" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_255 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_28_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_255"/></StgValue>
</operation>

<operation id="3109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_256 = zext i7 %shl_ln700_255 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_256"/></StgValue>
</operation>

<operation id="3110" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4940" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_511 = add i8 %zext_ln700_256, -32

]]></Node>
<StgValue><ssdm name="add_ln700_511"/></StgValue>
</operation>

<operation id="3111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4941" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_255 = sext i8 %add_ln700_511 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_255"/></StgValue>
</operation>

<operation id="3112" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4942" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_512 = add i10 %p_062_2_28_1_0, %sext_ln700_255

]]></Node>
<StgValue><ssdm name="add_ln700_512"/></StgValue>
</operation>

<operation id="3113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4943" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.28.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3114" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4953" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_28_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_1_2"/></StgValue>
</operation>

<operation id="3115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4954" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_256 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_28_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_256"/></StgValue>
</operation>

<operation id="3116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4955" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_257 = zext i7 %shl_ln700_256 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_257"/></StgValue>
</operation>

<operation id="3117" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4956" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_513 = add i8 %zext_ln700_257, -32

]]></Node>
<StgValue><ssdm name="add_ln700_513"/></StgValue>
</operation>

<operation id="3118" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4964" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_266 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_266"/></StgValue>
</operation>

<operation id="3119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_430 = and i1 %icmp_ln145_266, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_430"/></StgValue>
</operation>

<operation id="3120" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_431 = and i1 %and_ln145_430, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_431"/></StgValue>
</operation>

<operation id="3121" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4969" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_28_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_2"/></StgValue>
</operation>

<operation id="3122" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4980" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_267 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_267"/></StgValue>
</operation>

<operation id="3123" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_432 = and i1 %icmp_ln145_267, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_432"/></StgValue>
</operation>

<operation id="3124" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_433 = and i1 %and_ln145_432, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_433"/></StgValue>
</operation>

<operation id="3125" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4985" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_28_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_2_1"/></StgValue>
</operation>

<operation id="3126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5057" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.29.1:0  %p_062_2_29_0_2 = phi i10 [ %add_ln700_526, %528 ], [ %sext_ln145_87, %.preheader137.29.0.2 ], [ %sext_ln145_87, %527 ]

]]></Node>
<StgValue><ssdm name="p_062_2_29_0_2"/></StgValue>
</operation>

<operation id="3127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5058" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.29.1:1  br i1 %select_ln110_5, label %529, label %.preheader137.29.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_441, label %530, label %.preheader137.29.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_441" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5069" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_263 = sext i8 %add_ln700_527 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_263"/></StgValue>
</operation>

<operation id="3130" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_441" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5070" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_528 = add i10 %p_062_2_29_0_2, %sext_ln700_263

]]></Node>
<StgValue><ssdm name="add_ln700_528"/></StgValue>
</operation>

<operation id="3131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_441" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5071" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.29.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5073" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.29.1.1:0  %p_062_2_29_1_0 = phi i10 [ %add_ln700_528, %530 ], [ %p_062_2_29_0_2, %.preheader137.preheader.29.1 ], [ %p_062_2_29_0_2, %529 ]

]]></Node>
<StgValue><ssdm name="p_062_2_29_1_0"/></StgValue>
</operation>

<operation id="3133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5074" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.29.1.1:1  br i1 %select_ln110_5, label %531, label %.preheader137.29.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5079" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_443, label %532, label %.preheader137.29.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3135" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5081" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_29_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_1_1"/></StgValue>
</operation>

<operation id="3136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5082" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_264 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_29_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_264"/></StgValue>
</operation>

<operation id="3137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5083" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_265 = zext i7 %shl_ln700_264 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_265"/></StgValue>
</operation>

<operation id="3138" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5084" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_529 = add i8 %zext_ln700_265, -32

]]></Node>
<StgValue><ssdm name="add_ln700_529"/></StgValue>
</operation>

<operation id="3139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5085" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_264 = sext i8 %add_ln700_529 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_264"/></StgValue>
</operation>

<operation id="3140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5086" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_530 = add i10 %p_062_2_29_1_0, %sext_ln700_264

]]></Node>
<StgValue><ssdm name="add_ln700_530"/></StgValue>
</operation>

<operation id="3141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5087" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.29.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3142" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5097" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_29_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_1_2"/></StgValue>
</operation>

<operation id="3143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5098" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_265 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_29_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_265"/></StgValue>
</operation>

<operation id="3144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5099" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_266 = zext i7 %shl_ln700_265 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_266"/></StgValue>
</operation>

<operation id="3145" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_531 = add i8 %zext_ln700_266, -32

]]></Node>
<StgValue><ssdm name="add_ln700_531"/></StgValue>
</operation>

<operation id="3146" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5108" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_275 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_275"/></StgValue>
</operation>

<operation id="3147" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_445 = and i1 %icmp_ln145_275, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_445"/></StgValue>
</operation>

<operation id="3148" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_446 = and i1 %and_ln145_445, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_446"/></StgValue>
</operation>

<operation id="3149" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5113" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_29_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_2"/></StgValue>
</operation>

<operation id="3150" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5124" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_276 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_276"/></StgValue>
</operation>

<operation id="3151" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_447 = and i1 %icmp_ln145_276, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_447"/></StgValue>
</operation>

<operation id="3152" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_448 = and i1 %and_ln145_447, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_448"/></StgValue>
</operation>

<operation id="3153" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5129" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_29_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_2_1"/></StgValue>
</operation>

<operation id="3154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5201" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.30.1:0  %p_062_2_30_0_2 = phi i10 [ %add_ln700_544, %546 ], [ %sext_ln145_90, %.preheader137.30.0.2 ], [ %sext_ln145_90, %545 ]

]]></Node>
<StgValue><ssdm name="p_062_2_30_0_2"/></StgValue>
</operation>

<operation id="3155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.30.1:1  br i1 %select_ln110_5, label %547, label %.preheader137.30.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_456, label %548, label %.preheader137.30.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5213" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_272 = sext i8 %add_ln700_545 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_272"/></StgValue>
</operation>

<operation id="3158" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_546 = add i10 %p_062_2_30_0_2, %sext_ln700_272

]]></Node>
<StgValue><ssdm name="add_ln700_546"/></StgValue>
</operation>

<operation id="3159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5215" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.30.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5217" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.30.1.1:0  %p_062_2_30_1_0 = phi i10 [ %add_ln700_546, %548 ], [ %p_062_2_30_0_2, %.preheader137.preheader.30.1 ], [ %p_062_2_30_0_2, %547 ]

]]></Node>
<StgValue><ssdm name="p_062_2_30_1_0"/></StgValue>
</operation>

<operation id="3161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.30.1.1:1  br i1 %select_ln110_5, label %549, label %.preheader137.30.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_458, label %550, label %.preheader137.30.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3163" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5225" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_30_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_1_1"/></StgValue>
</operation>

<operation id="3164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5226" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_273 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_30_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_273"/></StgValue>
</operation>

<operation id="3165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5227" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_274 = zext i7 %shl_ln700_273 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_274"/></StgValue>
</operation>

<operation id="3166" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_547 = add i8 %zext_ln700_274, -32

]]></Node>
<StgValue><ssdm name="add_ln700_547"/></StgValue>
</operation>

<operation id="3167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5229" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_273 = sext i8 %add_ln700_547 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_273"/></StgValue>
</operation>

<operation id="3168" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5230" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_548 = add i10 %p_062_2_30_1_0, %sext_ln700_273

]]></Node>
<StgValue><ssdm name="add_ln700_548"/></StgValue>
</operation>

<operation id="3169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5231" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.30.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3170" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5241" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_30_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_1_2"/></StgValue>
</operation>

<operation id="3171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5242" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_274 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_30_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_274"/></StgValue>
</operation>

<operation id="3172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5243" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_275 = zext i7 %shl_ln700_274 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_275"/></StgValue>
</operation>

<operation id="3173" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_549 = add i8 %zext_ln700_275, -32

]]></Node>
<StgValue><ssdm name="add_ln700_549"/></StgValue>
</operation>

<operation id="3174" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5252" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_284 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_284"/></StgValue>
</operation>

<operation id="3175" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_460 = and i1 %icmp_ln145_284, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_460"/></StgValue>
</operation>

<operation id="3176" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_461 = and i1 %and_ln145_460, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_461"/></StgValue>
</operation>

<operation id="3177" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_461" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5257" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_30_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_2"/></StgValue>
</operation>

<operation id="3178" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5268" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_285 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_285"/></StgValue>
</operation>

<operation id="3179" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_462 = and i1 %icmp_ln145_285, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_462"/></StgValue>
</operation>

<operation id="3180" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_463 = and i1 %and_ln145_462, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_463"/></StgValue>
</operation>

<operation id="3181" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5273" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_30_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_2_1"/></StgValue>
</operation>

<operation id="3182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5345" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.preheader.31.1:0  %p_062_2_31_0_2 = phi i10 [ %add_ln700_562, %564 ], [ %sext_ln145_93, %.preheader137.31.0.2 ], [ %sext_ln145_93, %563 ]

]]></Node>
<StgValue><ssdm name="p_062_2_31_0_2"/></StgValue>
</operation>

<operation id="3183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.31.1:1  br i1 %select_ln110_5, label %565, label %.preheader137.31.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_471, label %566, label %.preheader137.31.1.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5357" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_281 = sext i8 %add_ln700_563 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_281"/></StgValue>
</operation>

<operation id="3186" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5358" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_564 = add i10 %p_062_2_31_0_2, %sext_ln700_281

]]></Node>
<StgValue><ssdm name="add_ln700_564"/></StgValue>
</operation>

<operation id="3187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5359" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.31.1.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5361" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.31.1.1:0  %p_062_2_31_1_0 = phi i10 [ %add_ln700_564, %566 ], [ %p_062_2_31_0_2, %.preheader137.preheader.31.1 ], [ %p_062_2_31_0_2, %565 ]

]]></Node>
<StgValue><ssdm name="p_062_2_31_1_0"/></StgValue>
</operation>

<operation id="3189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.31.1.1:1  br i1 %select_ln110_5, label %567, label %.preheader137.31.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_473, label %568, label %.preheader137.31.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3191" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5369" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_1_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_4, i32 %weights_31_1_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_1_1"/></StgValue>
</operation>

<operation id="3192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5370" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_282 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_31_1_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_282"/></StgValue>
</operation>

<operation id="3193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5371" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_283 = zext i7 %shl_ln700_282 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_283"/></StgValue>
</operation>

<operation id="3194" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_565 = add i8 %zext_ln700_283, -32

]]></Node>
<StgValue><ssdm name="add_ln700_565"/></StgValue>
</operation>

<operation id="3195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5373" bw="10" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_282 = sext i8 %add_ln700_565 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_282"/></StgValue>
</operation>

<operation id="3196" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln700_566 = add i10 %p_062_2_31_1_0, %sext_ln700_282

]]></Node>
<StgValue><ssdm name="add_ln700_566"/></StgValue>
</operation>

<operation id="3197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5375" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.31.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3198" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5385" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_1_5, i32 %weights_31_1_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_1_2"/></StgValue>
</operation>

<operation id="3199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5386" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_283 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_31_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_283"/></StgValue>
</operation>

<operation id="3200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5387" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_284 = zext i7 %shl_ln700_283 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_284"/></StgValue>
</operation>

<operation id="3201" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_567 = add i8 %zext_ln700_284, -32

]]></Node>
<StgValue><ssdm name="add_ln700_567"/></StgValue>
</operation>

<operation id="3202" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5396" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_293 = icmp slt i9 %add_ln144, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_293"/></StgValue>
</operation>

<operation id="3203" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_475 = and i1 %icmp_ln145_293, %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145_475"/></StgValue>
</operation>

<operation id="3204" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_476 = and i1 %and_ln145_475, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_476"/></StgValue>
</operation>

<operation id="3205" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5401" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_31_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_2"/></StgValue>
</operation>

<operation id="3206" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5412" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_294 = icmp slt i9 %add_ln144_1, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_294"/></StgValue>
</operation>

<operation id="3207" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_477 = and i1 %icmp_ln145_294, %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_477"/></StgValue>
</operation>

<operation id="3208" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln145_478 = and i1 %and_ln145_477, %select_ln110_8

]]></Node>
<StgValue><ssdm name="and_ln145_478"/></StgValue>
</operation>

<operation id="3209" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5417" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_31_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_2_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="3210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.0.1.2:0  %p_062_2_0_1_1 = phi i10 [ %add_ln700_8, %10 ], [ %p_062_2_0_1_0, %.preheader137.0.1.1 ], [ %p_062_2_0_1_0, %9 ]

]]></Node>
<StgValue><ssdm name="p_062_2_0_1_1"/></StgValue>
</operation>

<operation id="3211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.0.1.2:1  %sext_ln145_1 = sext i10 %p_062_2_0_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_1"/></StgValue>
</operation>

<operation id="3212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.0.1.2:2  br i1 %select_ln110_5, label %11, label %.preheader137.preheader.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_9, label %12, label %.preheader137.preheader.0.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_4 = sext i8 %add_ln700_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_4"/></StgValue>
</operation>

<operation id="3215" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_10 = add i11 %sext_ln145_1, %sext_ln700_4

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="3216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.0.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.0.2:0  %p_062_2_0_1_2 = phi i11 [ %add_ln700_10, %12 ], [ %sext_ln145_1, %.preheader137.0.1.2 ], [ %sext_ln145_1, %11 ]

]]></Node>
<StgValue><ssdm name="p_062_2_0_1_2"/></StgValue>
</operation>

<operation id="3218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.0.2:1  br i1 %select_ln110_7, label %13, label %.preheader137.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_11, label %14, label %.preheader137.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3220" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_0_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_2"/></StgValue>
</operation>

<operation id="3221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_6 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_0_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_6"/></StgValue>
</operation>

<operation id="3222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_6 = zext i7 %shl_ln700_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_6"/></StgValue>
</operation>

<operation id="3223" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_11 = add i8 %zext_ln700_6, -32

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="3224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_5 = sext i8 %add_ln700_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_5"/></StgValue>
</operation>

<operation id="3225" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_12 = add i11 %p_062_2_0_1_2, %sext_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="3226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3227" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_0_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_2_1"/></StgValue>
</operation>

<operation id="3228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_7 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_0_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_7"/></StgValue>
</operation>

<operation id="3229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_7 = zext i7 %shl_ln700_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_7"/></StgValue>
</operation>

<operation id="3230" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_13 = add i8 %zext_ln700_7, -32

]]></Node>
<StgValue><ssdm name="add_ln700_13"/></StgValue>
</operation>

<operation id="3231" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_16 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_16"/></StgValue>
</operation>

<operation id="3232" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_14 = and i1 %select_ln110_8, %icmp_ln145_16

]]></Node>
<StgValue><ssdm name="and_ln145_14"/></StgValue>
</operation>

<operation id="3233" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_0_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_2_2"/></StgValue>
</operation>

<operation id="3234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.1.1.2:0  %p_062_2_1_1_1 = phi i10 [ %add_ln700_26, %28 ], [ %p_062_2_1_1_0, %.preheader137.1.1.1 ], [ %p_062_2_1_1_0, %27 ]

]]></Node>
<StgValue><ssdm name="p_062_2_1_1_1"/></StgValue>
</operation>

<operation id="3235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.1.1.2:1  %sext_ln145_4 = sext i10 %p_062_2_1_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_4"/></StgValue>
</operation>

<operation id="3236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.1.1.2:2  br i1 %select_ln110_5, label %29, label %.preheader137.preheader.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_24, label %30, label %.preheader137.preheader.1.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_13 = sext i8 %add_ln700_27 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_13"/></StgValue>
</operation>

<operation id="3239" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_28 = add i11 %sext_ln145_4, %sext_ln700_13

]]></Node>
<StgValue><ssdm name="add_ln700_28"/></StgValue>
</operation>

<operation id="3240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.1.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.1.2:0  %p_062_2_1_1_2 = phi i11 [ %add_ln700_28, %30 ], [ %sext_ln145_4, %.preheader137.1.1.2 ], [ %sext_ln145_4, %29 ]

]]></Node>
<StgValue><ssdm name="p_062_2_1_1_2"/></StgValue>
</operation>

<operation id="3242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.1.2:1  br i1 %select_ln110_7, label %31, label %.preheader137.1.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_26, label %32, label %.preheader137.1.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3244" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_1_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_2"/></StgValue>
</operation>

<operation id="3245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_14 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_1_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_14"/></StgValue>
</operation>

<operation id="3246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_15 = zext i7 %shl_ln700_14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_15"/></StgValue>
</operation>

<operation id="3247" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_29 = add i8 %zext_ln700_15, -32

]]></Node>
<StgValue><ssdm name="add_ln700_29"/></StgValue>
</operation>

<operation id="3248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_14 = sext i8 %add_ln700_29 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_14"/></StgValue>
</operation>

<operation id="3249" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_30 = add i11 %p_062_2_1_1_2, %sext_ln700_14

]]></Node>
<StgValue><ssdm name="add_ln700_30"/></StgValue>
</operation>

<operation id="3250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.1.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3251" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_1_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_2_1"/></StgValue>
</operation>

<operation id="3252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_15 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_1_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_15"/></StgValue>
</operation>

<operation id="3253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_16 = zext i7 %shl_ln700_15 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_16"/></StgValue>
</operation>

<operation id="3254" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_31 = add i8 %zext_ln700_16, -32

]]></Node>
<StgValue><ssdm name="add_ln700_31"/></StgValue>
</operation>

<operation id="3255" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_25 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_25"/></StgValue>
</operation>

<operation id="3256" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_29 = and i1 %select_ln110_8, %icmp_ln145_25

]]></Node>
<StgValue><ssdm name="and_ln145_29"/></StgValue>
</operation>

<operation id="3257" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_1_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_2_2"/></StgValue>
</operation>

<operation id="3258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.2.1.2:0  %p_062_2_2_1_1 = phi i10 [ %add_ln700_44, %46 ], [ %p_062_2_2_1_0, %.preheader137.2.1.1 ], [ %p_062_2_2_1_0, %45 ]

]]></Node>
<StgValue><ssdm name="p_062_2_2_1_1"/></StgValue>
</operation>

<operation id="3259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.2.1.2:1  %sext_ln145_7 = sext i10 %p_062_2_2_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_7"/></StgValue>
</operation>

<operation id="3260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.2.1.2:2  br i1 %select_ln110_5, label %47, label %.preheader137.preheader.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_39, label %48, label %.preheader137.preheader.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_22 = sext i8 %add_ln700_45 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_22"/></StgValue>
</operation>

<operation id="3263" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_46 = add i11 %sext_ln145_7, %sext_ln700_22

]]></Node>
<StgValue><ssdm name="add_ln700_46"/></StgValue>
</operation>

<operation id="3264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.2.2:0  %p_062_2_2_1_2 = phi i11 [ %add_ln700_46, %48 ], [ %sext_ln145_7, %.preheader137.2.1.2 ], [ %sext_ln145_7, %47 ]

]]></Node>
<StgValue><ssdm name="p_062_2_2_1_2"/></StgValue>
</operation>

<operation id="3266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.2.2:1  br i1 %select_ln110_7, label %49, label %.preheader137.2.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_41, label %50, label %.preheader137.2.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3268" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_2_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_2"/></StgValue>
</operation>

<operation id="3269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_23 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_23"/></StgValue>
</operation>

<operation id="3270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_24 = zext i7 %shl_ln700_23 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_24"/></StgValue>
</operation>

<operation id="3271" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_47 = add i8 %zext_ln700_24, -32

]]></Node>
<StgValue><ssdm name="add_ln700_47"/></StgValue>
</operation>

<operation id="3272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_23 = sext i8 %add_ln700_47 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_23"/></StgValue>
</operation>

<operation id="3273" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_48 = add i11 %p_062_2_2_1_2, %sext_ln700_23

]]></Node>
<StgValue><ssdm name="add_ln700_48"/></StgValue>
</operation>

<operation id="3274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.2.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3275" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_2_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_2_1"/></StgValue>
</operation>

<operation id="3276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_24 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_2_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_24"/></StgValue>
</operation>

<operation id="3277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_25 = zext i7 %shl_ln700_24 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_25"/></StgValue>
</operation>

<operation id="3278" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_49 = add i8 %zext_ln700_25, -32

]]></Node>
<StgValue><ssdm name="add_ln700_49"/></StgValue>
</operation>

<operation id="3279" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_34 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_34"/></StgValue>
</operation>

<operation id="3280" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_44 = and i1 %select_ln110_8, %icmp_ln145_34

]]></Node>
<StgValue><ssdm name="and_ln145_44"/></StgValue>
</operation>

<operation id="3281" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_2_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_2_2"/></StgValue>
</operation>

<operation id="3282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.3.1.2:0  %p_062_2_3_1_1 = phi i10 [ %add_ln700_62, %64 ], [ %p_062_2_3_1_0, %.preheader137.3.1.1 ], [ %p_062_2_3_1_0, %63 ]

]]></Node>
<StgValue><ssdm name="p_062_2_3_1_1"/></StgValue>
</operation>

<operation id="3283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.3.1.2:1  %sext_ln145_10 = sext i10 %p_062_2_3_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_10"/></StgValue>
</operation>

<operation id="3284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.3.1.2:2  br i1 %select_ln110_5, label %65, label %.preheader137.preheader.3.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_54, label %66, label %.preheader137.preheader.3.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_31 = sext i8 %add_ln700_63 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_31"/></StgValue>
</operation>

<operation id="3287" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_64 = add i11 %sext_ln145_10, %sext_ln700_31

]]></Node>
<StgValue><ssdm name="add_ln700_64"/></StgValue>
</operation>

<operation id="3288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.3.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.3.2:0  %p_062_2_3_1_2 = phi i11 [ %add_ln700_64, %66 ], [ %sext_ln145_10, %.preheader137.3.1.2 ], [ %sext_ln145_10, %65 ]

]]></Node>
<StgValue><ssdm name="p_062_2_3_1_2"/></StgValue>
</operation>

<operation id="3290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.3.2:1  br i1 %select_ln110_7, label %67, label %.preheader137.3.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_56, label %68, label %.preheader137.3.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3292" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_3_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_2"/></StgValue>
</operation>

<operation id="3293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_32 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_3_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_32"/></StgValue>
</operation>

<operation id="3294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_33 = zext i7 %shl_ln700_32 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_33"/></StgValue>
</operation>

<operation id="3295" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_65 = add i8 %zext_ln700_33, -32

]]></Node>
<StgValue><ssdm name="add_ln700_65"/></StgValue>
</operation>

<operation id="3296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_32 = sext i8 %add_ln700_65 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_32"/></StgValue>
</operation>

<operation id="3297" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_66 = add i11 %p_062_2_3_1_2, %sext_ln700_32

]]></Node>
<StgValue><ssdm name="add_ln700_66"/></StgValue>
</operation>

<operation id="3298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.3.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3299" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_3_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_2_1"/></StgValue>
</operation>

<operation id="3300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_33 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_3_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_33"/></StgValue>
</operation>

<operation id="3301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_34 = zext i7 %shl_ln700_33 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_34"/></StgValue>
</operation>

<operation id="3302" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_67 = add i8 %zext_ln700_34, -32

]]></Node>
<StgValue><ssdm name="add_ln700_67"/></StgValue>
</operation>

<operation id="3303" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_43 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_43"/></StgValue>
</operation>

<operation id="3304" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_59 = and i1 %select_ln110_8, %icmp_ln145_43

]]></Node>
<StgValue><ssdm name="and_ln145_59"/></StgValue>
</operation>

<operation id="3305" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_3_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_2_2"/></StgValue>
</operation>

<operation id="3306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.4.1.2:0  %p_062_2_4_1_1 = phi i10 [ %add_ln700_80, %82 ], [ %p_062_2_4_1_0, %.preheader137.4.1.1 ], [ %p_062_2_4_1_0, %81 ]

]]></Node>
<StgValue><ssdm name="p_062_2_4_1_1"/></StgValue>
</operation>

<operation id="3307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.4.1.2:1  %sext_ln145_13 = sext i10 %p_062_2_4_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_13"/></StgValue>
</operation>

<operation id="3308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.4.1.2:2  br i1 %select_ln110_5, label %83, label %.preheader137.preheader.4.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_69, label %84, label %.preheader137.preheader.4.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_40 = sext i8 %add_ln700_81 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_40"/></StgValue>
</operation>

<operation id="3311" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_82 = add i11 %sext_ln145_13, %sext_ln700_40

]]></Node>
<StgValue><ssdm name="add_ln700_82"/></StgValue>
</operation>

<operation id="3312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.4.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.4.2:0  %p_062_2_4_1_2 = phi i11 [ %add_ln700_82, %84 ], [ %sext_ln145_13, %.preheader137.4.1.2 ], [ %sext_ln145_13, %83 ]

]]></Node>
<StgValue><ssdm name="p_062_2_4_1_2"/></StgValue>
</operation>

<operation id="3314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.4.2:1  br i1 %select_ln110_7, label %85, label %.preheader137.4.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_71, label %86, label %.preheader137.4.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3316" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_4_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_2"/></StgValue>
</operation>

<operation id="3317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_41 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_4_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_41"/></StgValue>
</operation>

<operation id="3318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_42 = zext i7 %shl_ln700_41 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_42"/></StgValue>
</operation>

<operation id="3319" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_83 = add i8 %zext_ln700_42, -32

]]></Node>
<StgValue><ssdm name="add_ln700_83"/></StgValue>
</operation>

<operation id="3320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_41 = sext i8 %add_ln700_83 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_41"/></StgValue>
</operation>

<operation id="3321" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_84 = add i11 %p_062_2_4_1_2, %sext_ln700_41

]]></Node>
<StgValue><ssdm name="add_ln700_84"/></StgValue>
</operation>

<operation id="3322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.4.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3323" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_4_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_2_1"/></StgValue>
</operation>

<operation id="3324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_42 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_4_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_42"/></StgValue>
</operation>

<operation id="3325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_43 = zext i7 %shl_ln700_42 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_43"/></StgValue>
</operation>

<operation id="3326" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_85 = add i8 %zext_ln700_43, -32

]]></Node>
<StgValue><ssdm name="add_ln700_85"/></StgValue>
</operation>

<operation id="3327" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_52 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_52"/></StgValue>
</operation>

<operation id="3328" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_74 = and i1 %select_ln110_8, %icmp_ln145_52

]]></Node>
<StgValue><ssdm name="and_ln145_74"/></StgValue>
</operation>

<operation id="3329" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_4_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_2_2"/></StgValue>
</operation>

<operation id="3330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.5.1.2:0  %p_062_2_5_1_1 = phi i10 [ %add_ln700_98, %100 ], [ %p_062_2_5_1_0, %.preheader137.5.1.1 ], [ %p_062_2_5_1_0, %99 ]

]]></Node>
<StgValue><ssdm name="p_062_2_5_1_1"/></StgValue>
</operation>

<operation id="3331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.5.1.2:1  %sext_ln145_16 = sext i10 %p_062_2_5_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_16"/></StgValue>
</operation>

<operation id="3332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.5.1.2:2  br i1 %select_ln110_5, label %101, label %.preheader137.preheader.5.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_84, label %102, label %.preheader137.preheader.5.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_49 = sext i8 %add_ln700_99 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_49"/></StgValue>
</operation>

<operation id="3335" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_100 = add i11 %sext_ln145_16, %sext_ln700_49

]]></Node>
<StgValue><ssdm name="add_ln700_100"/></StgValue>
</operation>

<operation id="3336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.5.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.5.2:0  %p_062_2_5_1_2 = phi i11 [ %add_ln700_100, %102 ], [ %sext_ln145_16, %.preheader137.5.1.2 ], [ %sext_ln145_16, %101 ]

]]></Node>
<StgValue><ssdm name="p_062_2_5_1_2"/></StgValue>
</operation>

<operation id="3338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.5.2:1  br i1 %select_ln110_7, label %103, label %.preheader137.5.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_86, label %104, label %.preheader137.5.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3340" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_5_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_2"/></StgValue>
</operation>

<operation id="3341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_50 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_5_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_50"/></StgValue>
</operation>

<operation id="3342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_51 = zext i7 %shl_ln700_50 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_51"/></StgValue>
</operation>

<operation id="3343" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_101 = add i8 %zext_ln700_51, -32

]]></Node>
<StgValue><ssdm name="add_ln700_101"/></StgValue>
</operation>

<operation id="3344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_50 = sext i8 %add_ln700_101 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_50"/></StgValue>
</operation>

<operation id="3345" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_102 = add i11 %p_062_2_5_1_2, %sext_ln700_50

]]></Node>
<StgValue><ssdm name="add_ln700_102"/></StgValue>
</operation>

<operation id="3346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.5.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3347" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_5_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_2_1"/></StgValue>
</operation>

<operation id="3348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_51 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_5_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_51"/></StgValue>
</operation>

<operation id="3349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_52 = zext i7 %shl_ln700_51 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_52"/></StgValue>
</operation>

<operation id="3350" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_103 = add i8 %zext_ln700_52, -32

]]></Node>
<StgValue><ssdm name="add_ln700_103"/></StgValue>
</operation>

<operation id="3351" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_61 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_61"/></StgValue>
</operation>

<operation id="3352" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_89 = and i1 %select_ln110_8, %icmp_ln145_61

]]></Node>
<StgValue><ssdm name="and_ln145_89"/></StgValue>
</operation>

<operation id="3353" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_5_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_2_2"/></StgValue>
</operation>

<operation id="3354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.6.1.2:0  %p_062_2_6_1_1 = phi i10 [ %add_ln700_116, %118 ], [ %p_062_2_6_1_0, %.preheader137.6.1.1 ], [ %p_062_2_6_1_0, %117 ]

]]></Node>
<StgValue><ssdm name="p_062_2_6_1_1"/></StgValue>
</operation>

<operation id="3355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.6.1.2:1  %sext_ln145_19 = sext i10 %p_062_2_6_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_19"/></StgValue>
</operation>

<operation id="3356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.6.1.2:2  br i1 %select_ln110_5, label %119, label %.preheader137.preheader.6.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_99, label %120, label %.preheader137.preheader.6.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_58 = sext i8 %add_ln700_117 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_58"/></StgValue>
</operation>

<operation id="3359" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_118 = add i11 %sext_ln145_19, %sext_ln700_58

]]></Node>
<StgValue><ssdm name="add_ln700_118"/></StgValue>
</operation>

<operation id="3360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.6.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.6.2:0  %p_062_2_6_1_2 = phi i11 [ %add_ln700_118, %120 ], [ %sext_ln145_19, %.preheader137.6.1.2 ], [ %sext_ln145_19, %119 ]

]]></Node>
<StgValue><ssdm name="p_062_2_6_1_2"/></StgValue>
</operation>

<operation id="3362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.6.2:1  br i1 %select_ln110_7, label %121, label %.preheader137.6.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_101, label %122, label %.preheader137.6.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3364" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_6_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_2"/></StgValue>
</operation>

<operation id="3365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_59 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_6_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_59"/></StgValue>
</operation>

<operation id="3366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_60 = zext i7 %shl_ln700_59 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_60"/></StgValue>
</operation>

<operation id="3367" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_119 = add i8 %zext_ln700_60, -32

]]></Node>
<StgValue><ssdm name="add_ln700_119"/></StgValue>
</operation>

<operation id="3368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_59 = sext i8 %add_ln700_119 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_59"/></StgValue>
</operation>

<operation id="3369" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_120 = add i11 %p_062_2_6_1_2, %sext_ln700_59

]]></Node>
<StgValue><ssdm name="add_ln700_120"/></StgValue>
</operation>

<operation id="3370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.6.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3371" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_6_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_2_1"/></StgValue>
</operation>

<operation id="3372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_60 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_6_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_60"/></StgValue>
</operation>

<operation id="3373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_61 = zext i7 %shl_ln700_60 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_61"/></StgValue>
</operation>

<operation id="3374" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_121 = add i8 %zext_ln700_61, -32

]]></Node>
<StgValue><ssdm name="add_ln700_121"/></StgValue>
</operation>

<operation id="3375" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_70 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_70"/></StgValue>
</operation>

<operation id="3376" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_104 = and i1 %select_ln110_8, %icmp_ln145_70

]]></Node>
<StgValue><ssdm name="and_ln145_104"/></StgValue>
</operation>

<operation id="3377" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_6_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_2_2"/></StgValue>
</operation>

<operation id="3378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.7.1.2:0  %p_062_2_7_1_1 = phi i10 [ %add_ln700_134, %136 ], [ %p_062_2_7_1_0, %.preheader137.7.1.1 ], [ %p_062_2_7_1_0, %135 ]

]]></Node>
<StgValue><ssdm name="p_062_2_7_1_1"/></StgValue>
</operation>

<operation id="3379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.7.1.2:1  %sext_ln145_22 = sext i10 %p_062_2_7_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_22"/></StgValue>
</operation>

<operation id="3380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.7.1.2:2  br i1 %select_ln110_5, label %137, label %.preheader137.preheader.7.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_114, label %138, label %.preheader137.preheader.7.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_67 = sext i8 %add_ln700_135 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_67"/></StgValue>
</operation>

<operation id="3383" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_136 = add i11 %sext_ln145_22, %sext_ln700_67

]]></Node>
<StgValue><ssdm name="add_ln700_136"/></StgValue>
</operation>

<operation id="3384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.7.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.7.2:0  %p_062_2_7_1_2 = phi i11 [ %add_ln700_136, %138 ], [ %sext_ln145_22, %.preheader137.7.1.2 ], [ %sext_ln145_22, %137 ]

]]></Node>
<StgValue><ssdm name="p_062_2_7_1_2"/></StgValue>
</operation>

<operation id="3386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.7.2:1  br i1 %select_ln110_7, label %139, label %.preheader137.7.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_116, label %140, label %.preheader137.7.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3388" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_7_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_2"/></StgValue>
</operation>

<operation id="3389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_68 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_7_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_68"/></StgValue>
</operation>

<operation id="3390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_69 = zext i7 %shl_ln700_68 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_69"/></StgValue>
</operation>

<operation id="3391" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_137 = add i8 %zext_ln700_69, -32

]]></Node>
<StgValue><ssdm name="add_ln700_137"/></StgValue>
</operation>

<operation id="3392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_68 = sext i8 %add_ln700_137 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_68"/></StgValue>
</operation>

<operation id="3393" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_138 = add i11 %p_062_2_7_1_2, %sext_ln700_68

]]></Node>
<StgValue><ssdm name="add_ln700_138"/></StgValue>
</operation>

<operation id="3394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.7.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3395" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_7_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_2_1"/></StgValue>
</operation>

<operation id="3396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_69 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_7_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_69"/></StgValue>
</operation>

<operation id="3397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_70 = zext i7 %shl_ln700_69 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_70"/></StgValue>
</operation>

<operation id="3398" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_139 = add i8 %zext_ln700_70, -32

]]></Node>
<StgValue><ssdm name="add_ln700_139"/></StgValue>
</operation>

<operation id="3399" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_79 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_79"/></StgValue>
</operation>

<operation id="3400" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_119 = and i1 %select_ln110_8, %icmp_ln145_79

]]></Node>
<StgValue><ssdm name="and_ln145_119"/></StgValue>
</operation>

<operation id="3401" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_7_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_2_2"/></StgValue>
</operation>

<operation id="3402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.8.1.2:0  %p_062_2_8_1_1 = phi i10 [ %add_ln700_152, %154 ], [ %p_062_2_8_1_0, %.preheader137.8.1.1 ], [ %p_062_2_8_1_0, %153 ]

]]></Node>
<StgValue><ssdm name="p_062_2_8_1_1"/></StgValue>
</operation>

<operation id="3403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.8.1.2:1  %sext_ln145_25 = sext i10 %p_062_2_8_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_25"/></StgValue>
</operation>

<operation id="3404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.8.1.2:2  br i1 %select_ln110_5, label %155, label %.preheader137.preheader.8.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_129, label %156, label %.preheader137.preheader.8.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_76 = sext i8 %add_ln700_153 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_76"/></StgValue>
</operation>

<operation id="3407" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_154 = add i11 %sext_ln145_25, %sext_ln700_76

]]></Node>
<StgValue><ssdm name="add_ln700_154"/></StgValue>
</operation>

<operation id="3408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.8.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.8.2:0  %p_062_2_8_1_2 = phi i11 [ %add_ln700_154, %156 ], [ %sext_ln145_25, %.preheader137.8.1.2 ], [ %sext_ln145_25, %155 ]

]]></Node>
<StgValue><ssdm name="p_062_2_8_1_2"/></StgValue>
</operation>

<operation id="3410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.8.2:1  br i1 %select_ln110_7, label %157, label %.preheader137.8.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_131, label %158, label %.preheader137.8.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3412" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_8_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_2"/></StgValue>
</operation>

<operation id="3413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_77 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_8_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_77"/></StgValue>
</operation>

<operation id="3414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_78 = zext i7 %shl_ln700_77 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_78"/></StgValue>
</operation>

<operation id="3415" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_155 = add i8 %zext_ln700_78, -32

]]></Node>
<StgValue><ssdm name="add_ln700_155"/></StgValue>
</operation>

<operation id="3416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_77 = sext i8 %add_ln700_155 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_77"/></StgValue>
</operation>

<operation id="3417" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_156 = add i11 %p_062_2_8_1_2, %sext_ln700_77

]]></Node>
<StgValue><ssdm name="add_ln700_156"/></StgValue>
</operation>

<operation id="3418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.8.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3419" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_8_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_2_1"/></StgValue>
</operation>

<operation id="3420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_78 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_8_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_78"/></StgValue>
</operation>

<operation id="3421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_79 = zext i7 %shl_ln700_78 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_79"/></StgValue>
</operation>

<operation id="3422" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_157 = add i8 %zext_ln700_79, -32

]]></Node>
<StgValue><ssdm name="add_ln700_157"/></StgValue>
</operation>

<operation id="3423" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_88 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_88"/></StgValue>
</operation>

<operation id="3424" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_134 = and i1 %select_ln110_8, %icmp_ln145_88

]]></Node>
<StgValue><ssdm name="and_ln145_134"/></StgValue>
</operation>

<operation id="3425" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_8_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_2_2"/></StgValue>
</operation>

<operation id="3426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.9.1.2:0  %p_062_2_9_1_1 = phi i10 [ %add_ln700_170, %172 ], [ %p_062_2_9_1_0, %.preheader137.9.1.1 ], [ %p_062_2_9_1_0, %171 ]

]]></Node>
<StgValue><ssdm name="p_062_2_9_1_1"/></StgValue>
</operation>

<operation id="3427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.9.1.2:1  %sext_ln145_28 = sext i10 %p_062_2_9_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_28"/></StgValue>
</operation>

<operation id="3428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.9.1.2:2  br i1 %select_ln110_5, label %173, label %.preheader137.preheader.9.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_144, label %174, label %.preheader137.preheader.9.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_85 = sext i8 %add_ln700_171 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_85"/></StgValue>
</operation>

<operation id="3431" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_172 = add i11 %sext_ln145_28, %sext_ln700_85

]]></Node>
<StgValue><ssdm name="add_ln700_172"/></StgValue>
</operation>

<operation id="3432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.9.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.9.2:0  %p_062_2_9_1_2 = phi i11 [ %add_ln700_172, %174 ], [ %sext_ln145_28, %.preheader137.9.1.2 ], [ %sext_ln145_28, %173 ]

]]></Node>
<StgValue><ssdm name="p_062_2_9_1_2"/></StgValue>
</operation>

<operation id="3434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.9.2:1  br i1 %select_ln110_7, label %175, label %.preheader137.9.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_146, label %176, label %.preheader137.9.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3436" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_9_2_0_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_2"/></StgValue>
</operation>

<operation id="3437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_86 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_9_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_86"/></StgValue>
</operation>

<operation id="3438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_87 = zext i7 %shl_ln700_86 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_87"/></StgValue>
</operation>

<operation id="3439" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_173 = add i8 %zext_ln700_87, -32

]]></Node>
<StgValue><ssdm name="add_ln700_173"/></StgValue>
</operation>

<operation id="3440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_86 = sext i8 %add_ln700_173 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_86"/></StgValue>
</operation>

<operation id="3441" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_174 = add i11 %p_062_2_9_1_2, %sext_ln700_86

]]></Node>
<StgValue><ssdm name="add_ln700_174"/></StgValue>
</operation>

<operation id="3442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.9.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3443" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_9_2_1_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_2_1"/></StgValue>
</operation>

<operation id="3444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_87 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_9_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_87"/></StgValue>
</operation>

<operation id="3445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_88 = zext i7 %shl_ln700_87 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_88"/></StgValue>
</operation>

<operation id="3446" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_175 = add i8 %zext_ln700_88, -32

]]></Node>
<StgValue><ssdm name="add_ln700_175"/></StgValue>
</operation>

<operation id="3447" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_97 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_97"/></StgValue>
</operation>

<operation id="3448" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_149 = and i1 %select_ln110_8, %icmp_ln145_97

]]></Node>
<StgValue><ssdm name="and_ln145_149"/></StgValue>
</operation>

<operation id="3449" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_9_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_2_2"/></StgValue>
</operation>

<operation id="3450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.10.1.2:0  %p_062_2_10_1_1 = phi i10 [ %add_ln700_188, %190 ], [ %p_062_2_10_1_0, %.preheader137.10.1.1 ], [ %p_062_2_10_1_0, %189 ]

]]></Node>
<StgValue><ssdm name="p_062_2_10_1_1"/></StgValue>
</operation>

<operation id="3451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.10.1.2:1  %sext_ln145_31 = sext i10 %p_062_2_10_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_31"/></StgValue>
</operation>

<operation id="3452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.10.1.2:2  br i1 %select_ln110_5, label %191, label %.preheader137.preheader.10.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_159, label %192, label %.preheader137.preheader.10.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_94 = sext i8 %add_ln700_189 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_94"/></StgValue>
</operation>

<operation id="3455" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_190 = add i11 %sext_ln145_31, %sext_ln700_94

]]></Node>
<StgValue><ssdm name="add_ln700_190"/></StgValue>
</operation>

<operation id="3456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.10.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.10.2:0  %p_062_2_10_1_2 = phi i11 [ %add_ln700_190, %192 ], [ %sext_ln145_31, %.preheader137.10.1.2 ], [ %sext_ln145_31, %191 ]

]]></Node>
<StgValue><ssdm name="p_062_2_10_1_2"/></StgValue>
</operation>

<operation id="3458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.10.2:1  br i1 %select_ln110_7, label %193, label %.preheader137.10.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_161, label %194, label %.preheader137.10.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3460" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_10_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_2"/></StgValue>
</operation>

<operation id="3461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_95 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_10_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_95"/></StgValue>
</operation>

<operation id="3462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_96 = zext i7 %shl_ln700_95 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_96"/></StgValue>
</operation>

<operation id="3463" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_191 = add i8 %zext_ln700_96, -32

]]></Node>
<StgValue><ssdm name="add_ln700_191"/></StgValue>
</operation>

<operation id="3464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_95 = sext i8 %add_ln700_191 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_95"/></StgValue>
</operation>

<operation id="3465" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_192 = add i11 %p_062_2_10_1_2, %sext_ln700_95

]]></Node>
<StgValue><ssdm name="add_ln700_192"/></StgValue>
</operation>

<operation id="3466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.10.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3467" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_10_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_2_1"/></StgValue>
</operation>

<operation id="3468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_96 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_10_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_96"/></StgValue>
</operation>

<operation id="3469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_97 = zext i7 %shl_ln700_96 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_97"/></StgValue>
</operation>

<operation id="3470" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_193 = add i8 %zext_ln700_97, -32

]]></Node>
<StgValue><ssdm name="add_ln700_193"/></StgValue>
</operation>

<operation id="3471" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_106 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_106"/></StgValue>
</operation>

<operation id="3472" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_164 = and i1 %select_ln110_8, %icmp_ln145_106

]]></Node>
<StgValue><ssdm name="and_ln145_164"/></StgValue>
</operation>

<operation id="3473" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_10_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_2_2"/></StgValue>
</operation>

<operation id="3474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.11.1.2:0  %p_062_2_11_1_1 = phi i10 [ %add_ln700_206, %208 ], [ %p_062_2_11_1_0, %.preheader137.11.1.1 ], [ %p_062_2_11_1_0, %207 ]

]]></Node>
<StgValue><ssdm name="p_062_2_11_1_1"/></StgValue>
</operation>

<operation id="3475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.11.1.2:1  %sext_ln145_34 = sext i10 %p_062_2_11_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_34"/></StgValue>
</operation>

<operation id="3476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.11.1.2:2  br i1 %select_ln110_5, label %209, label %.preheader137.preheader.11.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_174, label %210, label %.preheader137.preheader.11.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_103 = sext i8 %add_ln700_207 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_103"/></StgValue>
</operation>

<operation id="3479" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_208 = add i11 %sext_ln145_34, %sext_ln700_103

]]></Node>
<StgValue><ssdm name="add_ln700_208"/></StgValue>
</operation>

<operation id="3480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.11.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.11.2:0  %p_062_2_11_1_2 = phi i11 [ %add_ln700_208, %210 ], [ %sext_ln145_34, %.preheader137.11.1.2 ], [ %sext_ln145_34, %209 ]

]]></Node>
<StgValue><ssdm name="p_062_2_11_1_2"/></StgValue>
</operation>

<operation id="3482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.11.2:1  br i1 %select_ln110_7, label %211, label %.preheader137.11.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_176, label %212, label %.preheader137.11.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3484" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_11_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_2"/></StgValue>
</operation>

<operation id="3485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_104 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_11_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_104"/></StgValue>
</operation>

<operation id="3486" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_105 = zext i7 %shl_ln700_104 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_105"/></StgValue>
</operation>

<operation id="3487" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_209 = add i8 %zext_ln700_105, -32

]]></Node>
<StgValue><ssdm name="add_ln700_209"/></StgValue>
</operation>

<operation id="3488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_104 = sext i8 %add_ln700_209 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_104"/></StgValue>
</operation>

<operation id="3489" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_210 = add i11 %p_062_2_11_1_2, %sext_ln700_104

]]></Node>
<StgValue><ssdm name="add_ln700_210"/></StgValue>
</operation>

<operation id="3490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.11.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3491" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_11_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_2_1"/></StgValue>
</operation>

<operation id="3492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_105 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_11_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_105"/></StgValue>
</operation>

<operation id="3493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_106 = zext i7 %shl_ln700_105 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_106"/></StgValue>
</operation>

<operation id="3494" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_211 = add i8 %zext_ln700_106, -32

]]></Node>
<StgValue><ssdm name="add_ln700_211"/></StgValue>
</operation>

<operation id="3495" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_115 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_115"/></StgValue>
</operation>

<operation id="3496" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_179 = and i1 %select_ln110_8, %icmp_ln145_115

]]></Node>
<StgValue><ssdm name="and_ln145_179"/></StgValue>
</operation>

<operation id="3497" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_11_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_2_2"/></StgValue>
</operation>

<operation id="3498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.12.1.2:0  %p_062_2_12_1_1 = phi i10 [ %add_ln700_224, %226 ], [ %p_062_2_12_1_0, %.preheader137.12.1.1 ], [ %p_062_2_12_1_0, %225 ]

]]></Node>
<StgValue><ssdm name="p_062_2_12_1_1"/></StgValue>
</operation>

<operation id="3499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.12.1.2:1  %sext_ln145_37 = sext i10 %p_062_2_12_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_37"/></StgValue>
</operation>

<operation id="3500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.12.1.2:2  br i1 %select_ln110_5, label %227, label %.preheader137.preheader.12.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_189, label %228, label %.preheader137.preheader.12.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_112 = sext i8 %add_ln700_225 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_112"/></StgValue>
</operation>

<operation id="3503" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_226 = add i11 %sext_ln145_37, %sext_ln700_112

]]></Node>
<StgValue><ssdm name="add_ln700_226"/></StgValue>
</operation>

<operation id="3504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.12.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.12.2:0  %p_062_2_12_1_2 = phi i11 [ %add_ln700_226, %228 ], [ %sext_ln145_37, %.preheader137.12.1.2 ], [ %sext_ln145_37, %227 ]

]]></Node>
<StgValue><ssdm name="p_062_2_12_1_2"/></StgValue>
</operation>

<operation id="3506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.12.2:1  br i1 %select_ln110_7, label %229, label %.preheader137.12.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_191, label %230, label %.preheader137.12.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3508" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_12_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_2"/></StgValue>
</operation>

<operation id="3509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_113 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_12_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_113"/></StgValue>
</operation>

<operation id="3510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_114 = zext i7 %shl_ln700_113 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_114"/></StgValue>
</operation>

<operation id="3511" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_227 = add i8 %zext_ln700_114, -32

]]></Node>
<StgValue><ssdm name="add_ln700_227"/></StgValue>
</operation>

<operation id="3512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_113 = sext i8 %add_ln700_227 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_113"/></StgValue>
</operation>

<operation id="3513" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_228 = add i11 %p_062_2_12_1_2, %sext_ln700_113

]]></Node>
<StgValue><ssdm name="add_ln700_228"/></StgValue>
</operation>

<operation id="3514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.12.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3515" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_12_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_2_1"/></StgValue>
</operation>

<operation id="3516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_114 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_12_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_114"/></StgValue>
</operation>

<operation id="3517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_115 = zext i7 %shl_ln700_114 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_115"/></StgValue>
</operation>

<operation id="3518" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_229 = add i8 %zext_ln700_115, -32

]]></Node>
<StgValue><ssdm name="add_ln700_229"/></StgValue>
</operation>

<operation id="3519" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_124 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_124"/></StgValue>
</operation>

<operation id="3520" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_194 = and i1 %select_ln110_8, %icmp_ln145_124

]]></Node>
<StgValue><ssdm name="and_ln145_194"/></StgValue>
</operation>

<operation id="3521" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_12_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_2_2"/></StgValue>
</operation>

<operation id="3522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.13.1.2:0  %p_062_2_13_1_1 = phi i10 [ %add_ln700_242, %244 ], [ %p_062_2_13_1_0, %.preheader137.13.1.1 ], [ %p_062_2_13_1_0, %243 ]

]]></Node>
<StgValue><ssdm name="p_062_2_13_1_1"/></StgValue>
</operation>

<operation id="3523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.13.1.2:1  %sext_ln145_40 = sext i10 %p_062_2_13_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_40"/></StgValue>
</operation>

<operation id="3524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.13.1.2:2  br i1 %select_ln110_5, label %245, label %.preheader137.preheader.13.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_204, label %246, label %.preheader137.preheader.13.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_121 = sext i8 %add_ln700_243 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_121"/></StgValue>
</operation>

<operation id="3527" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_244 = add i11 %sext_ln145_40, %sext_ln700_121

]]></Node>
<StgValue><ssdm name="add_ln700_244"/></StgValue>
</operation>

<operation id="3528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.13.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.13.2:0  %p_062_2_13_1_2 = phi i11 [ %add_ln700_244, %246 ], [ %sext_ln145_40, %.preheader137.13.1.2 ], [ %sext_ln145_40, %245 ]

]]></Node>
<StgValue><ssdm name="p_062_2_13_1_2"/></StgValue>
</operation>

<operation id="3530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.13.2:1  br i1 %select_ln110_7, label %247, label %.preheader137.13.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_206, label %248, label %.preheader137.13.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3532" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_13_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_2"/></StgValue>
</operation>

<operation id="3533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_122 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_13_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_122"/></StgValue>
</operation>

<operation id="3534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_123 = zext i7 %shl_ln700_122 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_123"/></StgValue>
</operation>

<operation id="3535" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_245 = add i8 %zext_ln700_123, -32

]]></Node>
<StgValue><ssdm name="add_ln700_245"/></StgValue>
</operation>

<operation id="3536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_122 = sext i8 %add_ln700_245 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_122"/></StgValue>
</operation>

<operation id="3537" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_246 = add i11 %p_062_2_13_1_2, %sext_ln700_122

]]></Node>
<StgValue><ssdm name="add_ln700_246"/></StgValue>
</operation>

<operation id="3538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.13.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3539" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_13_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_2_1"/></StgValue>
</operation>

<operation id="3540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_123 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_13_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_123"/></StgValue>
</operation>

<operation id="3541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_124 = zext i7 %shl_ln700_123 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_124"/></StgValue>
</operation>

<operation id="3542" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_247 = add i8 %zext_ln700_124, -32

]]></Node>
<StgValue><ssdm name="add_ln700_247"/></StgValue>
</operation>

<operation id="3543" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_133 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_133"/></StgValue>
</operation>

<operation id="3544" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_209 = and i1 %select_ln110_8, %icmp_ln145_133

]]></Node>
<StgValue><ssdm name="and_ln145_209"/></StgValue>
</operation>

<operation id="3545" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_13_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_2_2"/></StgValue>
</operation>

<operation id="3546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.14.1.2:0  %p_062_2_14_1_1 = phi i10 [ %add_ln700_260, %262 ], [ %p_062_2_14_1_0, %.preheader137.14.1.1 ], [ %p_062_2_14_1_0, %261 ]

]]></Node>
<StgValue><ssdm name="p_062_2_14_1_1"/></StgValue>
</operation>

<operation id="3547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.14.1.2:1  %sext_ln145_43 = sext i10 %p_062_2_14_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_43"/></StgValue>
</operation>

<operation id="3548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.14.1.2:2  br i1 %select_ln110_5, label %263, label %.preheader137.preheader.14.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_219, label %264, label %.preheader137.preheader.14.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3550" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_130 = sext i8 %add_ln700_261 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_130"/></StgValue>
</operation>

<operation id="3551" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_262 = add i11 %sext_ln145_43, %sext_ln700_130

]]></Node>
<StgValue><ssdm name="add_ln700_262"/></StgValue>
</operation>

<operation id="3552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.14.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.14.2:0  %p_062_2_14_1_2 = phi i11 [ %add_ln700_262, %264 ], [ %sext_ln145_43, %.preheader137.14.1.2 ], [ %sext_ln145_43, %263 ]

]]></Node>
<StgValue><ssdm name="p_062_2_14_1_2"/></StgValue>
</operation>

<operation id="3554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.14.2:1  br i1 %select_ln110_7, label %265, label %.preheader137.14.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_221, label %266, label %.preheader137.14.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3556" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_14_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_2"/></StgValue>
</operation>

<operation id="3557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_131 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_14_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_131"/></StgValue>
</operation>

<operation id="3558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_132 = zext i7 %shl_ln700_131 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_132"/></StgValue>
</operation>

<operation id="3559" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_263 = add i8 %zext_ln700_132, -32

]]></Node>
<StgValue><ssdm name="add_ln700_263"/></StgValue>
</operation>

<operation id="3560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_131 = sext i8 %add_ln700_263 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_131"/></StgValue>
</operation>

<operation id="3561" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_264 = add i11 %p_062_2_14_1_2, %sext_ln700_131

]]></Node>
<StgValue><ssdm name="add_ln700_264"/></StgValue>
</operation>

<operation id="3562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.14.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3563" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_14_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_2_1"/></StgValue>
</operation>

<operation id="3564" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_132 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_14_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_132"/></StgValue>
</operation>

<operation id="3565" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_133 = zext i7 %shl_ln700_132 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_133"/></StgValue>
</operation>

<operation id="3566" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_265 = add i8 %zext_ln700_133, -32

]]></Node>
<StgValue><ssdm name="add_ln700_265"/></StgValue>
</operation>

<operation id="3567" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_142 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_142"/></StgValue>
</operation>

<operation id="3568" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_224 = and i1 %select_ln110_8, %icmp_ln145_142

]]></Node>
<StgValue><ssdm name="and_ln145_224"/></StgValue>
</operation>

<operation id="3569" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_14_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_2_2"/></StgValue>
</operation>

<operation id="3570" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.15.1.2:0  %p_062_2_15_1_1 = phi i10 [ %add_ln700_278, %280 ], [ %p_062_2_15_1_0, %.preheader137.15.1.1 ], [ %p_062_2_15_1_0, %279 ]

]]></Node>
<StgValue><ssdm name="p_062_2_15_1_1"/></StgValue>
</operation>

<operation id="3571" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.15.1.2:1  %sext_ln145_46 = sext i10 %p_062_2_15_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_46"/></StgValue>
</operation>

<operation id="3572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.15.1.2:2  br i1 %select_ln110_5, label %281, label %.preheader137.preheader.15.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3573" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_234, label %282, label %.preheader137.preheader.15.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3574" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_139 = sext i8 %add_ln700_279 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_139"/></StgValue>
</operation>

<operation id="3575" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_280 = add i11 %sext_ln145_46, %sext_ln700_139

]]></Node>
<StgValue><ssdm name="add_ln700_280"/></StgValue>
</operation>

<operation id="3576" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.15.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3577" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.15.2:0  %p_062_2_15_1_2 = phi i11 [ %add_ln700_280, %282 ], [ %sext_ln145_46, %.preheader137.15.1.2 ], [ %sext_ln145_46, %281 ]

]]></Node>
<StgValue><ssdm name="p_062_2_15_1_2"/></StgValue>
</operation>

<operation id="3578" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.15.2:1  br i1 %select_ln110_7, label %283, label %.preheader137.15.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_236, label %284, label %.preheader137.15.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3580" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_15_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_2"/></StgValue>
</operation>

<operation id="3581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_140 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_15_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_140"/></StgValue>
</operation>

<operation id="3582" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_141 = zext i7 %shl_ln700_140 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_141"/></StgValue>
</operation>

<operation id="3583" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_281 = add i8 %zext_ln700_141, -32

]]></Node>
<StgValue><ssdm name="add_ln700_281"/></StgValue>
</operation>

<operation id="3584" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_140 = sext i8 %add_ln700_281 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_140"/></StgValue>
</operation>

<operation id="3585" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_282 = add i11 %p_062_2_15_1_2, %sext_ln700_140

]]></Node>
<StgValue><ssdm name="add_ln700_282"/></StgValue>
</operation>

<operation id="3586" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.15.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3587" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_15_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_2_1"/></StgValue>
</operation>

<operation id="3588" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_141 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_15_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_141"/></StgValue>
</operation>

<operation id="3589" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_142 = zext i7 %shl_ln700_141 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_142"/></StgValue>
</operation>

<operation id="3590" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_283 = add i8 %zext_ln700_142, -32

]]></Node>
<StgValue><ssdm name="add_ln700_283"/></StgValue>
</operation>

<operation id="3591" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_151 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_151"/></StgValue>
</operation>

<operation id="3592" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_239 = and i1 %select_ln110_8, %icmp_ln145_151

]]></Node>
<StgValue><ssdm name="and_ln145_239"/></StgValue>
</operation>

<operation id="3593" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_15_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_2_2"/></StgValue>
</operation>

<operation id="3594" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.16.1.2:0  %p_062_2_16_1_1 = phi i10 [ %add_ln700_296, %298 ], [ %p_062_2_16_1_0, %.preheader137.16.1.1 ], [ %p_062_2_16_1_0, %297 ]

]]></Node>
<StgValue><ssdm name="p_062_2_16_1_1"/></StgValue>
</operation>

<operation id="3595" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.16.1.2:1  %sext_ln145_49 = sext i10 %p_062_2_16_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_49"/></StgValue>
</operation>

<operation id="3596" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.16.1.2:2  br i1 %select_ln110_5, label %299, label %.preheader137.preheader.16.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3597" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_249, label %300, label %.preheader137.preheader.16.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3598" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_148 = sext i8 %add_ln700_297 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_148"/></StgValue>
</operation>

<operation id="3599" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_298 = add i11 %sext_ln145_49, %sext_ln700_148

]]></Node>
<StgValue><ssdm name="add_ln700_298"/></StgValue>
</operation>

<operation id="3600" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.16.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3601" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.16.2:0  %p_062_2_16_1_2 = phi i11 [ %add_ln700_298, %300 ], [ %sext_ln145_49, %.preheader137.16.1.2 ], [ %sext_ln145_49, %299 ]

]]></Node>
<StgValue><ssdm name="p_062_2_16_1_2"/></StgValue>
</operation>

<operation id="3602" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.16.2:1  br i1 %select_ln110_7, label %301, label %.preheader137.16.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_251, label %302, label %.preheader137.16.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3604" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_16_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_2"/></StgValue>
</operation>

<operation id="3605" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_149 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_16_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_149"/></StgValue>
</operation>

<operation id="3606" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_150 = zext i7 %shl_ln700_149 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_150"/></StgValue>
</operation>

<operation id="3607" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_299 = add i8 %zext_ln700_150, -32

]]></Node>
<StgValue><ssdm name="add_ln700_299"/></StgValue>
</operation>

<operation id="3608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_149 = sext i8 %add_ln700_299 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_149"/></StgValue>
</operation>

<operation id="3609" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_300 = add i11 %p_062_2_16_1_2, %sext_ln700_149

]]></Node>
<StgValue><ssdm name="add_ln700_300"/></StgValue>
</operation>

<operation id="3610" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.16.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3611" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_16_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_2_1"/></StgValue>
</operation>

<operation id="3612" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_150 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_16_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_150"/></StgValue>
</operation>

<operation id="3613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_151 = zext i7 %shl_ln700_150 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_151"/></StgValue>
</operation>

<operation id="3614" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_301 = add i8 %zext_ln700_151, -32

]]></Node>
<StgValue><ssdm name="add_ln700_301"/></StgValue>
</operation>

<operation id="3615" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_160 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_160"/></StgValue>
</operation>

<operation id="3616" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_254 = and i1 %select_ln110_8, %icmp_ln145_160

]]></Node>
<StgValue><ssdm name="and_ln145_254"/></StgValue>
</operation>

<operation id="3617" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_16_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_2_2"/></StgValue>
</operation>

<operation id="3618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.17.1.2:0  %p_062_2_17_1_1 = phi i10 [ %add_ln700_314, %316 ], [ %p_062_2_17_1_0, %.preheader137.17.1.1 ], [ %p_062_2_17_1_0, %315 ]

]]></Node>
<StgValue><ssdm name="p_062_2_17_1_1"/></StgValue>
</operation>

<operation id="3619" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.17.1.2:1  %sext_ln145_52 = sext i10 %p_062_2_17_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_52"/></StgValue>
</operation>

<operation id="3620" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.17.1.2:2  br i1 %select_ln110_5, label %317, label %.preheader137.preheader.17.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3621" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_264, label %318, label %.preheader137.preheader.17.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3622" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_157 = sext i8 %add_ln700_315 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_157"/></StgValue>
</operation>

<operation id="3623" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_316 = add i11 %sext_ln145_52, %sext_ln700_157

]]></Node>
<StgValue><ssdm name="add_ln700_316"/></StgValue>
</operation>

<operation id="3624" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.17.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3625" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.17.2:0  %p_062_2_17_1_2 = phi i11 [ %add_ln700_316, %318 ], [ %sext_ln145_52, %.preheader137.17.1.2 ], [ %sext_ln145_52, %317 ]

]]></Node>
<StgValue><ssdm name="p_062_2_17_1_2"/></StgValue>
</operation>

<operation id="3626" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.17.2:1  br i1 %select_ln110_7, label %319, label %.preheader137.17.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3627" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_266, label %320, label %.preheader137.17.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3628" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_17_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_2"/></StgValue>
</operation>

<operation id="3629" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_158 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_17_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_158"/></StgValue>
</operation>

<operation id="3630" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_159 = zext i7 %shl_ln700_158 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_159"/></StgValue>
</operation>

<operation id="3631" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_317 = add i8 %zext_ln700_159, -32

]]></Node>
<StgValue><ssdm name="add_ln700_317"/></StgValue>
</operation>

<operation id="3632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_158 = sext i8 %add_ln700_317 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_158"/></StgValue>
</operation>

<operation id="3633" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_318 = add i11 %p_062_2_17_1_2, %sext_ln700_158

]]></Node>
<StgValue><ssdm name="add_ln700_318"/></StgValue>
</operation>

<operation id="3634" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.17.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3635" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_17_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_2_1"/></StgValue>
</operation>

<operation id="3636" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_159 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_17_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_159"/></StgValue>
</operation>

<operation id="3637" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_160 = zext i7 %shl_ln700_159 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_160"/></StgValue>
</operation>

<operation id="3638" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_319 = add i8 %zext_ln700_160, -32

]]></Node>
<StgValue><ssdm name="add_ln700_319"/></StgValue>
</operation>

<operation id="3639" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_169 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_169"/></StgValue>
</operation>

<operation id="3640" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_269 = and i1 %select_ln110_8, %icmp_ln145_169

]]></Node>
<StgValue><ssdm name="and_ln145_269"/></StgValue>
</operation>

<operation id="3641" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_17_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_2_2"/></StgValue>
</operation>

<operation id="3642" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.18.1.2:0  %p_062_2_18_1_1 = phi i10 [ %add_ln700_332, %334 ], [ %p_062_2_18_1_0, %.preheader137.18.1.1 ], [ %p_062_2_18_1_0, %333 ]

]]></Node>
<StgValue><ssdm name="p_062_2_18_1_1"/></StgValue>
</operation>

<operation id="3643" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.18.1.2:1  %sext_ln145_55 = sext i10 %p_062_2_18_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_55"/></StgValue>
</operation>

<operation id="3644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.18.1.2:2  br i1 %select_ln110_5, label %335, label %.preheader137.preheader.18.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3645" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_279, label %336, label %.preheader137.preheader.18.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3646" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_166 = sext i8 %add_ln700_333 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_166"/></StgValue>
</operation>

<operation id="3647" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_334 = add i11 %sext_ln145_55, %sext_ln700_166

]]></Node>
<StgValue><ssdm name="add_ln700_334"/></StgValue>
</operation>

<operation id="3648" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.18.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3649" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.18.2:0  %p_062_2_18_1_2 = phi i11 [ %add_ln700_334, %336 ], [ %sext_ln145_55, %.preheader137.18.1.2 ], [ %sext_ln145_55, %335 ]

]]></Node>
<StgValue><ssdm name="p_062_2_18_1_2"/></StgValue>
</operation>

<operation id="3650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.18.2:1  br i1 %select_ln110_7, label %337, label %.preheader137.18.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3651" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_281, label %338, label %.preheader137.18.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3652" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_18_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_2"/></StgValue>
</operation>

<operation id="3653" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_167 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_18_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_167"/></StgValue>
</operation>

<operation id="3654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_168 = zext i7 %shl_ln700_167 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_168"/></StgValue>
</operation>

<operation id="3655" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_335 = add i8 %zext_ln700_168, -32

]]></Node>
<StgValue><ssdm name="add_ln700_335"/></StgValue>
</operation>

<operation id="3656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_167 = sext i8 %add_ln700_335 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_167"/></StgValue>
</operation>

<operation id="3657" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_336 = add i11 %p_062_2_18_1_2, %sext_ln700_167

]]></Node>
<StgValue><ssdm name="add_ln700_336"/></StgValue>
</operation>

<operation id="3658" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.18.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3659" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_18_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_2_1"/></StgValue>
</operation>

<operation id="3660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_168 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_18_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_168"/></StgValue>
</operation>

<operation id="3661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_169 = zext i7 %shl_ln700_168 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_169"/></StgValue>
</operation>

<operation id="3662" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_337 = add i8 %zext_ln700_169, -32

]]></Node>
<StgValue><ssdm name="add_ln700_337"/></StgValue>
</operation>

<operation id="3663" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_178 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_178"/></StgValue>
</operation>

<operation id="3664" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_284 = and i1 %select_ln110_8, %icmp_ln145_178

]]></Node>
<StgValue><ssdm name="and_ln145_284"/></StgValue>
</operation>

<operation id="3665" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_18_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_2_2"/></StgValue>
</operation>

<operation id="3666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.19.1.2:0  %p_062_2_19_1_1 = phi i10 [ %add_ln700_350, %352 ], [ %p_062_2_19_1_0, %.preheader137.19.1.1 ], [ %p_062_2_19_1_0, %351 ]

]]></Node>
<StgValue><ssdm name="p_062_2_19_1_1"/></StgValue>
</operation>

<operation id="3667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.19.1.2:1  %sext_ln145_58 = sext i10 %p_062_2_19_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_58"/></StgValue>
</operation>

<operation id="3668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.19.1.2:2  br i1 %select_ln110_5, label %353, label %.preheader137.preheader.19.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3669" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_294, label %354, label %.preheader137.preheader.19.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3670" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_175 = sext i8 %add_ln700_351 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_175"/></StgValue>
</operation>

<operation id="3671" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_352 = add i11 %sext_ln145_58, %sext_ln700_175

]]></Node>
<StgValue><ssdm name="add_ln700_352"/></StgValue>
</operation>

<operation id="3672" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.19.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3673" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.19.2:0  %p_062_2_19_1_2 = phi i11 [ %add_ln700_352, %354 ], [ %sext_ln145_58, %.preheader137.19.1.2 ], [ %sext_ln145_58, %353 ]

]]></Node>
<StgValue><ssdm name="p_062_2_19_1_2"/></StgValue>
</operation>

<operation id="3674" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.19.2:1  br i1 %select_ln110_7, label %355, label %.preheader137.19.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3675" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_296, label %356, label %.preheader137.19.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3676" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_19_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_2"/></StgValue>
</operation>

<operation id="3677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_176 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_19_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_176"/></StgValue>
</operation>

<operation id="3678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_177 = zext i7 %shl_ln700_176 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_177"/></StgValue>
</operation>

<operation id="3679" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_353 = add i8 %zext_ln700_177, -32

]]></Node>
<StgValue><ssdm name="add_ln700_353"/></StgValue>
</operation>

<operation id="3680" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_176 = sext i8 %add_ln700_353 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_176"/></StgValue>
</operation>

<operation id="3681" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_354 = add i11 %p_062_2_19_1_2, %sext_ln700_176

]]></Node>
<StgValue><ssdm name="add_ln700_354"/></StgValue>
</operation>

<operation id="3682" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.19.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3683" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_19_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_2_1"/></StgValue>
</operation>

<operation id="3684" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_177 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_19_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_177"/></StgValue>
</operation>

<operation id="3685" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_178 = zext i7 %shl_ln700_177 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_178"/></StgValue>
</operation>

<operation id="3686" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_355 = add i8 %zext_ln700_178, -32

]]></Node>
<StgValue><ssdm name="add_ln700_355"/></StgValue>
</operation>

<operation id="3687" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_187 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_187"/></StgValue>
</operation>

<operation id="3688" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_299 = and i1 %select_ln110_8, %icmp_ln145_187

]]></Node>
<StgValue><ssdm name="and_ln145_299"/></StgValue>
</operation>

<operation id="3689" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_19_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_2_2"/></StgValue>
</operation>

<operation id="3690" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.20.1.2:0  %p_062_2_20_1_1 = phi i10 [ %add_ln700_368, %370 ], [ %p_062_2_20_1_0, %.preheader137.20.1.1 ], [ %p_062_2_20_1_0, %369 ]

]]></Node>
<StgValue><ssdm name="p_062_2_20_1_1"/></StgValue>
</operation>

<operation id="3691" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.20.1.2:1  %sext_ln145_61 = sext i10 %p_062_2_20_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_61"/></StgValue>
</operation>

<operation id="3692" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.20.1.2:2  br i1 %select_ln110_5, label %371, label %.preheader137.preheader.20.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3693" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_309, label %372, label %.preheader137.preheader.20.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3694" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_184 = sext i8 %add_ln700_369 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_184"/></StgValue>
</operation>

<operation id="3695" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_370 = add i11 %sext_ln145_61, %sext_ln700_184

]]></Node>
<StgValue><ssdm name="add_ln700_370"/></StgValue>
</operation>

<operation id="3696" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.20.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3697" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.20.2:0  %p_062_2_20_1_2 = phi i11 [ %add_ln700_370, %372 ], [ %sext_ln145_61, %.preheader137.20.1.2 ], [ %sext_ln145_61, %371 ]

]]></Node>
<StgValue><ssdm name="p_062_2_20_1_2"/></StgValue>
</operation>

<operation id="3698" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.20.2:1  br i1 %select_ln110_7, label %373, label %.preheader137.20.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3699" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_311, label %374, label %.preheader137.20.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3700" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_20_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_2"/></StgValue>
</operation>

<operation id="3701" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_185 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_20_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_185"/></StgValue>
</operation>

<operation id="3702" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_186 = zext i7 %shl_ln700_185 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_186"/></StgValue>
</operation>

<operation id="3703" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_371 = add i8 %zext_ln700_186, -32

]]></Node>
<StgValue><ssdm name="add_ln700_371"/></StgValue>
</operation>

<operation id="3704" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_185 = sext i8 %add_ln700_371 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_185"/></StgValue>
</operation>

<operation id="3705" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_372 = add i11 %p_062_2_20_1_2, %sext_ln700_185

]]></Node>
<StgValue><ssdm name="add_ln700_372"/></StgValue>
</operation>

<operation id="3706" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.20.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3707" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_20_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_2_1"/></StgValue>
</operation>

<operation id="3708" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_186 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_20_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_186"/></StgValue>
</operation>

<operation id="3709" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_187 = zext i7 %shl_ln700_186 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_187"/></StgValue>
</operation>

<operation id="3710" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_373 = add i8 %zext_ln700_187, -32

]]></Node>
<StgValue><ssdm name="add_ln700_373"/></StgValue>
</operation>

<operation id="3711" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_196 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_196"/></StgValue>
</operation>

<operation id="3712" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_314 = and i1 %select_ln110_8, %icmp_ln145_196

]]></Node>
<StgValue><ssdm name="and_ln145_314"/></StgValue>
</operation>

<operation id="3713" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_20_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_2_2"/></StgValue>
</operation>

<operation id="3714" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.21.1.2:0  %p_062_2_21_1_1 = phi i10 [ %add_ln700_386, %388 ], [ %p_062_2_21_1_0, %.preheader137.21.1.1 ], [ %p_062_2_21_1_0, %387 ]

]]></Node>
<StgValue><ssdm name="p_062_2_21_1_1"/></StgValue>
</operation>

<operation id="3715" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.21.1.2:1  %sext_ln145_64 = sext i10 %p_062_2_21_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_64"/></StgValue>
</operation>

<operation id="3716" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.21.1.2:2  br i1 %select_ln110_5, label %389, label %.preheader137.preheader.21.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3717" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_324, label %390, label %.preheader137.preheader.21.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_193 = sext i8 %add_ln700_387 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_193"/></StgValue>
</operation>

<operation id="3719" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_388 = add i11 %sext_ln145_64, %sext_ln700_193

]]></Node>
<StgValue><ssdm name="add_ln700_388"/></StgValue>
</operation>

<operation id="3720" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.21.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3721" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.21.2:0  %p_062_2_21_1_2 = phi i11 [ %add_ln700_388, %390 ], [ %sext_ln145_64, %.preheader137.21.1.2 ], [ %sext_ln145_64, %389 ]

]]></Node>
<StgValue><ssdm name="p_062_2_21_1_2"/></StgValue>
</operation>

<operation id="3722" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.21.2:1  br i1 %select_ln110_7, label %391, label %.preheader137.21.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3723" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_326, label %392, label %.preheader137.21.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3724" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_21_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_2"/></StgValue>
</operation>

<operation id="3725" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_194 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_21_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_194"/></StgValue>
</operation>

<operation id="3726" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_195 = zext i7 %shl_ln700_194 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_195"/></StgValue>
</operation>

<operation id="3727" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_389 = add i8 %zext_ln700_195, -32

]]></Node>
<StgValue><ssdm name="add_ln700_389"/></StgValue>
</operation>

<operation id="3728" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_194 = sext i8 %add_ln700_389 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_194"/></StgValue>
</operation>

<operation id="3729" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_390 = add i11 %p_062_2_21_1_2, %sext_ln700_194

]]></Node>
<StgValue><ssdm name="add_ln700_390"/></StgValue>
</operation>

<operation id="3730" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.21.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3731" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_21_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_2_1"/></StgValue>
</operation>

<operation id="3732" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_195 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_21_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_195"/></StgValue>
</operation>

<operation id="3733" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_196 = zext i7 %shl_ln700_195 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_196"/></StgValue>
</operation>

<operation id="3734" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_391 = add i8 %zext_ln700_196, -32

]]></Node>
<StgValue><ssdm name="add_ln700_391"/></StgValue>
</operation>

<operation id="3735" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_205 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_205"/></StgValue>
</operation>

<operation id="3736" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_329 = and i1 %select_ln110_8, %icmp_ln145_205

]]></Node>
<StgValue><ssdm name="and_ln145_329"/></StgValue>
</operation>

<operation id="3737" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_21_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_2_2"/></StgValue>
</operation>

<operation id="3738" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4081" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.22.1.2:0  %p_062_2_22_1_1 = phi i10 [ %add_ln700_404, %406 ], [ %p_062_2_22_1_0, %.preheader137.22.1.1 ], [ %p_062_2_22_1_0, %405 ]

]]></Node>
<StgValue><ssdm name="p_062_2_22_1_1"/></StgValue>
</operation>

<operation id="3739" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.22.1.2:1  %sext_ln145_67 = sext i10 %p_062_2_22_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_67"/></StgValue>
</operation>

<operation id="3740" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.22.1.2:2  br i1 %select_ln110_5, label %407, label %.preheader137.preheader.22.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3741" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4087" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_339, label %408, label %.preheader137.preheader.22.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3742" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4093" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_202 = sext i8 %add_ln700_405 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_202"/></StgValue>
</operation>

<operation id="3743" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_406 = add i11 %sext_ln145_67, %sext_ln700_202

]]></Node>
<StgValue><ssdm name="add_ln700_406"/></StgValue>
</operation>

<operation id="3744" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.22.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3745" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.22.2:0  %p_062_2_22_1_2 = phi i11 [ %add_ln700_406, %408 ], [ %sext_ln145_67, %.preheader137.22.1.2 ], [ %sext_ln145_67, %407 ]

]]></Node>
<StgValue><ssdm name="p_062_2_22_1_2"/></StgValue>
</operation>

<operation id="3746" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.22.2:1  br i1 %select_ln110_7, label %409, label %.preheader137.22.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3747" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_341, label %410, label %.preheader137.22.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3748" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_22_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_2"/></StgValue>
</operation>

<operation id="3749" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_203 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_22_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_203"/></StgValue>
</operation>

<operation id="3750" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4107" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_204 = zext i7 %shl_ln700_203 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_204"/></StgValue>
</operation>

<operation id="3751" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_407 = add i8 %zext_ln700_204, -32

]]></Node>
<StgValue><ssdm name="add_ln700_407"/></StgValue>
</operation>

<operation id="3752" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_203 = sext i8 %add_ln700_407 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_203"/></StgValue>
</operation>

<operation id="3753" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_408 = add i11 %p_062_2_22_1_2, %sext_ln700_203

]]></Node>
<StgValue><ssdm name="add_ln700_408"/></StgValue>
</operation>

<operation id="3754" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4111" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.22.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3755" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_22_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_2_1"/></StgValue>
</operation>

<operation id="3756" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_204 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_22_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_204"/></StgValue>
</operation>

<operation id="3757" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_205 = zext i7 %shl_ln700_204 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_205"/></StgValue>
</operation>

<operation id="3758" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_409 = add i8 %zext_ln700_205, -32

]]></Node>
<StgValue><ssdm name="add_ln700_409"/></StgValue>
</operation>

<operation id="3759" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_214 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_214"/></StgValue>
</operation>

<operation id="3760" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_344 = and i1 %select_ln110_8, %icmp_ln145_214

]]></Node>
<StgValue><ssdm name="and_ln145_344"/></StgValue>
</operation>

<operation id="3761" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_22_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_2_2"/></StgValue>
</operation>

<operation id="3762" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4225" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.23.1.2:0  %p_062_2_23_1_1 = phi i10 [ %add_ln700_422, %424 ], [ %p_062_2_23_1_0, %.preheader137.23.1.1 ], [ %p_062_2_23_1_0, %423 ]

]]></Node>
<StgValue><ssdm name="p_062_2_23_1_1"/></StgValue>
</operation>

<operation id="3763" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4226" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.23.1.2:1  %sext_ln145_70 = sext i10 %p_062_2_23_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_70"/></StgValue>
</operation>

<operation id="3764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.23.1.2:2  br i1 %select_ln110_5, label %425, label %.preheader137.preheader.23.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3765" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_354, label %426, label %.preheader137.preheader.23.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3766" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4237" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_211 = sext i8 %add_ln700_423 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_211"/></StgValue>
</operation>

<operation id="3767" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_424 = add i11 %sext_ln145_70, %sext_ln700_211

]]></Node>
<StgValue><ssdm name="add_ln700_424"/></StgValue>
</operation>

<operation id="3768" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4239" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.23.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3769" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.23.2:0  %p_062_2_23_1_2 = phi i11 [ %add_ln700_424, %426 ], [ %sext_ln145_70, %.preheader137.23.1.2 ], [ %sext_ln145_70, %425 ]

]]></Node>
<StgValue><ssdm name="p_062_2_23_1_2"/></StgValue>
</operation>

<operation id="3770" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.23.2:1  br i1 %select_ln110_7, label %427, label %.preheader137.23.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3771" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_356, label %428, label %.preheader137.23.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3772" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4249" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_23_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_2"/></StgValue>
</operation>

<operation id="3773" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4250" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_212 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_23_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_212"/></StgValue>
</operation>

<operation id="3774" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4251" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_213 = zext i7 %shl_ln700_212 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_213"/></StgValue>
</operation>

<operation id="3775" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_425 = add i8 %zext_ln700_213, -32

]]></Node>
<StgValue><ssdm name="add_ln700_425"/></StgValue>
</operation>

<operation id="3776" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4253" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_212 = sext i8 %add_ln700_425 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_212"/></StgValue>
</operation>

<operation id="3777" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_426 = add i11 %p_062_2_23_1_2, %sext_ln700_212

]]></Node>
<StgValue><ssdm name="add_ln700_426"/></StgValue>
</operation>

<operation id="3778" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4255" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.23.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3779" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_358" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4265" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_23_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_2_1"/></StgValue>
</operation>

<operation id="3780" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_358" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4266" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_213 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_23_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_213"/></StgValue>
</operation>

<operation id="3781" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_358" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4267" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_214 = zext i7 %shl_ln700_213 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_214"/></StgValue>
</operation>

<operation id="3782" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_358" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_427 = add i8 %zext_ln700_214, -32

]]></Node>
<StgValue><ssdm name="add_ln700_427"/></StgValue>
</operation>

<operation id="3783" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4276" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_223 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_223"/></StgValue>
</operation>

<operation id="3784" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_359 = and i1 %select_ln110_8, %icmp_ln145_223

]]></Node>
<StgValue><ssdm name="and_ln145_359"/></StgValue>
</operation>

<operation id="3785" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_23_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_2_2"/></StgValue>
</operation>

<operation id="3786" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4369" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.24.1.2:0  %p_062_2_24_1_1 = phi i10 [ %add_ln700_440, %442 ], [ %p_062_2_24_1_0, %.preheader137.24.1.1 ], [ %p_062_2_24_1_0, %441 ]

]]></Node>
<StgValue><ssdm name="p_062_2_24_1_1"/></StgValue>
</operation>

<operation id="3787" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4370" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.24.1.2:1  %sext_ln145_73 = sext i10 %p_062_2_24_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_73"/></StgValue>
</operation>

<operation id="3788" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.24.1.2:2  br i1 %select_ln110_5, label %443, label %.preheader137.preheader.24.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3789" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_369, label %444, label %.preheader137.preheader.24.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3790" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4381" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_220 = sext i8 %add_ln700_441 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_220"/></StgValue>
</operation>

<operation id="3791" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_442 = add i11 %sext_ln145_73, %sext_ln700_220

]]></Node>
<StgValue><ssdm name="add_ln700_442"/></StgValue>
</operation>

<operation id="3792" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4383" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.24.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3793" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4385" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.24.2:0  %p_062_2_24_1_2 = phi i11 [ %add_ln700_442, %444 ], [ %sext_ln145_73, %.preheader137.24.1.2 ], [ %sext_ln145_73, %443 ]

]]></Node>
<StgValue><ssdm name="p_062_2_24_1_2"/></StgValue>
</operation>

<operation id="3794" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.24.2:1  br i1 %select_ln110_7, label %445, label %.preheader137.24.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3795" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_371, label %446, label %.preheader137.24.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3796" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4393" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_24_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_2"/></StgValue>
</operation>

<operation id="3797" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4394" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_221 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_24_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_221"/></StgValue>
</operation>

<operation id="3798" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4395" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_222 = zext i7 %shl_ln700_221 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_222"/></StgValue>
</operation>

<operation id="3799" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_443 = add i8 %zext_ln700_222, -32

]]></Node>
<StgValue><ssdm name="add_ln700_443"/></StgValue>
</operation>

<operation id="3800" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4397" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_221 = sext i8 %add_ln700_443 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_221"/></StgValue>
</operation>

<operation id="3801" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4398" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_444 = add i11 %p_062_2_24_1_2, %sext_ln700_221

]]></Node>
<StgValue><ssdm name="add_ln700_444"/></StgValue>
</operation>

<operation id="3802" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4399" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.24.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3803" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4409" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_24_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_2_1"/></StgValue>
</operation>

<operation id="3804" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4410" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_222 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_24_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_222"/></StgValue>
</operation>

<operation id="3805" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4411" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_223 = zext i7 %shl_ln700_222 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_223"/></StgValue>
</operation>

<operation id="3806" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_445 = add i8 %zext_ln700_223, -32

]]></Node>
<StgValue><ssdm name="add_ln700_445"/></StgValue>
</operation>

<operation id="3807" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4420" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_232 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_232"/></StgValue>
</operation>

<operation id="3808" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_374 = and i1 %select_ln110_8, %icmp_ln145_232

]]></Node>
<StgValue><ssdm name="and_ln145_374"/></StgValue>
</operation>

<operation id="3809" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4424" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_24_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_2_2"/></StgValue>
</operation>

<operation id="3810" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4513" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.25.1.2:0  %p_062_2_25_1_1 = phi i10 [ %add_ln700_458, %460 ], [ %p_062_2_25_1_0, %.preheader137.25.1.1 ], [ %p_062_2_25_1_0, %459 ]

]]></Node>
<StgValue><ssdm name="p_062_2_25_1_1"/></StgValue>
</operation>

<operation id="3811" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4514" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.25.1.2:1  %sext_ln145_76 = sext i10 %p_062_2_25_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_76"/></StgValue>
</operation>

<operation id="3812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.25.1.2:2  br i1 %select_ln110_5, label %461, label %.preheader137.preheader.25.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3813" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_384, label %462, label %.preheader137.preheader.25.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3814" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_229 = sext i8 %add_ln700_459 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_229"/></StgValue>
</operation>

<operation id="3815" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4526" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_460 = add i11 %sext_ln145_76, %sext_ln700_229

]]></Node>
<StgValue><ssdm name="add_ln700_460"/></StgValue>
</operation>

<operation id="3816" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4527" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.25.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3817" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4529" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.25.2:0  %p_062_2_25_1_2 = phi i11 [ %add_ln700_460, %462 ], [ %sext_ln145_76, %.preheader137.25.1.2 ], [ %sext_ln145_76, %461 ]

]]></Node>
<StgValue><ssdm name="p_062_2_25_1_2"/></StgValue>
</operation>

<operation id="3818" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4530" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.25.2:1  br i1 %select_ln110_7, label %463, label %.preheader137.25.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3819" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_386, label %464, label %.preheader137.25.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3820" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4537" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_25_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_2"/></StgValue>
</operation>

<operation id="3821" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4538" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_230 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_25_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_230"/></StgValue>
</operation>

<operation id="3822" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4539" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_231 = zext i7 %shl_ln700_230 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_231"/></StgValue>
</operation>

<operation id="3823" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_461 = add i8 %zext_ln700_231, -32

]]></Node>
<StgValue><ssdm name="add_ln700_461"/></StgValue>
</operation>

<operation id="3824" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4541" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_230 = sext i8 %add_ln700_461 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_230"/></StgValue>
</operation>

<operation id="3825" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_462 = add i11 %p_062_2_25_1_2, %sext_ln700_230

]]></Node>
<StgValue><ssdm name="add_ln700_462"/></StgValue>
</operation>

<operation id="3826" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4543" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.25.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3827" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4553" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_25_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_2_1"/></StgValue>
</operation>

<operation id="3828" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4554" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_231 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_25_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_231"/></StgValue>
</operation>

<operation id="3829" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4555" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_232 = zext i7 %shl_ln700_231 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_232"/></StgValue>
</operation>

<operation id="3830" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_463 = add i8 %zext_ln700_232, -32

]]></Node>
<StgValue><ssdm name="add_ln700_463"/></StgValue>
</operation>

<operation id="3831" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4564" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_241 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_241"/></StgValue>
</operation>

<operation id="3832" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_389 = and i1 %select_ln110_8, %icmp_ln145_241

]]></Node>
<StgValue><ssdm name="and_ln145_389"/></StgValue>
</operation>

<operation id="3833" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4568" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_25_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_2_2"/></StgValue>
</operation>

<operation id="3834" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4657" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.26.1.2:0  %p_062_2_26_1_1 = phi i10 [ %add_ln700_476, %478 ], [ %p_062_2_26_1_0, %.preheader137.26.1.1 ], [ %p_062_2_26_1_0, %477 ]

]]></Node>
<StgValue><ssdm name="p_062_2_26_1_1"/></StgValue>
</operation>

<operation id="3835" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4658" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.26.1.2:1  %sext_ln145_79 = sext i10 %p_062_2_26_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_79"/></StgValue>
</operation>

<operation id="3836" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.26.1.2:2  br i1 %select_ln110_5, label %479, label %.preheader137.preheader.26.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3837" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_399, label %480, label %.preheader137.preheader.26.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3838" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4669" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_238 = sext i8 %add_ln700_477 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_238"/></StgValue>
</operation>

<operation id="3839" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4670" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_478 = add i11 %sext_ln145_79, %sext_ln700_238

]]></Node>
<StgValue><ssdm name="add_ln700_478"/></StgValue>
</operation>

<operation id="3840" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_399" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4671" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.26.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4673" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.26.2:0  %p_062_2_26_1_2 = phi i11 [ %add_ln700_478, %480 ], [ %sext_ln145_79, %.preheader137.26.1.2 ], [ %sext_ln145_79, %479 ]

]]></Node>
<StgValue><ssdm name="p_062_2_26_1_2"/></StgValue>
</operation>

<operation id="3842" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.26.2:1  br i1 %select_ln110_7, label %481, label %.preheader137.26.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3843" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4679" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_401, label %482, label %.preheader137.26.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3844" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4681" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_26_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_2"/></StgValue>
</operation>

<operation id="3845" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4682" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_239 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_26_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_239"/></StgValue>
</operation>

<operation id="3846" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4683" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_240 = zext i7 %shl_ln700_239 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_240"/></StgValue>
</operation>

<operation id="3847" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4684" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_479 = add i8 %zext_ln700_240, -32

]]></Node>
<StgValue><ssdm name="add_ln700_479"/></StgValue>
</operation>

<operation id="3848" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4685" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_239 = sext i8 %add_ln700_479 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_239"/></StgValue>
</operation>

<operation id="3849" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4686" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_480 = add i11 %p_062_2_26_1_2, %sext_ln700_239

]]></Node>
<StgValue><ssdm name="add_ln700_480"/></StgValue>
</operation>

<operation id="3850" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.26.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3851" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_26_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_2_1"/></StgValue>
</operation>

<operation id="3852" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_240 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_26_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_240"/></StgValue>
</operation>

<operation id="3853" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_241 = zext i7 %shl_ln700_240 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_241"/></StgValue>
</operation>

<operation id="3854" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_481 = add i8 %zext_ln700_241, -32

]]></Node>
<StgValue><ssdm name="add_ln700_481"/></StgValue>
</operation>

<operation id="3855" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4708" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_250 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_250"/></StgValue>
</operation>

<operation id="3856" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_404 = and i1 %select_ln110_8, %icmp_ln145_250

]]></Node>
<StgValue><ssdm name="and_ln145_404"/></StgValue>
</operation>

<operation id="3857" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4712" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_26_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_2_2"/></StgValue>
</operation>

<operation id="3858" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4801" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.27.1.2:0  %p_062_2_27_1_1 = phi i10 [ %add_ln700_494, %496 ], [ %p_062_2_27_1_0, %.preheader137.27.1.1 ], [ %p_062_2_27_1_0, %495 ]

]]></Node>
<StgValue><ssdm name="p_062_2_27_1_1"/></StgValue>
</operation>

<operation id="3859" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4802" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.27.1.2:1  %sext_ln145_82 = sext i10 %p_062_2_27_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_82"/></StgValue>
</operation>

<operation id="3860" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4803" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.27.1.2:2  br i1 %select_ln110_5, label %497, label %.preheader137.preheader.27.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3861" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_414, label %498, label %.preheader137.preheader.27.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3862" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_247 = sext i8 %add_ln700_495 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_247"/></StgValue>
</operation>

<operation id="3863" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4814" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_496 = add i11 %sext_ln145_82, %sext_ln700_247

]]></Node>
<StgValue><ssdm name="add_ln700_496"/></StgValue>
</operation>

<operation id="3864" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4815" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.27.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3865" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4817" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.27.2:0  %p_062_2_27_1_2 = phi i11 [ %add_ln700_496, %498 ], [ %sext_ln145_82, %.preheader137.27.1.2 ], [ %sext_ln145_82, %497 ]

]]></Node>
<StgValue><ssdm name="p_062_2_27_1_2"/></StgValue>
</operation>

<operation id="3866" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.27.2:1  br i1 %select_ln110_7, label %499, label %.preheader137.27.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3867" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4823" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_416, label %500, label %.preheader137.27.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3868" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_27_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_2"/></StgValue>
</operation>

<operation id="3869" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4826" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_248 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_27_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_248"/></StgValue>
</operation>

<operation id="3870" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_249 = zext i7 %shl_ln700_248 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_249"/></StgValue>
</operation>

<operation id="3871" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_497 = add i8 %zext_ln700_249, -32

]]></Node>
<StgValue><ssdm name="add_ln700_497"/></StgValue>
</operation>

<operation id="3872" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_248 = sext i8 %add_ln700_497 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_248"/></StgValue>
</operation>

<operation id="3873" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4830" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_498 = add i11 %p_062_2_27_1_2, %sext_ln700_248

]]></Node>
<StgValue><ssdm name="add_ln700_498"/></StgValue>
</operation>

<operation id="3874" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.27.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3875" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4841" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_27_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_2_1"/></StgValue>
</operation>

<operation id="3876" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4842" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_249 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_27_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_249"/></StgValue>
</operation>

<operation id="3877" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4843" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_250 = zext i7 %shl_ln700_249 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_250"/></StgValue>
</operation>

<operation id="3878" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_499 = add i8 %zext_ln700_250, -32

]]></Node>
<StgValue><ssdm name="add_ln700_499"/></StgValue>
</operation>

<operation id="3879" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4852" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_259 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_259"/></StgValue>
</operation>

<operation id="3880" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_419 = and i1 %select_ln110_8, %icmp_ln145_259

]]></Node>
<StgValue><ssdm name="and_ln145_419"/></StgValue>
</operation>

<operation id="3881" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4856" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_27_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_2_2"/></StgValue>
</operation>

<operation id="3882" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4945" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.28.1.2:0  %p_062_2_28_1_1 = phi i10 [ %add_ln700_512, %514 ], [ %p_062_2_28_1_0, %.preheader137.28.1.1 ], [ %p_062_2_28_1_0, %513 ]

]]></Node>
<StgValue><ssdm name="p_062_2_28_1_1"/></StgValue>
</operation>

<operation id="3883" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4946" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.28.1.2:1  %sext_ln145_85 = sext i10 %p_062_2_28_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_85"/></StgValue>
</operation>

<operation id="3884" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.28.1.2:2  br i1 %select_ln110_5, label %515, label %.preheader137.preheader.28.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3885" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4951" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_429, label %516, label %.preheader137.preheader.28.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3886" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4957" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_256 = sext i8 %add_ln700_513 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_256"/></StgValue>
</operation>

<operation id="3887" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4958" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_514 = add i11 %sext_ln145_85, %sext_ln700_256

]]></Node>
<StgValue><ssdm name="add_ln700_514"/></StgValue>
</operation>

<operation id="3888" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4959" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.28.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3889" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4961" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.28.2:0  %p_062_2_28_1_2 = phi i11 [ %add_ln700_514, %516 ], [ %sext_ln145_85, %.preheader137.28.1.2 ], [ %sext_ln145_85, %515 ]

]]></Node>
<StgValue><ssdm name="p_062_2_28_1_2"/></StgValue>
</operation>

<operation id="3890" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4962" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.28.2:1  br i1 %select_ln110_7, label %517, label %.preheader137.28.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3891" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_431, label %518, label %.preheader137.28.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3892" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4969" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_28_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_2"/></StgValue>
</operation>

<operation id="3893" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4970" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_257 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_28_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_257"/></StgValue>
</operation>

<operation id="3894" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4971" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_258 = zext i7 %shl_ln700_257 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_258"/></StgValue>
</operation>

<operation id="3895" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4972" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_515 = add i8 %zext_ln700_258, -32

]]></Node>
<StgValue><ssdm name="add_ln700_515"/></StgValue>
</operation>

<operation id="3896" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4973" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_257 = sext i8 %add_ln700_515 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_257"/></StgValue>
</operation>

<operation id="3897" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4974" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_516 = add i11 %p_062_2_28_1_2, %sext_ln700_257

]]></Node>
<StgValue><ssdm name="add_ln700_516"/></StgValue>
</operation>

<operation id="3898" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4975" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.28.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3899" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4985" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_28_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_2_1"/></StgValue>
</operation>

<operation id="3900" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4986" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_258 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_28_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_258"/></StgValue>
</operation>

<operation id="3901" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4987" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_259 = zext i7 %shl_ln700_258 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_259"/></StgValue>
</operation>

<operation id="3902" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4988" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_517 = add i8 %zext_ln700_259, -32

]]></Node>
<StgValue><ssdm name="add_ln700_517"/></StgValue>
</operation>

<operation id="3903" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4996" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_268 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_268"/></StgValue>
</operation>

<operation id="3904" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_434 = and i1 %select_ln110_8, %icmp_ln145_268

]]></Node>
<StgValue><ssdm name="and_ln145_434"/></StgValue>
</operation>

<operation id="3905" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_434" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5000" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_28_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_2_2"/></StgValue>
</operation>

<operation id="3906" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5089" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.29.1.2:0  %p_062_2_29_1_1 = phi i10 [ %add_ln700_530, %532 ], [ %p_062_2_29_1_0, %.preheader137.29.1.1 ], [ %p_062_2_29_1_0, %531 ]

]]></Node>
<StgValue><ssdm name="p_062_2_29_1_1"/></StgValue>
</operation>

<operation id="3907" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5090" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.29.1.2:1  %sext_ln145_88 = sext i10 %p_062_2_29_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_88"/></StgValue>
</operation>

<operation id="3908" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5091" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.29.1.2:2  br i1 %select_ln110_5, label %533, label %.preheader137.preheader.29.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3909" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5095" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_444, label %534, label %.preheader137.preheader.29.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5101" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_265 = sext i8 %add_ln700_531 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_265"/></StgValue>
</operation>

<operation id="3911" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_532 = add i11 %sext_ln145_88, %sext_ln700_265

]]></Node>
<StgValue><ssdm name="add_ln700_532"/></StgValue>
</operation>

<operation id="3912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5103" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.29.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3913" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5105" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.29.2:0  %p_062_2_29_1_2 = phi i11 [ %add_ln700_532, %534 ], [ %sext_ln145_88, %.preheader137.29.1.2 ], [ %sext_ln145_88, %533 ]

]]></Node>
<StgValue><ssdm name="p_062_2_29_1_2"/></StgValue>
</operation>

<operation id="3914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.29.2:1  br i1 %select_ln110_7, label %535, label %.preheader137.29.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3915" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_446, label %536, label %.preheader137.29.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3916" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5113" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_29_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_2"/></StgValue>
</operation>

<operation id="3917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5114" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_266 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_29_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_266"/></StgValue>
</operation>

<operation id="3918" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5115" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_267 = zext i7 %shl_ln700_266 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_267"/></StgValue>
</operation>

<operation id="3919" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_533 = add i8 %zext_ln700_267, -32

]]></Node>
<StgValue><ssdm name="add_ln700_533"/></StgValue>
</operation>

<operation id="3920" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5117" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_266 = sext i8 %add_ln700_533 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_266"/></StgValue>
</operation>

<operation id="3921" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_534 = add i11 %p_062_2_29_1_2, %sext_ln700_266

]]></Node>
<StgValue><ssdm name="add_ln700_534"/></StgValue>
</operation>

<operation id="3922" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5119" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.29.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3923" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5129" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_29_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_2_1"/></StgValue>
</operation>

<operation id="3924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5130" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_267 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_29_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_267"/></StgValue>
</operation>

<operation id="3925" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5131" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_268 = zext i7 %shl_ln700_267 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_268"/></StgValue>
</operation>

<operation id="3926" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_535 = add i8 %zext_ln700_268, -32

]]></Node>
<StgValue><ssdm name="add_ln700_535"/></StgValue>
</operation>

<operation id="3927" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5140" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_277 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_277"/></StgValue>
</operation>

<operation id="3928" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_449 = and i1 %select_ln110_8, %icmp_ln145_277

]]></Node>
<StgValue><ssdm name="and_ln145_449"/></StgValue>
</operation>

<operation id="3929" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5144" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_29_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_2_2"/></StgValue>
</operation>

<operation id="3930" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5233" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.30.1.2:0  %p_062_2_30_1_1 = phi i10 [ %add_ln700_548, %550 ], [ %p_062_2_30_1_0, %.preheader137.30.1.1 ], [ %p_062_2_30_1_0, %549 ]

]]></Node>
<StgValue><ssdm name="p_062_2_30_1_1"/></StgValue>
</operation>

<operation id="3931" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5234" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.30.1.2:1  %sext_ln145_91 = sext i10 %p_062_2_30_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_91"/></StgValue>
</operation>

<operation id="3932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.30.1.2:2  br i1 %select_ln110_5, label %551, label %.preheader137.preheader.30.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3933" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_459, label %552, label %.preheader137.preheader.30.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3934" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5245" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_274 = sext i8 %add_ln700_549 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_274"/></StgValue>
</operation>

<operation id="3935" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_550 = add i11 %sext_ln145_91, %sext_ln700_274

]]></Node>
<StgValue><ssdm name="add_ln700_550"/></StgValue>
</operation>

<operation id="3936" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_459" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5247" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.30.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3937" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5249" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.30.2:0  %p_062_2_30_1_2 = phi i11 [ %add_ln700_550, %552 ], [ %sext_ln145_91, %.preheader137.30.1.2 ], [ %sext_ln145_91, %551 ]

]]></Node>
<StgValue><ssdm name="p_062_2_30_1_2"/></StgValue>
</operation>

<operation id="3938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.30.2:1  br i1 %select_ln110_7, label %553, label %.preheader137.30.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3939" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_461, label %554, label %.preheader137.30.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3940" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_461" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5257" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_30_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_2"/></StgValue>
</operation>

<operation id="3941" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_461" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5258" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_275 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_30_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_275"/></StgValue>
</operation>

<operation id="3942" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_461" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5259" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_276 = zext i7 %shl_ln700_275 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_276"/></StgValue>
</operation>

<operation id="3943" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_461" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_551 = add i8 %zext_ln700_276, -32

]]></Node>
<StgValue><ssdm name="add_ln700_551"/></StgValue>
</operation>

<operation id="3944" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_461" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5261" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_275 = sext i8 %add_ln700_551 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_275"/></StgValue>
</operation>

<operation id="3945" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_461" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5262" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_552 = add i11 %p_062_2_30_1_2, %sext_ln700_275

]]></Node>
<StgValue><ssdm name="add_ln700_552"/></StgValue>
</operation>

<operation id="3946" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_461" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5263" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.30.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3947" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5273" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_30_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_2_1"/></StgValue>
</operation>

<operation id="3948" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5274" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_276 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_30_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_276"/></StgValue>
</operation>

<operation id="3949" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5275" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_277 = zext i7 %shl_ln700_276 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_277"/></StgValue>
</operation>

<operation id="3950" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_553 = add i8 %zext_ln700_277, -32

]]></Node>
<StgValue><ssdm name="add_ln700_553"/></StgValue>
</operation>

<operation id="3951" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5284" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_286 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_286"/></StgValue>
</operation>

<operation id="3952" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_464 = and i1 %select_ln110_8, %icmp_ln145_286

]]></Node>
<StgValue><ssdm name="and_ln145_464"/></StgValue>
</operation>

<operation id="3953" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5288" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_30_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_2_2"/></StgValue>
</operation>

<operation id="3954" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5377" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
.preheader137.31.1.2:0  %p_062_2_31_1_1 = phi i10 [ %add_ln700_566, %568 ], [ %p_062_2_31_1_0, %.preheader137.31.1.1 ], [ %p_062_2_31_1_0, %567 ]

]]></Node>
<StgValue><ssdm name="p_062_2_31_1_1"/></StgValue>
</operation>

<operation id="3955" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5378" bw="11" op_0_bw="10">
<![CDATA[
.preheader137.31.1.2:1  %sext_ln145_94 = sext i10 %p_062_2_31_1_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln145_94"/></StgValue>
</operation>

<operation id="3956" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.31.1.2:2  br i1 %select_ln110_5, label %569, label %.preheader137.preheader.31.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3957" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_474, label %570, label %.preheader137.preheader.31.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3958" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5389" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_283 = sext i8 %add_ln700_567 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_283"/></StgValue>
</operation>

<operation id="3959" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_568 = add i11 %sext_ln145_94, %sext_ln700_283

]]></Node>
<StgValue><ssdm name="add_ln700_568"/></StgValue>
</operation>

<operation id="3960" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_5" val="1"/>
<literal name="and_ln145_474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5391" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.preheader.31.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5393" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.preheader.31.2:0  %p_062_2_31_1_2 = phi i11 [ %add_ln700_568, %570 ], [ %sext_ln145_94, %.preheader137.31.1.2 ], [ %sext_ln145_94, %569 ]

]]></Node>
<StgValue><ssdm name="p_062_2_31_1_2"/></StgValue>
</operation>

<operation id="3962" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.preheader.31.2:1  br i1 %select_ln110_7, label %571, label %.preheader137.31.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3963" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_476, label %572, label %.preheader137.31.2.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3964" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5401" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_2, i32 %weights_31_2_0_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_2"/></StgValue>
</operation>

<operation id="3965" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5402" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_284 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_31_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_284"/></StgValue>
</operation>

<operation id="3966" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5403" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_285 = zext i7 %shl_ln700_284 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_285"/></StgValue>
</operation>

<operation id="3967" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_569 = add i8 %zext_ln700_285, -32

]]></Node>
<StgValue><ssdm name="add_ln700_569"/></StgValue>
</operation>

<operation id="3968" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5405" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_284 = sext i8 %add_ln700_569 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_284"/></StgValue>
</operation>

<operation id="3969" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_570 = add i11 %p_062_2_31_1_2, %sext_ln700_284

]]></Node>
<StgValue><ssdm name="add_ln700_570"/></StgValue>
</operation>

<operation id="3970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5407" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.31.2.1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3971" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5417" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_2_1 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_4, i32 %weights_31_2_1_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_2_1"/></StgValue>
</operation>

<operation id="3972" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5418" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_285 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_31_2_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_285"/></StgValue>
</operation>

<operation id="3973" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5419" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_286 = zext i7 %shl_ln700_285 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_286"/></StgValue>
</operation>

<operation id="3974" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_571 = add i8 %zext_ln700_286, -32

]]></Node>
<StgValue><ssdm name="add_ln700_571"/></StgValue>
</operation>

<operation id="3975" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5428" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %icmp_ln145_295 = icmp slt i9 %zext_ln111_6, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln145_295"/></StgValue>
</operation>

<operation id="3976" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln145_479 = and i1 %select_ln110_8, %icmp_ln145_295

]]></Node>
<StgValue><ssdm name="and_ln145_479"/></StgValue>
</operation>

<operation id="3977" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_479" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5432" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_31_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_2_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="3978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.0.2.1:0  %p_062_2_0_2_0 = phi i11 [ %add_ln700_12, %14 ], [ %p_062_2_0_1_2, %.preheader137.preheader.0.2 ], [ %p_062_2_0_1_2, %13 ]

]]></Node>
<StgValue><ssdm name="p_062_2_0_2_0"/></StgValue>
</operation>

<operation id="3979" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.0.2.1:1  br i1 %select_ln110_7, label %15, label %.preheader137.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_13, label %16, label %.preheader137.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3981" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_6 = sext i8 %add_ln700_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_6"/></StgValue>
</operation>

<operation id="3982" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_14 = add i11 %p_062_2_0_2_0, %sext_ln700_6

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="3983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.0.2.2:0  %p_062_2_0_2_1 = phi i11 [ %add_ln700_14, %16 ], [ %p_062_2_0_2_0, %.preheader137.0.2.1 ], [ %p_062_2_0_2_0, %15 ]

]]></Node>
<StgValue><ssdm name="p_062_2_0_2_1"/></StgValue>
</operation>

<operation id="3985" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.0.2.2:1  br i1 %select_ln110_7, label %17, label %.preheader138.0.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_14, label %18, label %.preheader138.0.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3987" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_0_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_0_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_0_2_2"/></StgValue>
</operation>

<operation id="3988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_8 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_0_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_8"/></StgValue>
</operation>

<operation id="3989" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_8 = zext i7 %shl_ln700_8 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_8"/></StgValue>
</operation>

<operation id="3990" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_15 = add i8 %zext_ln700_8, -32

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="3991" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_7 = sext i8 %add_ln700_15 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_7"/></StgValue>
</operation>

<operation id="3992" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_16 = add i11 %p_062_2_0_2_1, %sext_ln700_7

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="3993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.0.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="3994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.1.2.1:0  %p_062_2_1_2_0 = phi i11 [ %add_ln700_30, %32 ], [ %p_062_2_1_1_2, %.preheader137.preheader.1.2 ], [ %p_062_2_1_1_2, %31 ]

]]></Node>
<StgValue><ssdm name="p_062_2_1_2_0"/></StgValue>
</operation>

<operation id="3995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.1.2.1:1  br i1 %select_ln110_7, label %33, label %.preheader137.1.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3996" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_28, label %34, label %.preheader137.1.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="3997" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_15 = sext i8 %add_ln700_31 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_15"/></StgValue>
</operation>

<operation id="3998" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_32 = add i11 %p_062_2_1_2_0, %sext_ln700_15

]]></Node>
<StgValue><ssdm name="add_ln700_32"/></StgValue>
</operation>

<operation id="3999" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.1.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.1.2.2:0  %p_062_2_1_2_1 = phi i11 [ %add_ln700_32, %34 ], [ %p_062_2_1_2_0, %.preheader137.1.2.1 ], [ %p_062_2_1_2_0, %33 ]

]]></Node>
<StgValue><ssdm name="p_062_2_1_2_1"/></StgValue>
</operation>

<operation id="4001" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.1.2.2:1  br i1 %select_ln110_7, label %35, label %.preheader138.1.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_29, label %36, label %.preheader138.1.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4003" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_1_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_1_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_1_2_2"/></StgValue>
</operation>

<operation id="4004" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_16 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_1_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_16"/></StgValue>
</operation>

<operation id="4005" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_17 = zext i7 %shl_ln700_16 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_17"/></StgValue>
</operation>

<operation id="4006" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_33 = add i8 %zext_ln700_17, -32

]]></Node>
<StgValue><ssdm name="add_ln700_33"/></StgValue>
</operation>

<operation id="4007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_16 = sext i8 %add_ln700_33 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_16"/></StgValue>
</operation>

<operation id="4008" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_34 = add i11 %p_062_2_1_2_1, %sext_ln700_16

]]></Node>
<StgValue><ssdm name="add_ln700_34"/></StgValue>
</operation>

<operation id="4009" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.1.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.2.2.1:0  %p_062_2_2_2_0 = phi i11 [ %add_ln700_48, %50 ], [ %p_062_2_2_1_2, %.preheader137.preheader.2.2 ], [ %p_062_2_2_1_2, %49 ]

]]></Node>
<StgValue><ssdm name="p_062_2_2_2_0"/></StgValue>
</operation>

<operation id="4011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.2.2.1:1  br i1 %select_ln110_7, label %51, label %.preheader137.2.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_43, label %52, label %.preheader137.2.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4013" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_24 = sext i8 %add_ln700_49 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_24"/></StgValue>
</operation>

<operation id="4014" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_50 = add i11 %p_062_2_2_2_0, %sext_ln700_24

]]></Node>
<StgValue><ssdm name="add_ln700_50"/></StgValue>
</operation>

<operation id="4015" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.2.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4016" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.2.2.2:0  %p_062_2_2_2_1 = phi i11 [ %add_ln700_50, %52 ], [ %p_062_2_2_2_0, %.preheader137.2.2.1 ], [ %p_062_2_2_2_0, %51 ]

]]></Node>
<StgValue><ssdm name="p_062_2_2_2_1"/></StgValue>
</operation>

<operation id="4017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.2.2.2:1  br i1 %select_ln110_7, label %53, label %.preheader138.2.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_44, label %54, label %.preheader138.2.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4019" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_2_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_2_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_2_2_2"/></StgValue>
</operation>

<operation id="4020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_25 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_2_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_25"/></StgValue>
</operation>

<operation id="4021" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_26 = zext i7 %shl_ln700_25 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_26"/></StgValue>
</operation>

<operation id="4022" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_51 = add i8 %zext_ln700_26, -32

]]></Node>
<StgValue><ssdm name="add_ln700_51"/></StgValue>
</operation>

<operation id="4023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_25 = sext i8 %add_ln700_51 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_25"/></StgValue>
</operation>

<operation id="4024" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_52 = add i11 %p_062_2_2_2_1, %sext_ln700_25

]]></Node>
<StgValue><ssdm name="add_ln700_52"/></StgValue>
</operation>

<operation id="4025" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.2.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.3.2.1:0  %p_062_2_3_2_0 = phi i11 [ %add_ln700_66, %68 ], [ %p_062_2_3_1_2, %.preheader137.preheader.3.2 ], [ %p_062_2_3_1_2, %67 ]

]]></Node>
<StgValue><ssdm name="p_062_2_3_2_0"/></StgValue>
</operation>

<operation id="4027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.3.2.1:1  br i1 %select_ln110_7, label %69, label %.preheader137.3.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4028" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_58, label %70, label %.preheader137.3.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_33 = sext i8 %add_ln700_67 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_33"/></StgValue>
</operation>

<operation id="4030" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_68 = add i11 %p_062_2_3_2_0, %sext_ln700_33

]]></Node>
<StgValue><ssdm name="add_ln700_68"/></StgValue>
</operation>

<operation id="4031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.3.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.3.2.2:0  %p_062_2_3_2_1 = phi i11 [ %add_ln700_68, %70 ], [ %p_062_2_3_2_0, %.preheader137.3.2.1 ], [ %p_062_2_3_2_0, %69 ]

]]></Node>
<StgValue><ssdm name="p_062_2_3_2_1"/></StgValue>
</operation>

<operation id="4033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.3.2.2:1  br i1 %select_ln110_7, label %71, label %.preheader138.3.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4034" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_59, label %72, label %.preheader138.3.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4035" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_3_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_3_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_3_2_2"/></StgValue>
</operation>

<operation id="4036" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_34 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_3_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_34"/></StgValue>
</operation>

<operation id="4037" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_35 = zext i7 %shl_ln700_34 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_35"/></StgValue>
</operation>

<operation id="4038" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_69 = add i8 %zext_ln700_35, -32

]]></Node>
<StgValue><ssdm name="add_ln700_69"/></StgValue>
</operation>

<operation id="4039" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_34 = sext i8 %add_ln700_69 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_34"/></StgValue>
</operation>

<operation id="4040" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_70 = add i11 %p_062_2_3_2_1, %sext_ln700_34

]]></Node>
<StgValue><ssdm name="add_ln700_70"/></StgValue>
</operation>

<operation id="4041" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.3.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4042" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.4.2.1:0  %p_062_2_4_2_0 = phi i11 [ %add_ln700_84, %86 ], [ %p_062_2_4_1_2, %.preheader137.preheader.4.2 ], [ %p_062_2_4_1_2, %85 ]

]]></Node>
<StgValue><ssdm name="p_062_2_4_2_0"/></StgValue>
</operation>

<operation id="4043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.4.2.1:1  br i1 %select_ln110_7, label %87, label %.preheader137.4.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4044" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_73, label %88, label %.preheader137.4.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4045" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_42 = sext i8 %add_ln700_85 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_42"/></StgValue>
</operation>

<operation id="4046" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_86 = add i11 %p_062_2_4_2_0, %sext_ln700_42

]]></Node>
<StgValue><ssdm name="add_ln700_86"/></StgValue>
</operation>

<operation id="4047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.4.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4048" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.4.2.2:0  %p_062_2_4_2_1 = phi i11 [ %add_ln700_86, %88 ], [ %p_062_2_4_2_0, %.preheader137.4.2.1 ], [ %p_062_2_4_2_0, %87 ]

]]></Node>
<StgValue><ssdm name="p_062_2_4_2_1"/></StgValue>
</operation>

<operation id="4049" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.4.2.2:1  br i1 %select_ln110_7, label %89, label %.preheader138.4.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4050" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_74, label %90, label %.preheader138.4.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4051" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_4_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_4_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_4_2_2"/></StgValue>
</operation>

<operation id="4052" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_43 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_4_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_43"/></StgValue>
</operation>

<operation id="4053" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_44 = zext i7 %shl_ln700_43 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_44"/></StgValue>
</operation>

<operation id="4054" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_87 = add i8 %zext_ln700_44, -32

]]></Node>
<StgValue><ssdm name="add_ln700_87"/></StgValue>
</operation>

<operation id="4055" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_43 = sext i8 %add_ln700_87 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_43"/></StgValue>
</operation>

<operation id="4056" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_88 = add i11 %p_062_2_4_2_1, %sext_ln700_43

]]></Node>
<StgValue><ssdm name="add_ln700_88"/></StgValue>
</operation>

<operation id="4057" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.4.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4058" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.5.2.1:0  %p_062_2_5_2_0 = phi i11 [ %add_ln700_102, %104 ], [ %p_062_2_5_1_2, %.preheader137.preheader.5.2 ], [ %p_062_2_5_1_2, %103 ]

]]></Node>
<StgValue><ssdm name="p_062_2_5_2_0"/></StgValue>
</operation>

<operation id="4059" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.5.2.1:1  br i1 %select_ln110_7, label %105, label %.preheader137.5.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4060" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_88, label %106, label %.preheader137.5.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4061" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_51 = sext i8 %add_ln700_103 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_51"/></StgValue>
</operation>

<operation id="4062" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_104 = add i11 %p_062_2_5_2_0, %sext_ln700_51

]]></Node>
<StgValue><ssdm name="add_ln700_104"/></StgValue>
</operation>

<operation id="4063" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.5.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4064" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.5.2.2:0  %p_062_2_5_2_1 = phi i11 [ %add_ln700_104, %106 ], [ %p_062_2_5_2_0, %.preheader137.5.2.1 ], [ %p_062_2_5_2_0, %105 ]

]]></Node>
<StgValue><ssdm name="p_062_2_5_2_1"/></StgValue>
</operation>

<operation id="4065" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.5.2.2:1  br i1 %select_ln110_7, label %107, label %.preheader138.5.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4066" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_89, label %108, label %.preheader138.5.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4067" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_5_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_5_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_5_2_2"/></StgValue>
</operation>

<operation id="4068" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_52 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_5_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_52"/></StgValue>
</operation>

<operation id="4069" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_53 = zext i7 %shl_ln700_52 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_53"/></StgValue>
</operation>

<operation id="4070" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_105 = add i8 %zext_ln700_53, -32

]]></Node>
<StgValue><ssdm name="add_ln700_105"/></StgValue>
</operation>

<operation id="4071" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_52 = sext i8 %add_ln700_105 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_52"/></StgValue>
</operation>

<operation id="4072" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_106 = add i11 %p_062_2_5_2_1, %sext_ln700_52

]]></Node>
<StgValue><ssdm name="add_ln700_106"/></StgValue>
</operation>

<operation id="4073" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.5.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4074" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.6.2.1:0  %p_062_2_6_2_0 = phi i11 [ %add_ln700_120, %122 ], [ %p_062_2_6_1_2, %.preheader137.preheader.6.2 ], [ %p_062_2_6_1_2, %121 ]

]]></Node>
<StgValue><ssdm name="p_062_2_6_2_0"/></StgValue>
</operation>

<operation id="4075" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.6.2.1:1  br i1 %select_ln110_7, label %123, label %.preheader137.6.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4076" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_103, label %124, label %.preheader137.6.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4077" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_60 = sext i8 %add_ln700_121 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_60"/></StgValue>
</operation>

<operation id="4078" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_122 = add i11 %p_062_2_6_2_0, %sext_ln700_60

]]></Node>
<StgValue><ssdm name="add_ln700_122"/></StgValue>
</operation>

<operation id="4079" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.6.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4080" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.6.2.2:0  %p_062_2_6_2_1 = phi i11 [ %add_ln700_122, %124 ], [ %p_062_2_6_2_0, %.preheader137.6.2.1 ], [ %p_062_2_6_2_0, %123 ]

]]></Node>
<StgValue><ssdm name="p_062_2_6_2_1"/></StgValue>
</operation>

<operation id="4081" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.6.2.2:1  br i1 %select_ln110_7, label %125, label %.preheader138.6.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4082" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_104, label %126, label %.preheader138.6.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4083" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_6_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_6_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_6_2_2"/></StgValue>
</operation>

<operation id="4084" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_61 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_6_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_61"/></StgValue>
</operation>

<operation id="4085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_62 = zext i7 %shl_ln700_61 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_62"/></StgValue>
</operation>

<operation id="4086" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_123 = add i8 %zext_ln700_62, -32

]]></Node>
<StgValue><ssdm name="add_ln700_123"/></StgValue>
</operation>

<operation id="4087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_61 = sext i8 %add_ln700_123 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_61"/></StgValue>
</operation>

<operation id="4088" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_124 = add i11 %p_062_2_6_2_1, %sext_ln700_61

]]></Node>
<StgValue><ssdm name="add_ln700_124"/></StgValue>
</operation>

<operation id="4089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.6.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4090" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.7.2.1:0  %p_062_2_7_2_0 = phi i11 [ %add_ln700_138, %140 ], [ %p_062_2_7_1_2, %.preheader137.preheader.7.2 ], [ %p_062_2_7_1_2, %139 ]

]]></Node>
<StgValue><ssdm name="p_062_2_7_2_0"/></StgValue>
</operation>

<operation id="4091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.7.2.1:1  br i1 %select_ln110_7, label %141, label %.preheader137.7.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4092" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_118, label %142, label %.preheader137.7.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4093" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_69 = sext i8 %add_ln700_139 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_69"/></StgValue>
</operation>

<operation id="4094" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_140 = add i11 %p_062_2_7_2_0, %sext_ln700_69

]]></Node>
<StgValue><ssdm name="add_ln700_140"/></StgValue>
</operation>

<operation id="4095" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.7.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4096" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.7.2.2:0  %p_062_2_7_2_1 = phi i11 [ %add_ln700_140, %142 ], [ %p_062_2_7_2_0, %.preheader137.7.2.1 ], [ %p_062_2_7_2_0, %141 ]

]]></Node>
<StgValue><ssdm name="p_062_2_7_2_1"/></StgValue>
</operation>

<operation id="4097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.7.2.2:1  br i1 %select_ln110_7, label %143, label %.preheader138.7.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4098" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_119, label %144, label %.preheader138.7.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4099" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_7_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_7_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_7_2_2"/></StgValue>
</operation>

<operation id="4100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_70 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_7_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_70"/></StgValue>
</operation>

<operation id="4101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_71 = zext i7 %shl_ln700_70 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_71"/></StgValue>
</operation>

<operation id="4102" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_141 = add i8 %zext_ln700_71, -32

]]></Node>
<StgValue><ssdm name="add_ln700_141"/></StgValue>
</operation>

<operation id="4103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_70 = sext i8 %add_ln700_141 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_70"/></StgValue>
</operation>

<operation id="4104" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_142 = add i11 %p_062_2_7_2_1, %sext_ln700_70

]]></Node>
<StgValue><ssdm name="add_ln700_142"/></StgValue>
</operation>

<operation id="4105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.7.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.8.2.1:0  %p_062_2_8_2_0 = phi i11 [ %add_ln700_156, %158 ], [ %p_062_2_8_1_2, %.preheader137.preheader.8.2 ], [ %p_062_2_8_1_2, %157 ]

]]></Node>
<StgValue><ssdm name="p_062_2_8_2_0"/></StgValue>
</operation>

<operation id="4107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.8.2.1:1  br i1 %select_ln110_7, label %159, label %.preheader137.8.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_133, label %160, label %.preheader137.8.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_78 = sext i8 %add_ln700_157 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_78"/></StgValue>
</operation>

<operation id="4110" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_158 = add i11 %p_062_2_8_2_0, %sext_ln700_78

]]></Node>
<StgValue><ssdm name="add_ln700_158"/></StgValue>
</operation>

<operation id="4111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.8.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.8.2.2:0  %p_062_2_8_2_1 = phi i11 [ %add_ln700_158, %160 ], [ %p_062_2_8_2_0, %.preheader137.8.2.1 ], [ %p_062_2_8_2_0, %159 ]

]]></Node>
<StgValue><ssdm name="p_062_2_8_2_1"/></StgValue>
</operation>

<operation id="4113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.8.2.2:1  br i1 %select_ln110_7, label %161, label %.preheader138.8.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_134, label %162, label %.preheader138.8.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4115" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_8_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_8_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_8_2_2"/></StgValue>
</operation>

<operation id="4116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_79 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_8_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_79"/></StgValue>
</operation>

<operation id="4117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_80 = zext i7 %shl_ln700_79 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_80"/></StgValue>
</operation>

<operation id="4118" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_159 = add i8 %zext_ln700_80, -32

]]></Node>
<StgValue><ssdm name="add_ln700_159"/></StgValue>
</operation>

<operation id="4119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_79 = sext i8 %add_ln700_159 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_79"/></StgValue>
</operation>

<operation id="4120" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_160 = add i11 %p_062_2_8_2_1, %sext_ln700_79

]]></Node>
<StgValue><ssdm name="add_ln700_160"/></StgValue>
</operation>

<operation id="4121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.8.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.9.2.1:0  %p_062_2_9_2_0 = phi i11 [ %add_ln700_174, %176 ], [ %p_062_2_9_1_2, %.preheader137.preheader.9.2 ], [ %p_062_2_9_1_2, %175 ]

]]></Node>
<StgValue><ssdm name="p_062_2_9_2_0"/></StgValue>
</operation>

<operation id="4123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.9.2.1:1  br i1 %select_ln110_7, label %177, label %.preheader137.9.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_148, label %178, label %.preheader137.9.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_87 = sext i8 %add_ln700_175 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_87"/></StgValue>
</operation>

<operation id="4126" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_176 = add i11 %p_062_2_9_2_0, %sext_ln700_87

]]></Node>
<StgValue><ssdm name="add_ln700_176"/></StgValue>
</operation>

<operation id="4127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.9.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.9.2.2:0  %p_062_2_9_2_1 = phi i11 [ %add_ln700_176, %178 ], [ %p_062_2_9_2_0, %.preheader137.9.2.1 ], [ %p_062_2_9_2_0, %177 ]

]]></Node>
<StgValue><ssdm name="p_062_2_9_2_1"/></StgValue>
</operation>

<operation id="4129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.9.2.2:1  br i1 %select_ln110_7, label %179, label %.preheader138.9.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_149, label %180, label %.preheader138.9.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4131" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_9_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_9_2_2_V_r_1)

]]></Node>
<StgValue><ssdm name="p_0_9_2_2"/></StgValue>
</operation>

<operation id="4132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_88 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_9_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_88"/></StgValue>
</operation>

<operation id="4133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_89 = zext i7 %shl_ln700_88 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_89"/></StgValue>
</operation>

<operation id="4134" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_177 = add i8 %zext_ln700_89, -32

]]></Node>
<StgValue><ssdm name="add_ln700_177"/></StgValue>
</operation>

<operation id="4135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_88 = sext i8 %add_ln700_177 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_88"/></StgValue>
</operation>

<operation id="4136" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_178 = add i11 %p_062_2_9_2_1, %sext_ln700_88

]]></Node>
<StgValue><ssdm name="add_ln700_178"/></StgValue>
</operation>

<operation id="4137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.9.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.10.2.1:0  %p_062_2_10_2_0 = phi i11 [ %add_ln700_192, %194 ], [ %p_062_2_10_1_2, %.preheader137.preheader.10.2 ], [ %p_062_2_10_1_2, %193 ]

]]></Node>
<StgValue><ssdm name="p_062_2_10_2_0"/></StgValue>
</operation>

<operation id="4139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.10.2.1:1  br i1 %select_ln110_7, label %195, label %.preheader137.10.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_163, label %196, label %.preheader137.10.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_96 = sext i8 %add_ln700_193 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_96"/></StgValue>
</operation>

<operation id="4142" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_194 = add i11 %p_062_2_10_2_0, %sext_ln700_96

]]></Node>
<StgValue><ssdm name="add_ln700_194"/></StgValue>
</operation>

<operation id="4143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.10.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.10.2.2:0  %p_062_2_10_2_1 = phi i11 [ %add_ln700_194, %196 ], [ %p_062_2_10_2_0, %.preheader137.10.2.1 ], [ %p_062_2_10_2_0, %195 ]

]]></Node>
<StgValue><ssdm name="p_062_2_10_2_1"/></StgValue>
</operation>

<operation id="4145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.10.2.2:1  br i1 %select_ln110_7, label %197, label %.preheader138.10.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_164, label %198, label %.preheader138.10.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4147" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_10_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_10_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_10_2_2"/></StgValue>
</operation>

<operation id="4148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_97 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_10_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_97"/></StgValue>
</operation>

<operation id="4149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_98 = zext i7 %shl_ln700_97 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_98"/></StgValue>
</operation>

<operation id="4150" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_195 = add i8 %zext_ln700_98, -32

]]></Node>
<StgValue><ssdm name="add_ln700_195"/></StgValue>
</operation>

<operation id="4151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_97 = sext i8 %add_ln700_195 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_97"/></StgValue>
</operation>

<operation id="4152" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_196 = add i11 %p_062_2_10_2_1, %sext_ln700_97

]]></Node>
<StgValue><ssdm name="add_ln700_196"/></StgValue>
</operation>

<operation id="4153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.10.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.11.2.1:0  %p_062_2_11_2_0 = phi i11 [ %add_ln700_210, %212 ], [ %p_062_2_11_1_2, %.preheader137.preheader.11.2 ], [ %p_062_2_11_1_2, %211 ]

]]></Node>
<StgValue><ssdm name="p_062_2_11_2_0"/></StgValue>
</operation>

<operation id="4155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.11.2.1:1  br i1 %select_ln110_7, label %213, label %.preheader137.11.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_178, label %214, label %.preheader137.11.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_105 = sext i8 %add_ln700_211 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_105"/></StgValue>
</operation>

<operation id="4158" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_212 = add i11 %p_062_2_11_2_0, %sext_ln700_105

]]></Node>
<StgValue><ssdm name="add_ln700_212"/></StgValue>
</operation>

<operation id="4159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.11.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.11.2.2:0  %p_062_2_11_2_1 = phi i11 [ %add_ln700_212, %214 ], [ %p_062_2_11_2_0, %.preheader137.11.2.1 ], [ %p_062_2_11_2_0, %213 ]

]]></Node>
<StgValue><ssdm name="p_062_2_11_2_1"/></StgValue>
</operation>

<operation id="4161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.11.2.2:1  br i1 %select_ln110_7, label %215, label %.preheader138.11.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_179, label %216, label %.preheader138.11.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4163" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_11_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_11_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_11_2_2"/></StgValue>
</operation>

<operation id="4164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_106 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_11_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_106"/></StgValue>
</operation>

<operation id="4165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_107 = zext i7 %shl_ln700_106 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_107"/></StgValue>
</operation>

<operation id="4166" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_213 = add i8 %zext_ln700_107, -32

]]></Node>
<StgValue><ssdm name="add_ln700_213"/></StgValue>
</operation>

<operation id="4167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_106 = sext i8 %add_ln700_213 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_106"/></StgValue>
</operation>

<operation id="4168" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_214 = add i11 %p_062_2_11_2_1, %sext_ln700_106

]]></Node>
<StgValue><ssdm name="add_ln700_214"/></StgValue>
</operation>

<operation id="4169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.11.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.12.2.1:0  %p_062_2_12_2_0 = phi i11 [ %add_ln700_228, %230 ], [ %p_062_2_12_1_2, %.preheader137.preheader.12.2 ], [ %p_062_2_12_1_2, %229 ]

]]></Node>
<StgValue><ssdm name="p_062_2_12_2_0"/></StgValue>
</operation>

<operation id="4171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.12.2.1:1  br i1 %select_ln110_7, label %231, label %.preheader137.12.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_193, label %232, label %.preheader137.12.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_114 = sext i8 %add_ln700_229 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_114"/></StgValue>
</operation>

<operation id="4174" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_230 = add i11 %p_062_2_12_2_0, %sext_ln700_114

]]></Node>
<StgValue><ssdm name="add_ln700_230"/></StgValue>
</operation>

<operation id="4175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.12.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.12.2.2:0  %p_062_2_12_2_1 = phi i11 [ %add_ln700_230, %232 ], [ %p_062_2_12_2_0, %.preheader137.12.2.1 ], [ %p_062_2_12_2_0, %231 ]

]]></Node>
<StgValue><ssdm name="p_062_2_12_2_1"/></StgValue>
</operation>

<operation id="4177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.12.2.2:1  br i1 %select_ln110_7, label %233, label %.preheader138.12.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_194, label %234, label %.preheader138.12.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4179" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_12_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_12_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_12_2_2"/></StgValue>
</operation>

<operation id="4180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_115 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_12_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_115"/></StgValue>
</operation>

<operation id="4181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_116 = zext i7 %shl_ln700_115 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_116"/></StgValue>
</operation>

<operation id="4182" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_231 = add i8 %zext_ln700_116, -32

]]></Node>
<StgValue><ssdm name="add_ln700_231"/></StgValue>
</operation>

<operation id="4183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_115 = sext i8 %add_ln700_231 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_115"/></StgValue>
</operation>

<operation id="4184" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_232 = add i11 %p_062_2_12_2_1, %sext_ln700_115

]]></Node>
<StgValue><ssdm name="add_ln700_232"/></StgValue>
</operation>

<operation id="4185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.12.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.13.2.1:0  %p_062_2_13_2_0 = phi i11 [ %add_ln700_246, %248 ], [ %p_062_2_13_1_2, %.preheader137.preheader.13.2 ], [ %p_062_2_13_1_2, %247 ]

]]></Node>
<StgValue><ssdm name="p_062_2_13_2_0"/></StgValue>
</operation>

<operation id="4187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.13.2.1:1  br i1 %select_ln110_7, label %249, label %.preheader137.13.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_208, label %250, label %.preheader137.13.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_123 = sext i8 %add_ln700_247 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_123"/></StgValue>
</operation>

<operation id="4190" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_248 = add i11 %p_062_2_13_2_0, %sext_ln700_123

]]></Node>
<StgValue><ssdm name="add_ln700_248"/></StgValue>
</operation>

<operation id="4191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.13.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.13.2.2:0  %p_062_2_13_2_1 = phi i11 [ %add_ln700_248, %250 ], [ %p_062_2_13_2_0, %.preheader137.13.2.1 ], [ %p_062_2_13_2_0, %249 ]

]]></Node>
<StgValue><ssdm name="p_062_2_13_2_1"/></StgValue>
</operation>

<operation id="4193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.13.2.2:1  br i1 %select_ln110_7, label %251, label %.preheader138.13.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_209, label %252, label %.preheader138.13.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4195" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_13_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_13_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_13_2_2"/></StgValue>
</operation>

<operation id="4196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_124 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_13_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_124"/></StgValue>
</operation>

<operation id="4197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_125 = zext i7 %shl_ln700_124 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_125"/></StgValue>
</operation>

<operation id="4198" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_249 = add i8 %zext_ln700_125, -32

]]></Node>
<StgValue><ssdm name="add_ln700_249"/></StgValue>
</operation>

<operation id="4199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_124 = sext i8 %add_ln700_249 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_124"/></StgValue>
</operation>

<operation id="4200" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_250 = add i11 %p_062_2_13_2_1, %sext_ln700_124

]]></Node>
<StgValue><ssdm name="add_ln700_250"/></StgValue>
</operation>

<operation id="4201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.13.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.14.2.1:0  %p_062_2_14_2_0 = phi i11 [ %add_ln700_264, %266 ], [ %p_062_2_14_1_2, %.preheader137.preheader.14.2 ], [ %p_062_2_14_1_2, %265 ]

]]></Node>
<StgValue><ssdm name="p_062_2_14_2_0"/></StgValue>
</operation>

<operation id="4203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.14.2.1:1  br i1 %select_ln110_7, label %267, label %.preheader137.14.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_223, label %268, label %.preheader137.14.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_132 = sext i8 %add_ln700_265 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_132"/></StgValue>
</operation>

<operation id="4206" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_266 = add i11 %p_062_2_14_2_0, %sext_ln700_132

]]></Node>
<StgValue><ssdm name="add_ln700_266"/></StgValue>
</operation>

<operation id="4207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.14.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.14.2.2:0  %p_062_2_14_2_1 = phi i11 [ %add_ln700_266, %268 ], [ %p_062_2_14_2_0, %.preheader137.14.2.1 ], [ %p_062_2_14_2_0, %267 ]

]]></Node>
<StgValue><ssdm name="p_062_2_14_2_1"/></StgValue>
</operation>

<operation id="4209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.14.2.2:1  br i1 %select_ln110_7, label %269, label %.preheader138.14.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_224, label %270, label %.preheader138.14.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4211" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_14_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_14_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_14_2_2"/></StgValue>
</operation>

<operation id="4212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_133 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_14_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_133"/></StgValue>
</operation>

<operation id="4213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_134 = zext i7 %shl_ln700_133 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_134"/></StgValue>
</operation>

<operation id="4214" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_267 = add i8 %zext_ln700_134, -32

]]></Node>
<StgValue><ssdm name="add_ln700_267"/></StgValue>
</operation>

<operation id="4215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_133 = sext i8 %add_ln700_267 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_133"/></StgValue>
</operation>

<operation id="4216" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_268 = add i11 %p_062_2_14_2_1, %sext_ln700_133

]]></Node>
<StgValue><ssdm name="add_ln700_268"/></StgValue>
</operation>

<operation id="4217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.14.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.15.2.1:0  %p_062_2_15_2_0 = phi i11 [ %add_ln700_282, %284 ], [ %p_062_2_15_1_2, %.preheader137.preheader.15.2 ], [ %p_062_2_15_1_2, %283 ]

]]></Node>
<StgValue><ssdm name="p_062_2_15_2_0"/></StgValue>
</operation>

<operation id="4219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.15.2.1:1  br i1 %select_ln110_7, label %285, label %.preheader137.15.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_238, label %286, label %.preheader137.15.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_141 = sext i8 %add_ln700_283 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_141"/></StgValue>
</operation>

<operation id="4222" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_284 = add i11 %p_062_2_15_2_0, %sext_ln700_141

]]></Node>
<StgValue><ssdm name="add_ln700_284"/></StgValue>
</operation>

<operation id="4223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.15.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.15.2.2:0  %p_062_2_15_2_1 = phi i11 [ %add_ln700_284, %286 ], [ %p_062_2_15_2_0, %.preheader137.15.2.1 ], [ %p_062_2_15_2_0, %285 ]

]]></Node>
<StgValue><ssdm name="p_062_2_15_2_1"/></StgValue>
</operation>

<operation id="4225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.15.2.2:1  br i1 %select_ln110_7, label %287, label %.preheader138.15.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_239, label %288, label %.preheader138.15.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4227" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_15_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_15_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_15_2_2"/></StgValue>
</operation>

<operation id="4228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_142 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_15_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_142"/></StgValue>
</operation>

<operation id="4229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_143 = zext i7 %shl_ln700_142 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_143"/></StgValue>
</operation>

<operation id="4230" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_285 = add i8 %zext_ln700_143, -32

]]></Node>
<StgValue><ssdm name="add_ln700_285"/></StgValue>
</operation>

<operation id="4231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_142 = sext i8 %add_ln700_285 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_142"/></StgValue>
</operation>

<operation id="4232" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_286 = add i11 %p_062_2_15_2_1, %sext_ln700_142

]]></Node>
<StgValue><ssdm name="add_ln700_286"/></StgValue>
</operation>

<operation id="4233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.15.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.16.2.1:0  %p_062_2_16_2_0 = phi i11 [ %add_ln700_300, %302 ], [ %p_062_2_16_1_2, %.preheader137.preheader.16.2 ], [ %p_062_2_16_1_2, %301 ]

]]></Node>
<StgValue><ssdm name="p_062_2_16_2_0"/></StgValue>
</operation>

<operation id="4235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.16.2.1:1  br i1 %select_ln110_7, label %303, label %.preheader137.16.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_253, label %304, label %.preheader137.16.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_150 = sext i8 %add_ln700_301 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_150"/></StgValue>
</operation>

<operation id="4238" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_302 = add i11 %p_062_2_16_2_0, %sext_ln700_150

]]></Node>
<StgValue><ssdm name="add_ln700_302"/></StgValue>
</operation>

<operation id="4239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.16.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.16.2.2:0  %p_062_2_16_2_1 = phi i11 [ %add_ln700_302, %304 ], [ %p_062_2_16_2_0, %.preheader137.16.2.1 ], [ %p_062_2_16_2_0, %303 ]

]]></Node>
<StgValue><ssdm name="p_062_2_16_2_1"/></StgValue>
</operation>

<operation id="4241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.16.2.2:1  br i1 %select_ln110_7, label %305, label %.preheader138.16.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_254, label %306, label %.preheader138.16.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4243" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_16_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_16_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_16_2_2"/></StgValue>
</operation>

<operation id="4244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_151 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_16_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_151"/></StgValue>
</operation>

<operation id="4245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_152 = zext i7 %shl_ln700_151 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_152"/></StgValue>
</operation>

<operation id="4246" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_303 = add i8 %zext_ln700_152, -32

]]></Node>
<StgValue><ssdm name="add_ln700_303"/></StgValue>
</operation>

<operation id="4247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_151 = sext i8 %add_ln700_303 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_151"/></StgValue>
</operation>

<operation id="4248" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_304 = add i11 %p_062_2_16_2_1, %sext_ln700_151

]]></Node>
<StgValue><ssdm name="add_ln700_304"/></StgValue>
</operation>

<operation id="4249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.16.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.17.2.1:0  %p_062_2_17_2_0 = phi i11 [ %add_ln700_318, %320 ], [ %p_062_2_17_1_2, %.preheader137.preheader.17.2 ], [ %p_062_2_17_1_2, %319 ]

]]></Node>
<StgValue><ssdm name="p_062_2_17_2_0"/></StgValue>
</operation>

<operation id="4251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.17.2.1:1  br i1 %select_ln110_7, label %321, label %.preheader137.17.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_268, label %322, label %.preheader137.17.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_159 = sext i8 %add_ln700_319 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_159"/></StgValue>
</operation>

<operation id="4254" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_320 = add i11 %p_062_2_17_2_0, %sext_ln700_159

]]></Node>
<StgValue><ssdm name="add_ln700_320"/></StgValue>
</operation>

<operation id="4255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.17.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.17.2.2:0  %p_062_2_17_2_1 = phi i11 [ %add_ln700_320, %322 ], [ %p_062_2_17_2_0, %.preheader137.17.2.1 ], [ %p_062_2_17_2_0, %321 ]

]]></Node>
<StgValue><ssdm name="p_062_2_17_2_1"/></StgValue>
</operation>

<operation id="4257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.17.2.2:1  br i1 %select_ln110_7, label %323, label %.preheader138.17.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_269, label %324, label %.preheader138.17.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4259" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_17_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_17_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_17_2_2"/></StgValue>
</operation>

<operation id="4260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_160 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_17_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_160"/></StgValue>
</operation>

<operation id="4261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_161 = zext i7 %shl_ln700_160 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_161"/></StgValue>
</operation>

<operation id="4262" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_321 = add i8 %zext_ln700_161, -32

]]></Node>
<StgValue><ssdm name="add_ln700_321"/></StgValue>
</operation>

<operation id="4263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_160 = sext i8 %add_ln700_321 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_160"/></StgValue>
</operation>

<operation id="4264" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_322 = add i11 %p_062_2_17_2_1, %sext_ln700_160

]]></Node>
<StgValue><ssdm name="add_ln700_322"/></StgValue>
</operation>

<operation id="4265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.17.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.18.2.1:0  %p_062_2_18_2_0 = phi i11 [ %add_ln700_336, %338 ], [ %p_062_2_18_1_2, %.preheader137.preheader.18.2 ], [ %p_062_2_18_1_2, %337 ]

]]></Node>
<StgValue><ssdm name="p_062_2_18_2_0"/></StgValue>
</operation>

<operation id="4267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.18.2.1:1  br i1 %select_ln110_7, label %339, label %.preheader137.18.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_283, label %340, label %.preheader137.18.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_168 = sext i8 %add_ln700_337 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_168"/></StgValue>
</operation>

<operation id="4270" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_338 = add i11 %p_062_2_18_2_0, %sext_ln700_168

]]></Node>
<StgValue><ssdm name="add_ln700_338"/></StgValue>
</operation>

<operation id="4271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.18.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.18.2.2:0  %p_062_2_18_2_1 = phi i11 [ %add_ln700_338, %340 ], [ %p_062_2_18_2_0, %.preheader137.18.2.1 ], [ %p_062_2_18_2_0, %339 ]

]]></Node>
<StgValue><ssdm name="p_062_2_18_2_1"/></StgValue>
</operation>

<operation id="4273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.18.2.2:1  br i1 %select_ln110_7, label %341, label %.preheader138.18.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_284, label %342, label %.preheader138.18.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4275" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_18_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_18_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_18_2_2"/></StgValue>
</operation>

<operation id="4276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_169 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_18_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_169"/></StgValue>
</operation>

<operation id="4277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_170 = zext i7 %shl_ln700_169 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_170"/></StgValue>
</operation>

<operation id="4278" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_339 = add i8 %zext_ln700_170, -32

]]></Node>
<StgValue><ssdm name="add_ln700_339"/></StgValue>
</operation>

<operation id="4279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_169 = sext i8 %add_ln700_339 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_169"/></StgValue>
</operation>

<operation id="4280" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_340 = add i11 %p_062_2_18_2_1, %sext_ln700_169

]]></Node>
<StgValue><ssdm name="add_ln700_340"/></StgValue>
</operation>

<operation id="4281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.18.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.19.2.1:0  %p_062_2_19_2_0 = phi i11 [ %add_ln700_354, %356 ], [ %p_062_2_19_1_2, %.preheader137.preheader.19.2 ], [ %p_062_2_19_1_2, %355 ]

]]></Node>
<StgValue><ssdm name="p_062_2_19_2_0"/></StgValue>
</operation>

<operation id="4283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.19.2.1:1  br i1 %select_ln110_7, label %357, label %.preheader137.19.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_298, label %358, label %.preheader137.19.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_177 = sext i8 %add_ln700_355 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_177"/></StgValue>
</operation>

<operation id="4286" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_356 = add i11 %p_062_2_19_2_0, %sext_ln700_177

]]></Node>
<StgValue><ssdm name="add_ln700_356"/></StgValue>
</operation>

<operation id="4287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.19.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.19.2.2:0  %p_062_2_19_2_1 = phi i11 [ %add_ln700_356, %358 ], [ %p_062_2_19_2_0, %.preheader137.19.2.1 ], [ %p_062_2_19_2_0, %357 ]

]]></Node>
<StgValue><ssdm name="p_062_2_19_2_1"/></StgValue>
</operation>

<operation id="4289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.19.2.2:1  br i1 %select_ln110_7, label %359, label %.preheader138.19.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_299, label %360, label %.preheader138.19.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4291" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_19_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_19_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_19_2_2"/></StgValue>
</operation>

<operation id="4292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_178 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_19_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_178"/></StgValue>
</operation>

<operation id="4293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_179 = zext i7 %shl_ln700_178 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_179"/></StgValue>
</operation>

<operation id="4294" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_357 = add i8 %zext_ln700_179, -32

]]></Node>
<StgValue><ssdm name="add_ln700_357"/></StgValue>
</operation>

<operation id="4295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_178 = sext i8 %add_ln700_357 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_178"/></StgValue>
</operation>

<operation id="4296" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_358 = add i11 %p_062_2_19_2_1, %sext_ln700_178

]]></Node>
<StgValue><ssdm name="add_ln700_358"/></StgValue>
</operation>

<operation id="4297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.19.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.20.2.1:0  %p_062_2_20_2_0 = phi i11 [ %add_ln700_372, %374 ], [ %p_062_2_20_1_2, %.preheader137.preheader.20.2 ], [ %p_062_2_20_1_2, %373 ]

]]></Node>
<StgValue><ssdm name="p_062_2_20_2_0"/></StgValue>
</operation>

<operation id="4299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.20.2.1:1  br i1 %select_ln110_7, label %375, label %.preheader137.20.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_313, label %376, label %.preheader137.20.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_186 = sext i8 %add_ln700_373 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_186"/></StgValue>
</operation>

<operation id="4302" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_374 = add i11 %p_062_2_20_2_0, %sext_ln700_186

]]></Node>
<StgValue><ssdm name="add_ln700_374"/></StgValue>
</operation>

<operation id="4303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.20.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.20.2.2:0  %p_062_2_20_2_1 = phi i11 [ %add_ln700_374, %376 ], [ %p_062_2_20_2_0, %.preheader137.20.2.1 ], [ %p_062_2_20_2_0, %375 ]

]]></Node>
<StgValue><ssdm name="p_062_2_20_2_1"/></StgValue>
</operation>

<operation id="4305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.20.2.2:1  br i1 %select_ln110_7, label %377, label %.preheader138.20.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_314, label %378, label %.preheader138.20.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4307" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_20_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_20_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_20_2_2"/></StgValue>
</operation>

<operation id="4308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_187 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_20_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_187"/></StgValue>
</operation>

<operation id="4309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_188 = zext i7 %shl_ln700_187 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_188"/></StgValue>
</operation>

<operation id="4310" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_375 = add i8 %zext_ln700_188, -32

]]></Node>
<StgValue><ssdm name="add_ln700_375"/></StgValue>
</operation>

<operation id="4311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_187 = sext i8 %add_ln700_375 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_187"/></StgValue>
</operation>

<operation id="4312" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_376 = add i11 %p_062_2_20_2_1, %sext_ln700_187

]]></Node>
<StgValue><ssdm name="add_ln700_376"/></StgValue>
</operation>

<operation id="4313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.20.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.21.2.1:0  %p_062_2_21_2_0 = phi i11 [ %add_ln700_390, %392 ], [ %p_062_2_21_1_2, %.preheader137.preheader.21.2 ], [ %p_062_2_21_1_2, %391 ]

]]></Node>
<StgValue><ssdm name="p_062_2_21_2_0"/></StgValue>
</operation>

<operation id="4315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.21.2.1:1  br i1 %select_ln110_7, label %393, label %.preheader137.21.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_328, label %394, label %.preheader137.21.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_195 = sext i8 %add_ln700_391 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_195"/></StgValue>
</operation>

<operation id="4318" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_392 = add i11 %p_062_2_21_2_0, %sext_ln700_195

]]></Node>
<StgValue><ssdm name="add_ln700_392"/></StgValue>
</operation>

<operation id="4319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.21.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.21.2.2:0  %p_062_2_21_2_1 = phi i11 [ %add_ln700_392, %394 ], [ %p_062_2_21_2_0, %.preheader137.21.2.1 ], [ %p_062_2_21_2_0, %393 ]

]]></Node>
<StgValue><ssdm name="p_062_2_21_2_1"/></StgValue>
</operation>

<operation id="4321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.21.2.2:1  br i1 %select_ln110_7, label %395, label %.preheader138.21.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_329, label %396, label %.preheader138.21.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4323" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_21_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_21_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_21_2_2"/></StgValue>
</operation>

<operation id="4324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_196 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_21_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_196"/></StgValue>
</operation>

<operation id="4325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_197 = zext i7 %shl_ln700_196 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_197"/></StgValue>
</operation>

<operation id="4326" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_393 = add i8 %zext_ln700_197, -32

]]></Node>
<StgValue><ssdm name="add_ln700_393"/></StgValue>
</operation>

<operation id="4327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_196 = sext i8 %add_ln700_393 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_196"/></StgValue>
</operation>

<operation id="4328" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_394 = add i11 %p_062_2_21_2_1, %sext_ln700_196

]]></Node>
<StgValue><ssdm name="add_ln700_394"/></StgValue>
</operation>

<operation id="4329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.21.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4113" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.22.2.1:0  %p_062_2_22_2_0 = phi i11 [ %add_ln700_408, %410 ], [ %p_062_2_22_1_2, %.preheader137.preheader.22.2 ], [ %p_062_2_22_1_2, %409 ]

]]></Node>
<StgValue><ssdm name="p_062_2_22_2_0"/></StgValue>
</operation>

<operation id="4331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.22.2.1:1  br i1 %select_ln110_7, label %411, label %.preheader137.22.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_343, label %412, label %.preheader137.22.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4125" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_204 = sext i8 %add_ln700_409 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_204"/></StgValue>
</operation>

<operation id="4334" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_410 = add i11 %p_062_2_22_2_0, %sext_ln700_204

]]></Node>
<StgValue><ssdm name="add_ln700_410"/></StgValue>
</operation>

<operation id="4335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.22.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4129" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.22.2.2:0  %p_062_2_22_2_1 = phi i11 [ %add_ln700_410, %412 ], [ %p_062_2_22_2_0, %.preheader137.22.2.1 ], [ %p_062_2_22_2_0, %411 ]

]]></Node>
<StgValue><ssdm name="p_062_2_22_2_1"/></StgValue>
</operation>

<operation id="4337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.22.2.2:1  br i1 %select_ln110_7, label %413, label %.preheader138.22.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_344, label %414, label %.preheader138.22.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4339" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_22_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_22_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_22_2_2"/></StgValue>
</operation>

<operation id="4340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4137" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_205 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_22_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_205"/></StgValue>
</operation>

<operation id="4341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4138" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_206 = zext i7 %shl_ln700_205 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_206"/></StgValue>
</operation>

<operation id="4342" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_411 = add i8 %zext_ln700_206, -32

]]></Node>
<StgValue><ssdm name="add_ln700_411"/></StgValue>
</operation>

<operation id="4343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4140" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_205 = sext i8 %add_ln700_411 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_205"/></StgValue>
</operation>

<operation id="4344" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_412 = add i11 %p_062_2_22_2_1, %sext_ln700_205

]]></Node>
<StgValue><ssdm name="add_ln700_412"/></StgValue>
</operation>

<operation id="4345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.22.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4257" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.23.2.1:0  %p_062_2_23_2_0 = phi i11 [ %add_ln700_426, %428 ], [ %p_062_2_23_1_2, %.preheader137.preheader.23.2 ], [ %p_062_2_23_1_2, %427 ]

]]></Node>
<StgValue><ssdm name="p_062_2_23_2_0"/></StgValue>
</operation>

<operation id="4347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.23.2.1:1  br i1 %select_ln110_7, label %429, label %.preheader137.23.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_358, label %430, label %.preheader137.23.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_358" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4269" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_213 = sext i8 %add_ln700_427 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_213"/></StgValue>
</operation>

<operation id="4350" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_358" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4270" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_428 = add i11 %p_062_2_23_2_0, %sext_ln700_213

]]></Node>
<StgValue><ssdm name="add_ln700_428"/></StgValue>
</operation>

<operation id="4351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_358" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.23.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4273" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.23.2.2:0  %p_062_2_23_2_1 = phi i11 [ %add_ln700_428, %430 ], [ %p_062_2_23_2_0, %.preheader137.23.2.1 ], [ %p_062_2_23_2_0, %429 ]

]]></Node>
<StgValue><ssdm name="p_062_2_23_2_1"/></StgValue>
</operation>

<operation id="4353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.23.2.2:1  br i1 %select_ln110_7, label %431, label %.preheader138.23.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_359, label %432, label %.preheader138.23.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4355" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_23_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_23_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_23_2_2"/></StgValue>
</operation>

<operation id="4356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4281" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_214 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_23_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_214"/></StgValue>
</operation>

<operation id="4357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4282" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_215 = zext i7 %shl_ln700_214 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_215"/></StgValue>
</operation>

<operation id="4358" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_429 = add i8 %zext_ln700_215, -32

]]></Node>
<StgValue><ssdm name="add_ln700_429"/></StgValue>
</operation>

<operation id="4359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4284" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_214 = sext i8 %add_ln700_429 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_214"/></StgValue>
</operation>

<operation id="4360" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4285" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_430 = add i11 %p_062_2_23_2_1, %sext_ln700_214

]]></Node>
<StgValue><ssdm name="add_ln700_430"/></StgValue>
</operation>

<operation id="4361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.23.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4401" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.24.2.1:0  %p_062_2_24_2_0 = phi i11 [ %add_ln700_444, %446 ], [ %p_062_2_24_1_2, %.preheader137.preheader.24.2 ], [ %p_062_2_24_1_2, %445 ]

]]></Node>
<StgValue><ssdm name="p_062_2_24_2_0"/></StgValue>
</operation>

<operation id="4363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.24.2.1:1  br i1 %select_ln110_7, label %447, label %.preheader137.24.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_373, label %448, label %.preheader137.24.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4413" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_222 = sext i8 %add_ln700_445 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_222"/></StgValue>
</operation>

<operation id="4366" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_446 = add i11 %p_062_2_24_2_0, %sext_ln700_222

]]></Node>
<StgValue><ssdm name="add_ln700_446"/></StgValue>
</operation>

<operation id="4367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4415" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.24.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4417" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.24.2.2:0  %p_062_2_24_2_1 = phi i11 [ %add_ln700_446, %448 ], [ %p_062_2_24_2_0, %.preheader137.24.2.1 ], [ %p_062_2_24_2_0, %447 ]

]]></Node>
<StgValue><ssdm name="p_062_2_24_2_1"/></StgValue>
</operation>

<operation id="4369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.24.2.2:1  br i1 %select_ln110_7, label %449, label %.preheader138.24.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_374, label %450, label %.preheader138.24.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4371" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4424" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_24_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_24_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_24_2_2"/></StgValue>
</operation>

<operation id="4372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4425" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_223 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_24_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_223"/></StgValue>
</operation>

<operation id="4373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4426" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_224 = zext i7 %shl_ln700_223 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_224"/></StgValue>
</operation>

<operation id="4374" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_447 = add i8 %zext_ln700_224, -32

]]></Node>
<StgValue><ssdm name="add_ln700_447"/></StgValue>
</operation>

<operation id="4375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4428" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_223 = sext i8 %add_ln700_447 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_223"/></StgValue>
</operation>

<operation id="4376" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4429" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_448 = add i11 %p_062_2_24_2_1, %sext_ln700_223

]]></Node>
<StgValue><ssdm name="add_ln700_448"/></StgValue>
</operation>

<operation id="4377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.24.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4545" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.25.2.1:0  %p_062_2_25_2_0 = phi i11 [ %add_ln700_462, %464 ], [ %p_062_2_25_1_2, %.preheader137.preheader.25.2 ], [ %p_062_2_25_1_2, %463 ]

]]></Node>
<StgValue><ssdm name="p_062_2_25_2_0"/></StgValue>
</operation>

<operation id="4379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.25.2.1:1  br i1 %select_ln110_7, label %465, label %.preheader137.25.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_388, label %466, label %.preheader137.25.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4557" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_231 = sext i8 %add_ln700_463 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_231"/></StgValue>
</operation>

<operation id="4382" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4558" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_464 = add i11 %p_062_2_25_2_0, %sext_ln700_231

]]></Node>
<StgValue><ssdm name="add_ln700_464"/></StgValue>
</operation>

<operation id="4383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4559" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.25.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4561" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.25.2.2:0  %p_062_2_25_2_1 = phi i11 [ %add_ln700_464, %466 ], [ %p_062_2_25_2_0, %.preheader137.25.2.1 ], [ %p_062_2_25_2_0, %465 ]

]]></Node>
<StgValue><ssdm name="p_062_2_25_2_1"/></StgValue>
</operation>

<operation id="4385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.25.2.2:1  br i1 %select_ln110_7, label %467, label %.preheader138.25.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_389, label %468, label %.preheader138.25.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4387" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4568" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_25_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_25_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_25_2_2"/></StgValue>
</operation>

<operation id="4388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4569" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_232 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_25_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_232"/></StgValue>
</operation>

<operation id="4389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4570" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_233 = zext i7 %shl_ln700_232 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_233"/></StgValue>
</operation>

<operation id="4390" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4571" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_465 = add i8 %zext_ln700_233, -32

]]></Node>
<StgValue><ssdm name="add_ln700_465"/></StgValue>
</operation>

<operation id="4391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4572" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_232 = sext i8 %add_ln700_465 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_232"/></StgValue>
</operation>

<operation id="4392" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4573" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_466 = add i11 %p_062_2_25_2_1, %sext_ln700_232

]]></Node>
<StgValue><ssdm name="add_ln700_466"/></StgValue>
</operation>

<operation id="4393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4574" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.25.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4689" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.26.2.1:0  %p_062_2_26_2_0 = phi i11 [ %add_ln700_480, %482 ], [ %p_062_2_26_1_2, %.preheader137.preheader.26.2 ], [ %p_062_2_26_1_2, %481 ]

]]></Node>
<StgValue><ssdm name="p_062_2_26_2_0"/></StgValue>
</operation>

<operation id="4395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.26.2.1:1  br i1 %select_ln110_7, label %483, label %.preheader137.26.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4695" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_403, label %484, label %.preheader137.26.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4701" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_240 = sext i8 %add_ln700_481 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_240"/></StgValue>
</operation>

<operation id="4398" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_482 = add i11 %p_062_2_26_2_0, %sext_ln700_240

]]></Node>
<StgValue><ssdm name="add_ln700_482"/></StgValue>
</operation>

<operation id="4399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4703" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.26.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4705" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.26.2.2:0  %p_062_2_26_2_1 = phi i11 [ %add_ln700_482, %484 ], [ %p_062_2_26_2_0, %.preheader137.26.2.1 ], [ %p_062_2_26_2_0, %483 ]

]]></Node>
<StgValue><ssdm name="p_062_2_26_2_1"/></StgValue>
</operation>

<operation id="4401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.26.2.2:1  br i1 %select_ln110_7, label %485, label %.preheader138.26.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4710" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_404, label %486, label %.preheader138.26.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4403" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4712" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_26_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_26_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_26_2_2"/></StgValue>
</operation>

<operation id="4404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4713" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_241 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_26_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_241"/></StgValue>
</operation>

<operation id="4405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4714" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_242 = zext i7 %shl_ln700_241 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_242"/></StgValue>
</operation>

<operation id="4406" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_483 = add i8 %zext_ln700_242, -32

]]></Node>
<StgValue><ssdm name="add_ln700_483"/></StgValue>
</operation>

<operation id="4407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4716" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_241 = sext i8 %add_ln700_483 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_241"/></StgValue>
</operation>

<operation id="4408" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4717" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_484 = add i11 %p_062_2_26_2_1, %sext_ln700_241

]]></Node>
<StgValue><ssdm name="add_ln700_484"/></StgValue>
</operation>

<operation id="4409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4718" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.26.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.27.2.1:0  %p_062_2_27_2_0 = phi i11 [ %add_ln700_498, %500 ], [ %p_062_2_27_1_2, %.preheader137.preheader.27.2 ], [ %p_062_2_27_1_2, %499 ]

]]></Node>
<StgValue><ssdm name="p_062_2_27_2_0"/></StgValue>
</operation>

<operation id="4411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.27.2.1:1  br i1 %select_ln110_7, label %501, label %.preheader137.27.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4839" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_418, label %502, label %.preheader137.27.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_249 = sext i8 %add_ln700_499 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_249"/></StgValue>
</operation>

<operation id="4414" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4846" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_500 = add i11 %p_062_2_27_2_0, %sext_ln700_249

]]></Node>
<StgValue><ssdm name="add_ln700_500"/></StgValue>
</operation>

<operation id="4415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4847" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.27.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4849" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.27.2.2:0  %p_062_2_27_2_1 = phi i11 [ %add_ln700_500, %502 ], [ %p_062_2_27_2_0, %.preheader137.27.2.1 ], [ %p_062_2_27_2_0, %501 ]

]]></Node>
<StgValue><ssdm name="p_062_2_27_2_1"/></StgValue>
</operation>

<operation id="4417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4850" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.27.2.2:1  br i1 %select_ln110_7, label %503, label %.preheader138.27.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4854" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_419, label %504, label %.preheader138.27.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4419" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4856" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_27_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_27_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_27_2_2"/></StgValue>
</operation>

<operation id="4420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4857" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_250 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_27_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_250"/></StgValue>
</operation>

<operation id="4421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4858" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_251 = zext i7 %shl_ln700_250 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_251"/></StgValue>
</operation>

<operation id="4422" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_501 = add i8 %zext_ln700_251, -32

]]></Node>
<StgValue><ssdm name="add_ln700_501"/></StgValue>
</operation>

<operation id="4423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4860" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_250 = sext i8 %add_ln700_501 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_250"/></StgValue>
</operation>

<operation id="4424" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_502 = add i11 %p_062_2_27_2_1, %sext_ln700_250

]]></Node>
<StgValue><ssdm name="add_ln700_502"/></StgValue>
</operation>

<operation id="4425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4862" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.27.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4977" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.28.2.1:0  %p_062_2_28_2_0 = phi i11 [ %add_ln700_516, %518 ], [ %p_062_2_28_1_2, %.preheader137.preheader.28.2 ], [ %p_062_2_28_1_2, %517 ]

]]></Node>
<StgValue><ssdm name="p_062_2_28_2_0"/></StgValue>
</operation>

<operation id="4427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4978" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.28.2.1:1  br i1 %select_ln110_7, label %519, label %.preheader137.28.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4983" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_433, label %520, label %.preheader137.28.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4989" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_258 = sext i8 %add_ln700_517 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_258"/></StgValue>
</operation>

<operation id="4430" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4990" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_518 = add i11 %p_062_2_28_2_0, %sext_ln700_258

]]></Node>
<StgValue><ssdm name="add_ln700_518"/></StgValue>
</operation>

<operation id="4431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4991" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.28.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4993" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.28.2.2:0  %p_062_2_28_2_1 = phi i11 [ %add_ln700_518, %520 ], [ %p_062_2_28_2_0, %.preheader137.28.2.1 ], [ %p_062_2_28_2_0, %519 ]

]]></Node>
<StgValue><ssdm name="p_062_2_28_2_1"/></StgValue>
</operation>

<operation id="4433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.28.2.2:1  br i1 %select_ln110_7, label %521, label %.preheader138.28.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4998" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_434, label %522, label %.preheader138.28.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4435" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_434" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5000" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_28_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_28_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_28_2_2"/></StgValue>
</operation>

<operation id="4436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_434" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5001" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_259 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_28_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_259"/></StgValue>
</operation>

<operation id="4437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_434" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5002" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_260 = zext i7 %shl_ln700_259 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_260"/></StgValue>
</operation>

<operation id="4438" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_434" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5003" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_519 = add i8 %zext_ln700_260, -32

]]></Node>
<StgValue><ssdm name="add_ln700_519"/></StgValue>
</operation>

<operation id="4439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_434" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5004" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_259 = sext i8 %add_ln700_519 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_259"/></StgValue>
</operation>

<operation id="4440" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_434" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5005" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_520 = add i11 %p_062_2_28_2_1, %sext_ln700_259

]]></Node>
<StgValue><ssdm name="add_ln700_520"/></StgValue>
</operation>

<operation id="4441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_434" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5006" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.28.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5121" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.29.2.1:0  %p_062_2_29_2_0 = phi i11 [ %add_ln700_534, %536 ], [ %p_062_2_29_1_2, %.preheader137.preheader.29.2 ], [ %p_062_2_29_1_2, %535 ]

]]></Node>
<StgValue><ssdm name="p_062_2_29_2_0"/></StgValue>
</operation>

<operation id="4443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.29.2.1:1  br i1 %select_ln110_7, label %537, label %.preheader137.29.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_448, label %538, label %.preheader137.29.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5133" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_267 = sext i8 %add_ln700_535 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_267"/></StgValue>
</operation>

<operation id="4446" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_536 = add i11 %p_062_2_29_2_0, %sext_ln700_267

]]></Node>
<StgValue><ssdm name="add_ln700_536"/></StgValue>
</operation>

<operation id="4447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5135" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.29.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5137" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.29.2.2:0  %p_062_2_29_2_1 = phi i11 [ %add_ln700_536, %538 ], [ %p_062_2_29_2_0, %.preheader137.29.2.1 ], [ %p_062_2_29_2_0, %537 ]

]]></Node>
<StgValue><ssdm name="p_062_2_29_2_1"/></StgValue>
</operation>

<operation id="4449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.29.2.2:1  br i1 %select_ln110_7, label %539, label %.preheader138.29.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_449, label %540, label %.preheader138.29.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4451" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5144" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_29_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_29_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_29_2_2"/></StgValue>
</operation>

<operation id="4452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5145" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_268 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_29_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_268"/></StgValue>
</operation>

<operation id="4453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5146" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_269 = zext i7 %shl_ln700_268 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_269"/></StgValue>
</operation>

<operation id="4454" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_537 = add i8 %zext_ln700_269, -32

]]></Node>
<StgValue><ssdm name="add_ln700_537"/></StgValue>
</operation>

<operation id="4455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5148" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_268 = sext i8 %add_ln700_537 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_268"/></StgValue>
</operation>

<operation id="4456" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_538 = add i11 %p_062_2_29_2_1, %sext_ln700_268

]]></Node>
<StgValue><ssdm name="add_ln700_538"/></StgValue>
</operation>

<operation id="4457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5150" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.29.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5265" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.30.2.1:0  %p_062_2_30_2_0 = phi i11 [ %add_ln700_552, %554 ], [ %p_062_2_30_1_2, %.preheader137.preheader.30.2 ], [ %p_062_2_30_1_2, %553 ]

]]></Node>
<StgValue><ssdm name="p_062_2_30_2_0"/></StgValue>
</operation>

<operation id="4459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.30.2.1:1  br i1 %select_ln110_7, label %555, label %.preheader137.30.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_463, label %556, label %.preheader137.30.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5277" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_276 = sext i8 %add_ln700_553 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_276"/></StgValue>
</operation>

<operation id="4462" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_554 = add i11 %p_062_2_30_2_0, %sext_ln700_276

]]></Node>
<StgValue><ssdm name="add_ln700_554"/></StgValue>
</operation>

<operation id="4463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5279" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.30.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5281" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.30.2.2:0  %p_062_2_30_2_1 = phi i11 [ %add_ln700_554, %556 ], [ %p_062_2_30_2_0, %.preheader137.30.2.1 ], [ %p_062_2_30_2_0, %555 ]

]]></Node>
<StgValue><ssdm name="p_062_2_30_2_1"/></StgValue>
</operation>

<operation id="4465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.30.2.2:1  br i1 %select_ln110_7, label %557, label %.preheader138.30.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_464, label %558, label %.preheader138.30.3

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4467" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5288" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_30_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_30_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_30_2_2"/></StgValue>
</operation>

<operation id="4468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5289" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_277 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_30_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_277"/></StgValue>
</operation>

<operation id="4469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5290" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_278 = zext i7 %shl_ln700_277 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_278"/></StgValue>
</operation>

<operation id="4470" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_555 = add i8 %zext_ln700_278, -32

]]></Node>
<StgValue><ssdm name="add_ln700_555"/></StgValue>
</operation>

<operation id="4471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5292" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_277 = sext i8 %add_ln700_555 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_277"/></StgValue>
</operation>

<operation id="4472" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_556 = add i11 %p_062_2_30_2_1, %sext_ln700_277

]]></Node>
<StgValue><ssdm name="add_ln700_556"/></StgValue>
</operation>

<operation id="4473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5294" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader138.30.3

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5409" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.31.2.1:0  %p_062_2_31_2_0 = phi i11 [ %add_ln700_570, %572 ], [ %p_062_2_31_1_2, %.preheader137.preheader.31.2 ], [ %p_062_2_31_1_2, %571 ]

]]></Node>
<StgValue><ssdm name="p_062_2_31_2_0"/></StgValue>
</operation>

<operation id="4475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.31.2.1:1  br i1 %select_ln110_7, label %573, label %.preheader137.31.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln145_478, label %574, label %.preheader137.31.2.2

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5421" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_285 = sext i8 %add_ln700_571 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_285"/></StgValue>
</operation>

<operation id="4478" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5422" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_572 = add i11 %p_062_2_31_2_0, %sext_ln700_285

]]></Node>
<StgValue><ssdm name="add_ln700_572"/></StgValue>
</operation>

<operation id="4479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5423" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader137.31.2.2

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="4480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5425" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader137.31.2.2:0  %p_062_2_31_2_1 = phi i11 [ %add_ln700_572, %574 ], [ %p_062_2_31_2_0, %.preheader137.31.2.1 ], [ %p_062_2_31_2_0, %573 ]

]]></Node>
<StgValue><ssdm name="p_062_2_31_2_1"/></StgValue>
</operation>

<operation id="4481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.31.2.2:1  br i1 %select_ln110_7, label %575, label %hls_label_14_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln145_479, label %576, label %hls_label_14_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="4483" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_479" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5432" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_0_31_2_2 = call fastcc i6 @compute_engine_32_1(i32 %msb_window_buffer_2_5, i32 %weights_31_2_2_V_1)

]]></Node>
<StgValue><ssdm name="p_0_31_2_2"/></StgValue>
</operation>

<operation id="4484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_479" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5433" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:1  %shl_ln700_286 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %p_0_31_2_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln700_286"/></StgValue>
</operation>

<operation id="4485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_479" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5434" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln700_287 = zext i7 %shl_ln700_286 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_287"/></StgValue>
</operation>

<operation id="4486" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_479" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln700_573 = add i8 %zext_ln700_287, -32

]]></Node>
<StgValue><ssdm name="add_ln700_573"/></StgValue>
</operation>

<operation id="4487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_479" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5436" bw="11" op_0_bw="8">
<![CDATA[
:4  %sext_ln700_286 = sext i8 %add_ln700_573 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_286"/></StgValue>
</operation>

<operation id="4488" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_479" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln700_574 = add i11 %p_062_2_31_2_1, %sext_ln700_286

]]></Node>
<StgValue><ssdm name="add_ln700_574"/></StgValue>
</operation>

<operation id="4489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="select_ln110_7" val="1"/>
<literal name="and_ln145_479" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5438" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %hls_label_14_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="4490" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.0.3:0  %p_062_2_0_2_2 = phi i11 [ %add_ln700_16, %18 ], [ %p_062_2_0_2_1, %.preheader137.0.2.2 ], [ %p_062_2_0_2_1, %17 ]

]]></Node>
<StgValue><ssdm name="p_062_2_0_2_2"/></StgValue>
</operation>

<operation id="4491" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.0.3:1  %sext_ln700_8 = sext i11 %p_062_2_0_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_8"/></StgValue>
</operation>

<operation id="4492" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.0.3:2  %msb_partial_out_feat = add i16 %select_ln129, %sext_ln700_8

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat"/></StgValue>
</operation>

<operation id="4493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.1.3:0  %p_062_2_1_2_2 = phi i11 [ %add_ln700_34, %36 ], [ %p_062_2_1_2_1, %.preheader137.1.2.2 ], [ %p_062_2_1_2_1, %35 ]

]]></Node>
<StgValue><ssdm name="p_062_2_1_2_2"/></StgValue>
</operation>

<operation id="4494" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.1.3:1  %sext_ln700_17 = sext i11 %p_062_2_1_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_17"/></StgValue>
</operation>

<operation id="4495" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.1.3:2  %msb_partial_out_feat_1 = add i16 %msb_partial_out_feat_33, %sext_ln700_17

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_1"/></StgValue>
</operation>

<operation id="4496" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.2.3:0  %p_062_2_2_2_2 = phi i11 [ %add_ln700_52, %54 ], [ %p_062_2_2_2_1, %.preheader137.2.2.2 ], [ %p_062_2_2_2_1, %53 ]

]]></Node>
<StgValue><ssdm name="p_062_2_2_2_2"/></StgValue>
</operation>

<operation id="4497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.2.3:1  %sext_ln700_26 = sext i11 %p_062_2_2_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_26"/></StgValue>
</operation>

<operation id="4498" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.2.3:2  %msb_partial_out_feat_2 = add i16 %select_ln129_2, %sext_ln700_26

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_2"/></StgValue>
</operation>

<operation id="4499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.3.3:0  %p_062_2_3_2_2 = phi i11 [ %add_ln700_70, %72 ], [ %p_062_2_3_2_1, %.preheader137.3.2.2 ], [ %p_062_2_3_2_1, %71 ]

]]></Node>
<StgValue><ssdm name="p_062_2_3_2_2"/></StgValue>
</operation>

<operation id="4500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.3.3:1  %sext_ln700_35 = sext i11 %p_062_2_3_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_35"/></StgValue>
</operation>

<operation id="4501" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.3.3:2  %msb_partial_out_feat_3 = add i16 %msb_partial_out_feat_35, %sext_ln700_35

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_3"/></StgValue>
</operation>

<operation id="4502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.4.3:0  %p_062_2_4_2_2 = phi i11 [ %add_ln700_88, %90 ], [ %p_062_2_4_2_1, %.preheader137.4.2.2 ], [ %p_062_2_4_2_1, %89 ]

]]></Node>
<StgValue><ssdm name="p_062_2_4_2_2"/></StgValue>
</operation>

<operation id="4503" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.4.3:1  %sext_ln700_44 = sext i11 %p_062_2_4_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_44"/></StgValue>
</operation>

<operation id="4504" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.4.3:2  %msb_partial_out_feat_4 = add i16 %select_ln129_4, %sext_ln700_44

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_4"/></StgValue>
</operation>

<operation id="4505" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.5.3:0  %p_062_2_5_2_2 = phi i11 [ %add_ln700_106, %108 ], [ %p_062_2_5_2_1, %.preheader137.5.2.2 ], [ %p_062_2_5_2_1, %107 ]

]]></Node>
<StgValue><ssdm name="p_062_2_5_2_2"/></StgValue>
</operation>

<operation id="4506" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.5.3:1  %sext_ln700_53 = sext i11 %p_062_2_5_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_53"/></StgValue>
</operation>

<operation id="4507" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.5.3:2  %msb_partial_out_feat_5 = add i16 %msb_partial_out_feat_37, %sext_ln700_53

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_5"/></StgValue>
</operation>

<operation id="4508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.6.3:0  %p_062_2_6_2_2 = phi i11 [ %add_ln700_124, %126 ], [ %p_062_2_6_2_1, %.preheader137.6.2.2 ], [ %p_062_2_6_2_1, %125 ]

]]></Node>
<StgValue><ssdm name="p_062_2_6_2_2"/></StgValue>
</operation>

<operation id="4509" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.6.3:1  %sext_ln700_62 = sext i11 %p_062_2_6_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_62"/></StgValue>
</operation>

<operation id="4510" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.6.3:2  %msb_partial_out_feat_6 = add i16 %select_ln129_6, %sext_ln700_62

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_6"/></StgValue>
</operation>

<operation id="4511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.7.3:0  %p_062_2_7_2_2 = phi i11 [ %add_ln700_142, %144 ], [ %p_062_2_7_2_1, %.preheader137.7.2.2 ], [ %p_062_2_7_2_1, %143 ]

]]></Node>
<StgValue><ssdm name="p_062_2_7_2_2"/></StgValue>
</operation>

<operation id="4512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.7.3:1  %sext_ln700_71 = sext i11 %p_062_2_7_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_71"/></StgValue>
</operation>

<operation id="4513" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.7.3:2  %msb_partial_out_feat_7 = add i16 %msb_partial_out_feat_39, %sext_ln700_71

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_7"/></StgValue>
</operation>

<operation id="4514" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.8.3:0  %p_062_2_8_2_2 = phi i11 [ %add_ln700_160, %162 ], [ %p_062_2_8_2_1, %.preheader137.8.2.2 ], [ %p_062_2_8_2_1, %161 ]

]]></Node>
<StgValue><ssdm name="p_062_2_8_2_2"/></StgValue>
</operation>

<operation id="4515" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.8.3:1  %sext_ln700_80 = sext i11 %p_062_2_8_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_80"/></StgValue>
</operation>

<operation id="4516" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.8.3:2  %msb_partial_out_feat_8 = add i16 %select_ln129_8, %sext_ln700_80

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_8"/></StgValue>
</operation>

<operation id="4517" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.9.3:0  %p_062_2_9_2_2 = phi i11 [ %add_ln700_178, %180 ], [ %p_062_2_9_2_1, %.preheader137.9.2.2 ], [ %p_062_2_9_2_1, %179 ]

]]></Node>
<StgValue><ssdm name="p_062_2_9_2_2"/></StgValue>
</operation>

<operation id="4518" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.9.3:1  %sext_ln700_89 = sext i11 %p_062_2_9_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_89"/></StgValue>
</operation>

<operation id="4519" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.9.3:2  %msb_partial_out_feat_9 = add i16 %msb_partial_out_feat_41, %sext_ln700_89

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_9"/></StgValue>
</operation>

<operation id="4520" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.10.3:0  %p_062_2_10_2_2 = phi i11 [ %add_ln700_196, %198 ], [ %p_062_2_10_2_1, %.preheader137.10.2.2 ], [ %p_062_2_10_2_1, %197 ]

]]></Node>
<StgValue><ssdm name="p_062_2_10_2_2"/></StgValue>
</operation>

<operation id="4521" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.10.3:1  %sext_ln700_98 = sext i11 %p_062_2_10_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_98"/></StgValue>
</operation>

<operation id="4522" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.10.3:2  %msb_partial_out_feat_10 = add i16 %select_ln129_10, %sext_ln700_98

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_10"/></StgValue>
</operation>

<operation id="4523" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.11.3:0  %p_062_2_11_2_2 = phi i11 [ %add_ln700_214, %216 ], [ %p_062_2_11_2_1, %.preheader137.11.2.2 ], [ %p_062_2_11_2_1, %215 ]

]]></Node>
<StgValue><ssdm name="p_062_2_11_2_2"/></StgValue>
</operation>

<operation id="4524" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.11.3:1  %sext_ln700_107 = sext i11 %p_062_2_11_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_107"/></StgValue>
</operation>

<operation id="4525" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.11.3:2  %msb_partial_out_feat_11 = add i16 %msb_partial_out_feat_43, %sext_ln700_107

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_11"/></StgValue>
</operation>

<operation id="4526" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.12.3:0  %p_062_2_12_2_2 = phi i11 [ %add_ln700_232, %234 ], [ %p_062_2_12_2_1, %.preheader137.12.2.2 ], [ %p_062_2_12_2_1, %233 ]

]]></Node>
<StgValue><ssdm name="p_062_2_12_2_2"/></StgValue>
</operation>

<operation id="4527" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.12.3:1  %sext_ln700_116 = sext i11 %p_062_2_12_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_116"/></StgValue>
</operation>

<operation id="4528" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.12.3:2  %msb_partial_out_feat_12 = add i16 %select_ln129_12, %sext_ln700_116

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_12"/></StgValue>
</operation>

<operation id="4529" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.13.3:0  %p_062_2_13_2_2 = phi i11 [ %add_ln700_250, %252 ], [ %p_062_2_13_2_1, %.preheader137.13.2.2 ], [ %p_062_2_13_2_1, %251 ]

]]></Node>
<StgValue><ssdm name="p_062_2_13_2_2"/></StgValue>
</operation>

<operation id="4530" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.13.3:1  %sext_ln700_125 = sext i11 %p_062_2_13_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_125"/></StgValue>
</operation>

<operation id="4531" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.13.3:2  %msb_partial_out_feat_13 = add i16 %msb_partial_out_feat_45, %sext_ln700_125

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_13"/></StgValue>
</operation>

<operation id="4532" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.14.3:0  %p_062_2_14_2_2 = phi i11 [ %add_ln700_268, %270 ], [ %p_062_2_14_2_1, %.preheader137.14.2.2 ], [ %p_062_2_14_2_1, %269 ]

]]></Node>
<StgValue><ssdm name="p_062_2_14_2_2"/></StgValue>
</operation>

<operation id="4533" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.14.3:1  %sext_ln700_134 = sext i11 %p_062_2_14_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_134"/></StgValue>
</operation>

<operation id="4534" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.14.3:2  %msb_partial_out_feat_14 = add i16 %select_ln129_14, %sext_ln700_134

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_14"/></StgValue>
</operation>

<operation id="4535" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.15.3:0  %p_062_2_15_2_2 = phi i11 [ %add_ln700_286, %288 ], [ %p_062_2_15_2_1, %.preheader137.15.2.2 ], [ %p_062_2_15_2_1, %287 ]

]]></Node>
<StgValue><ssdm name="p_062_2_15_2_2"/></StgValue>
</operation>

<operation id="4536" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.15.3:1  %sext_ln700_143 = sext i11 %p_062_2_15_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_143"/></StgValue>
</operation>

<operation id="4537" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.15.3:2  %msb_partial_out_feat_15 = add i16 %msb_partial_out_feat_47, %sext_ln700_143

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_15"/></StgValue>
</operation>

<operation id="4538" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.16.3:0  %p_062_2_16_2_2 = phi i11 [ %add_ln700_304, %306 ], [ %p_062_2_16_2_1, %.preheader137.16.2.2 ], [ %p_062_2_16_2_1, %305 ]

]]></Node>
<StgValue><ssdm name="p_062_2_16_2_2"/></StgValue>
</operation>

<operation id="4539" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.16.3:1  %sext_ln700_152 = sext i11 %p_062_2_16_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_152"/></StgValue>
</operation>

<operation id="4540" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.16.3:2  %msb_partial_out_feat_16 = add i16 %select_ln129_16, %sext_ln700_152

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_16"/></StgValue>
</operation>

<operation id="4541" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.17.3:0  %p_062_2_17_2_2 = phi i11 [ %add_ln700_322, %324 ], [ %p_062_2_17_2_1, %.preheader137.17.2.2 ], [ %p_062_2_17_2_1, %323 ]

]]></Node>
<StgValue><ssdm name="p_062_2_17_2_2"/></StgValue>
</operation>

<operation id="4542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.17.3:1  %sext_ln700_161 = sext i11 %p_062_2_17_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_161"/></StgValue>
</operation>

<operation id="4543" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.17.3:2  %msb_partial_out_feat_17 = add i16 %msb_partial_out_feat_49, %sext_ln700_161

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_17"/></StgValue>
</operation>

<operation id="4544" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.18.3:0  %p_062_2_18_2_2 = phi i11 [ %add_ln700_340, %342 ], [ %p_062_2_18_2_1, %.preheader137.18.2.2 ], [ %p_062_2_18_2_1, %341 ]

]]></Node>
<StgValue><ssdm name="p_062_2_18_2_2"/></StgValue>
</operation>

<operation id="4545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.18.3:1  %sext_ln700_170 = sext i11 %p_062_2_18_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_170"/></StgValue>
</operation>

<operation id="4546" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.18.3:2  %msb_partial_out_feat_18 = add i16 %select_ln129_18, %sext_ln700_170

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_18"/></StgValue>
</operation>

<operation id="4547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.19.3:0  %p_062_2_19_2_2 = phi i11 [ %add_ln700_358, %360 ], [ %p_062_2_19_2_1, %.preheader137.19.2.2 ], [ %p_062_2_19_2_1, %359 ]

]]></Node>
<StgValue><ssdm name="p_062_2_19_2_2"/></StgValue>
</operation>

<operation id="4548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.19.3:1  %sext_ln700_179 = sext i11 %p_062_2_19_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_179"/></StgValue>
</operation>

<operation id="4549" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.19.3:2  %msb_partial_out_feat_19 = add i16 %msb_partial_out_feat_51, %sext_ln700_179

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_19"/></StgValue>
</operation>

<operation id="4550" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.20.3:0  %p_062_2_20_2_2 = phi i11 [ %add_ln700_376, %378 ], [ %p_062_2_20_2_1, %.preheader137.20.2.2 ], [ %p_062_2_20_2_1, %377 ]

]]></Node>
<StgValue><ssdm name="p_062_2_20_2_2"/></StgValue>
</operation>

<operation id="4551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.20.3:1  %sext_ln700_188 = sext i11 %p_062_2_20_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_188"/></StgValue>
</operation>

<operation id="4552" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.20.3:2  %msb_partial_out_feat_20 = add i16 %select_ln129_20, %sext_ln700_188

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_20"/></StgValue>
</operation>

<operation id="4553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.21.3:0  %p_062_2_21_2_2 = phi i11 [ %add_ln700_394, %396 ], [ %p_062_2_21_2_1, %.preheader137.21.2.2 ], [ %p_062_2_21_2_1, %395 ]

]]></Node>
<StgValue><ssdm name="p_062_2_21_2_2"/></StgValue>
</operation>

<operation id="4554" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.21.3:1  %sext_ln700_197 = sext i11 %p_062_2_21_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_197"/></StgValue>
</operation>

<operation id="4555" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.21.3:2  %msb_partial_out_feat_21 = add i16 %msb_partial_out_feat_53, %sext_ln700_197

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_21"/></StgValue>
</operation>

<operation id="4556" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.22.3:0  %p_062_2_22_2_2 = phi i11 [ %add_ln700_412, %414 ], [ %p_062_2_22_2_1, %.preheader137.22.2.2 ], [ %p_062_2_22_2_1, %413 ]

]]></Node>
<StgValue><ssdm name="p_062_2_22_2_2"/></StgValue>
</operation>

<operation id="4557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.22.3:1  %sext_ln700_206 = sext i11 %p_062_2_22_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_206"/></StgValue>
</operation>

<operation id="4558" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.22.3:2  %msb_partial_out_feat_22 = add i16 %select_ln129_22, %sext_ln700_206

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_22"/></StgValue>
</operation>

<operation id="4559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4288" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.23.3:0  %p_062_2_23_2_2 = phi i11 [ %add_ln700_430, %432 ], [ %p_062_2_23_2_1, %.preheader137.23.2.2 ], [ %p_062_2_23_2_1, %431 ]

]]></Node>
<StgValue><ssdm name="p_062_2_23_2_2"/></StgValue>
</operation>

<operation id="4560" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4289" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.23.3:1  %sext_ln700_215 = sext i11 %p_062_2_23_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_215"/></StgValue>
</operation>

<operation id="4561" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.23.3:2  %msb_partial_out_feat_23 = add i16 %msb_partial_out_feat_55, %sext_ln700_215

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_23"/></StgValue>
</operation>

<operation id="4562" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.24.3:0  %p_062_2_24_2_2 = phi i11 [ %add_ln700_448, %450 ], [ %p_062_2_24_2_1, %.preheader137.24.2.2 ], [ %p_062_2_24_2_1, %449 ]

]]></Node>
<StgValue><ssdm name="p_062_2_24_2_2"/></StgValue>
</operation>

<operation id="4563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4433" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.24.3:1  %sext_ln700_224 = sext i11 %p_062_2_24_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_224"/></StgValue>
</operation>

<operation id="4564" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.24.3:2  %msb_partial_out_feat_24 = add i16 %select_ln129_24, %sext_ln700_224

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_24"/></StgValue>
</operation>

<operation id="4565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4576" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.25.3:0  %p_062_2_25_2_2 = phi i11 [ %add_ln700_466, %468 ], [ %p_062_2_25_2_1, %.preheader137.25.2.2 ], [ %p_062_2_25_2_1, %467 ]

]]></Node>
<StgValue><ssdm name="p_062_2_25_2_2"/></StgValue>
</operation>

<operation id="4566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4577" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.25.3:1  %sext_ln700_233 = sext i11 %p_062_2_25_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_233"/></StgValue>
</operation>

<operation id="4567" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.25.3:2  %msb_partial_out_feat_25 = add i16 %msb_partial_out_feat_57, %sext_ln700_233

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_25"/></StgValue>
</operation>

<operation id="4568" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4720" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.26.3:0  %p_062_2_26_2_2 = phi i11 [ %add_ln700_484, %486 ], [ %p_062_2_26_2_1, %.preheader137.26.2.2 ], [ %p_062_2_26_2_1, %485 ]

]]></Node>
<StgValue><ssdm name="p_062_2_26_2_2"/></StgValue>
</operation>

<operation id="4569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4721" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.26.3:1  %sext_ln700_242 = sext i11 %p_062_2_26_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_242"/></StgValue>
</operation>

<operation id="4570" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.26.3:2  %msb_partial_out_feat_26 = add i16 %select_ln129_26, %sext_ln700_242

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_26"/></StgValue>
</operation>

<operation id="4571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4864" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.27.3:0  %p_062_2_27_2_2 = phi i11 [ %add_ln700_502, %504 ], [ %p_062_2_27_2_1, %.preheader137.27.2.2 ], [ %p_062_2_27_2_1, %503 ]

]]></Node>
<StgValue><ssdm name="p_062_2_27_2_2"/></StgValue>
</operation>

<operation id="4572" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.27.3:1  %sext_ln700_251 = sext i11 %p_062_2_27_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_251"/></StgValue>
</operation>

<operation id="4573" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.27.3:2  %msb_partial_out_feat_27 = add i16 %msb_partial_out_feat_59, %sext_ln700_251

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_27"/></StgValue>
</operation>

<operation id="4574" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5008" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.28.3:0  %p_062_2_28_2_2 = phi i11 [ %add_ln700_520, %522 ], [ %p_062_2_28_2_1, %.preheader137.28.2.2 ], [ %p_062_2_28_2_1, %521 ]

]]></Node>
<StgValue><ssdm name="p_062_2_28_2_2"/></StgValue>
</operation>

<operation id="4575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5009" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.28.3:1  %sext_ln700_260 = sext i11 %p_062_2_28_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_260"/></StgValue>
</operation>

<operation id="4576" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.28.3:2  %msb_partial_out_feat_28 = add i16 %select_ln129_28, %sext_ln700_260

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_28"/></StgValue>
</operation>

<operation id="4577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5152" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.29.3:0  %p_062_2_29_2_2 = phi i11 [ %add_ln700_538, %540 ], [ %p_062_2_29_2_1, %.preheader137.29.2.2 ], [ %p_062_2_29_2_1, %539 ]

]]></Node>
<StgValue><ssdm name="p_062_2_29_2_2"/></StgValue>
</operation>

<operation id="4578" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5153" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.29.3:1  %sext_ln700_269 = sext i11 %p_062_2_29_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_269"/></StgValue>
</operation>

<operation id="4579" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.29.3:2  %msb_partial_out_feat_29 = add i16 %msb_partial_out_feat_61, %sext_ln700_269

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_29"/></StgValue>
</operation>

<operation id="4580" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5296" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
.preheader138.30.3:0  %p_062_2_30_2_2 = phi i11 [ %add_ln700_556, %558 ], [ %p_062_2_30_2_1, %.preheader137.30.2.2 ], [ %p_062_2_30_2_1, %557 ]

]]></Node>
<StgValue><ssdm name="p_062_2_30_2_2"/></StgValue>
</operation>

<operation id="4581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5297" bw="16" op_0_bw="11">
<![CDATA[
.preheader138.30.3:1  %sext_ln700_278 = sext i11 %p_062_2_30_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_278"/></StgValue>
</operation>

<operation id="4582" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader138.30.3:2  %msb_partial_out_feat_30 = add i16 %select_ln129_30, %sext_ln700_278

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_30"/></StgValue>
</operation>

<operation id="4583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5440" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
hls_label_14_end:0  %p_062_2_31_2_2 = phi i11 [ %add_ln700_574, %576 ], [ %p_062_2_31_2_1, %.preheader137.31.2.2 ], [ %p_062_2_31_2_1, %575 ]

]]></Node>
<StgValue><ssdm name="p_062_2_31_2_2"/></StgValue>
</operation>

<operation id="4584" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5441" bw="16" op_0_bw="11">
<![CDATA[
hls_label_14_end:1  %sext_ln700_287 = sext i11 %p_062_2_31_2_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_287"/></StgValue>
</operation>

<operation id="4585" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_14_end:2  %msb_partial_out_feat_31 = add i16 %msb_partial_out_feat_63, %sext_ln700_287

]]></Node>
<StgValue><ssdm name="msb_partial_out_feat_31"/></StgValue>
</operation>

<operation id="4586" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5443" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:3  store i16 %msb_partial_out_feat, i16* %msb_outputs_0_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4587" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5444" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:4  store i16 %msb_partial_out_feat_1, i16* %msb_outputs_1_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4588" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5445" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:5  store i16 %msb_partial_out_feat_2, i16* %msb_outputs_2_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4589" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5446" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:6  store i16 %msb_partial_out_feat_3, i16* %msb_outputs_3_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4590" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5447" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:7  store i16 %msb_partial_out_feat_4, i16* %msb_outputs_4_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4591" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5448" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:8  store i16 %msb_partial_out_feat_5, i16* %msb_outputs_5_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4592" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5449" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:9  store i16 %msb_partial_out_feat_6, i16* %msb_outputs_6_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4593" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5450" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:10  store i16 %msb_partial_out_feat_7, i16* %msb_outputs_7_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4594" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5451" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:11  store i16 %msb_partial_out_feat_8, i16* %msb_outputs_8_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4595" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5452" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:12  store i16 %msb_partial_out_feat_9, i16* %msb_outputs_9_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4596" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5453" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:13  store i16 %msb_partial_out_feat_10, i16* %msb_outputs_10_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4597" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5454" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:14  store i16 %msb_partial_out_feat_11, i16* %msb_outputs_11_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4598" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5455" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:15  store i16 %msb_partial_out_feat_12, i16* %msb_outputs_12_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4599" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5456" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:16  store i16 %msb_partial_out_feat_13, i16* %msb_outputs_13_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4600" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5457" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:17  store i16 %msb_partial_out_feat_14, i16* %msb_outputs_14_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4601" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5458" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:18  store i16 %msb_partial_out_feat_15, i16* %msb_outputs_15_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4602" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5459" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:19  store i16 %msb_partial_out_feat_16, i16* %msb_outputs_16_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4603" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5460" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:20  store i16 %msb_partial_out_feat_17, i16* %msb_outputs_17_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4604" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5461" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:21  store i16 %msb_partial_out_feat_18, i16* %msb_outputs_18_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4605" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5462" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:22  store i16 %msb_partial_out_feat_19, i16* %msb_outputs_19_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4606" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5463" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:23  store i16 %msb_partial_out_feat_20, i16* %msb_outputs_20_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4607" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5464" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:24  store i16 %msb_partial_out_feat_21, i16* %msb_outputs_21_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4608" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5465" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:25  store i16 %msb_partial_out_feat_22, i16* %msb_outputs_22_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4609" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5466" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:26  store i16 %msb_partial_out_feat_23, i16* %msb_outputs_23_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4610" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5467" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:27  store i16 %msb_partial_out_feat_24, i16* %msb_outputs_24_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4611" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5468" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:28  store i16 %msb_partial_out_feat_25, i16* %msb_outputs_25_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4612" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5469" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:29  store i16 %msb_partial_out_feat_26, i16* %msb_outputs_26_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4613" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5470" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:30  store i16 %msb_partial_out_feat_27, i16* %msb_outputs_27_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4614" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5471" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:31  store i16 %msb_partial_out_feat_28, i16* %msb_outputs_28_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4615" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5472" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:32  store i16 %msb_partial_out_feat_29, i16* %msb_outputs_29_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4616" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5473" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:33  store i16 %msb_partial_out_feat_30, i16* %msb_outputs_30_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4617" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5474" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
hls_label_14_end:34  store i16 %msb_partial_out_feat_31, i16* %msb_outputs_31_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="4618" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_14_end:35  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="4619" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5477" bw="0" op_0_bw="0">
<![CDATA[
hls_label_14_end:37  br label %0

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="4620" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5479" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln161"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
