#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00738778 .scope module, "mux" "mux" 2 10;
 .timescale 0 0;
v0073B538_0 .net *"_s3", 0 0, L_00779870; 1 drivers
v0073BF70_0 .net "d1", 3 0, C4<zzzz>; 0 drivers
v003FA178_0 .net "d2", 3 0, C4<zzzz>; 0 drivers
v003FCD00_0 .var "s", 3 0;
v00747818_0 .net "selec", 0 0, C4<z>; 0 drivers
E_003FCF58 .event edge, L_00779870, v00747818_0;
L_00779870 .reduce/nor C4<z>;
S_00737EF8 .scope module, "ram1x8" "ram1x8" 3 13;
 .timescale 0 0;
v007795B0_0 .net "adr", 0 0, C4<z>; 0 drivers
v00779608_0 .net "clk", 0 0, C4<z>; 0 drivers
v00779660_0 .net "clr", 0 0, C4<z>; 0 drivers
v007796B8_0 .net "data", 7 0, C4<zzzzzzzz>; 0 drivers
v00779710_0 .net "rw", 0 0, C4<z>; 0 drivers
v00779768_0 .var "s", 7 0;
v007797C0_0 .net "stmp", 3 0, v00779558_0; 1 drivers
v00779818_0 .net "stmp1", 3 0, v00778870_0; 1 drivers
E_003FD518 .event posedge, v00778608_0;
L_00779E78 .part C4<zzzzzzzz>, 0, 4;
L_0077A450 .part C4<zzzzzzzz>, 4, 4;
S_00737D60 .scope module, "r1" "ram1x4" 3 20, 4 10, S_00737EF8;
 .timescale 0 0;
L_0073AE68 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_0073AF80 .functor NOT 1, L_007799D0, C4<0>, C4<0>, C4<0>;
L_0073AEA0 .functor NOT 1, L_00779B30, C4<0>, C4<0>, C4<0>;
L_0073B098 .functor NOT 1, L_00779CC0, C4<0>, C4<0>, C4<0>;
L_0073B028 .functor NOT 1, L_00779E20, C4<0>, C4<0>, C4<0>;
v00779138_0 .net *"_s18", 0 0, L_00779B30; 1 drivers
v00779190_0 .net *"_s28", 0 0, L_00779CC0; 1 drivers
v007791E8_0 .net *"_s38", 0 0, L_00779E20; 1 drivers
v00779240_0 .net *"_s8", 0 0, L_007799D0; 1 drivers
v00779298_0 .alias "adr", 0 0, v007795B0_0;
v007792F0_0 .alias "clk", 0 0, v00779608_0;
v00779348_0 .net "clock", 0 0, L_0073AE68; 1 drivers
v007793A0_0 .alias "clr", 0 0, v00779660_0;
v007793F8_0 .net "data", 3 0, L_00779E78; 1 drivers
RS_0074C52C .resolv tri, L_007798C8, L_00779A28, L_00779B88, L_00779D18;
v00779450_0 .net8 "q", 3 0, RS_0074C52C; 4 drivers
RS_0074C544 .resolv tri, L_00779920, L_00779A80, L_00779C10, L_00779D70;
v007794A8_0 .net8 "qnot", 3 0, RS_0074C544; 4 drivers
v00779500_0 .alias "rw", 0 0, v00779710_0;
v00779558_0 .var "s", 3 0;
E_003FD618 .event edge, v007788C8_0;
L_007798C8 .part/pv v00779088_0, 0, 1, 4;
L_00779920 .part/pv v007790E0_0, 0, 1, 4;
L_00779978 .part L_00779E78, 0, 1;
L_007799D0 .part L_00779E78, 0, 1;
L_00779A28 .part/pv v00778E78_0, 1, 1, 4;
L_00779A80 .part/pv v00778ED0_0, 1, 1, 4;
L_00779AD8 .part L_00779E78, 1, 1;
L_00779B30 .part L_00779E78, 1, 1;
L_00779B88 .part/pv v00778C68_0, 2, 1, 4;
L_00779C10 .part/pv v00778CC0_0, 2, 1, 4;
L_00779C68 .part L_00779E78, 2, 1;
L_00779CC0 .part L_00779E78, 2, 1;
L_00779D18 .part/pv v00778A28_0, 3, 1, 4;
L_00779D70 .part/pv v00778A80_0, 3, 1, 4;
L_00779DC8 .part L_00779E78, 3, 1;
L_00779E20 .part L_00779E78, 3, 1;
S_00738228 .scope module, "j1" "jkff" 4 17, 5 1, S_00737D60;
 .timescale 0 0;
v00778F28_0 .alias "clk", 0 0, v00779348_0;
v00778F80_0 .alias "clr", 0 0, v00779660_0;
v00778FD8_0 .net "j", 0 0, L_00779978; 1 drivers
v00779030_0 .net "k", 0 0, L_0073AF80; 1 drivers
v00779088_0 .var "q", 0 0;
v007790E0_0 .var "qnot", 0 0;
S_007382B0 .scope module, "j2" "jkff" 4 18, 5 1, S_00737D60;
 .timescale 0 0;
v00778D18_0 .alias "clk", 0 0, v00779348_0;
v00778D70_0 .alias "clr", 0 0, v00779660_0;
v00778DC8_0 .net "j", 0 0, L_00779AD8; 1 drivers
v00778E20_0 .net "k", 0 0, L_0073AEA0; 1 drivers
v00778E78_0 .var "q", 0 0;
v00778ED0_0 .var "qnot", 0 0;
S_00738338 .scope module, "j3" "jkff" 4 19, 5 1, S_00737D60;
 .timescale 0 0;
v00778AD8_0 .alias "clk", 0 0, v00779348_0;
v00778B30_0 .alias "clr", 0 0, v00779660_0;
v00778B88_0 .net "j", 0 0, L_00779C68; 1 drivers
v00778C10_0 .net "k", 0 0, L_0073B098; 1 drivers
v00778C68_0 .var "q", 0 0;
v00778CC0_0 .var "qnot", 0 0;
S_00738448 .scope module, "j4" "jkff" 4 20, 5 1, S_00737D60;
 .timescale 0 0;
v007788C8_0 .alias "clk", 0 0, v00779348_0;
v00778920_0 .alias "clr", 0 0, v00779660_0;
v00778978_0 .net "j", 0 0, L_00779DC8; 1 drivers
v007789D0_0 .net "k", 0 0, L_0073B028; 1 drivers
v00778A28_0 .var "q", 0 0;
v00778A80_0 .var "qnot", 0 0;
E_003FCFD8 .event posedge, v007788C8_0;
S_00737DE8 .scope module, "r2" "ram1x4" 3 21, 4 10, S_00737EF8;
 .timescale 0 0;
L_0073AFF0 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_0073AD50 .functor NOT 1, L_00779FD8, C4<0>, C4<0>, C4<0>;
L_0073AE30 .functor NOT 1, L_0077A138, C4<0>, C4<0>, C4<0>;
L_0073B1E8 .functor NOT 1, L_0077A298, C4<0>, C4<0>, C4<0>;
L_0073B178 .functor NOT 1, L_0077A3F8, C4<0>, C4<0>, C4<0>;
v00778450_0 .net *"_s18", 0 0, L_0077A138; 1 drivers
v007784A8_0 .net *"_s28", 0 0, L_0077A298; 1 drivers
v00778500_0 .net *"_s38", 0 0, L_0077A3F8; 1 drivers
v00778558_0 .net *"_s8", 0 0, L_00779FD8; 1 drivers
v007785B0_0 .alias "adr", 0 0, v007795B0_0;
v00778608_0 .alias "clk", 0 0, v00779608_0;
v00778660_0 .net "clock", 0 0, L_0073AFF0; 1 drivers
v007786B8_0 .alias "clr", 0 0, v00779660_0;
v00778710_0 .net "data", 3 0, L_0077A450; 1 drivers
RS_0074C2BC .resolv tri, L_00779ED0, L_0077A030, L_0077A190, L_0077A2F0;
v00778768_0 .net8 "q", 3 0, RS_0074C2BC; 4 drivers
RS_0074C2D4 .resolv tri, L_00779F28, L_0077A088, L_0077A1E8, L_0077A348;
v007787C0_0 .net8 "qnot", 3 0, RS_0074C2D4; 4 drivers
v00778818_0 .alias "rw", 0 0, v00779710_0;
v00778870_0 .var "s", 3 0;
E_003FD0D8 .event edge, v00777C10_0;
L_00779ED0 .part/pv v007783A0_0, 0, 1, 4;
L_00779F28 .part/pv v007783F8_0, 0, 1, 4;
L_00779F80 .part L_0077A450, 0, 1;
L_00779FD8 .part L_0077A450, 0, 1;
L_0077A030 .part/pv v00778190_0, 1, 1, 4;
L_0077A088 .part/pv v007781E8_0, 1, 1, 4;
L_0077A0E0 .part L_0077A450, 1, 1;
L_0077A138 .part L_0077A450, 1, 1;
L_0077A190 .part/pv v00777F80_0, 2, 1, 4;
L_0077A1E8 .part/pv v00777FD8_0, 2, 1, 4;
L_0077A240 .part L_0077A450, 2, 1;
L_0077A298 .part L_0077A450, 2, 1;
L_0077A2F0 .part/pv v00777D70_0, 3, 1, 4;
L_0077A348 .part/pv v00777DC8_0, 3, 1, 4;
L_0077A3A0 .part L_0077A450, 3, 1;
L_0077A3F8 .part L_0077A450, 3, 1;
S_007384D0 .scope module, "j1" "jkff" 4 17, 5 1, S_00737DE8;
 .timescale 0 0;
v00778240_0 .alias "clk", 0 0, v00778660_0;
v00778298_0 .alias "clr", 0 0, v00779660_0;
v007782F0_0 .net "j", 0 0, L_00779F80; 1 drivers
v00778348_0 .net "k", 0 0, L_0073AD50; 1 drivers
v007783A0_0 .var "q", 0 0;
v007783F8_0 .var "qnot", 0 0;
S_00738558 .scope module, "j2" "jkff" 4 18, 5 1, S_00737DE8;
 .timescale 0 0;
v00778030_0 .alias "clk", 0 0, v00778660_0;
v00778088_0 .alias "clr", 0 0, v00779660_0;
v007780E0_0 .net "j", 0 0, L_0077A0E0; 1 drivers
v00778138_0 .net "k", 0 0, L_0073AE30; 1 drivers
v00778190_0 .var "q", 0 0;
v007781E8_0 .var "qnot", 0 0;
S_007385E0 .scope module, "j3" "jkff" 4 19, 5 1, S_00737DE8;
 .timescale 0 0;
v00777E20_0 .alias "clk", 0 0, v00778660_0;
v00777E78_0 .alias "clr", 0 0, v00779660_0;
v00777ED0_0 .net "j", 0 0, L_0077A240; 1 drivers
v00777F28_0 .net "k", 0 0, L_0073B1E8; 1 drivers
v00777F80_0 .var "q", 0 0;
v00777FD8_0 .var "qnot", 0 0;
S_007386F0 .scope module, "j4" "jkff" 4 20, 5 1, S_00737DE8;
 .timescale 0 0;
v00777C10_0 .alias "clk", 0 0, v00778660_0;
v00777C68_0 .alias "clr", 0 0, v00779660_0;
v00777CC0_0 .net "j", 0 0, L_0077A3A0; 1 drivers
v00777D18_0 .net "k", 0 0, L_0073B178; 1 drivers
v00777D70_0 .var "q", 0 0;
v00777DC8_0 .var "qnot", 0 0;
E_003FD0F8 .event posedge, v00777C10_0;
    .scope S_00738778;
T_0 ;
    %wait E_003FCF58;
    %load/v 8, v00747818_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0073BF70_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v003FCD00_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v003FA178_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v003FCD00_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00738228;
T_1 ;
    %wait E_003FCFD8;
    %load/v 8, v00778F80_0, 1;
    %load/v 9, v00778FD8_0, 1;
    %inv 9, 1;
    %load/v 10, v00779030_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00779088_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007790E0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v00778FD8_0, 1;
    %load/v 9, v00779030_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00779088_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007790E0_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v00778FD8_0, 1;
    %load/v 9, v00779030_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v00779088_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00779088_0, 0, 8;
    %load/v 8, v007790E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007790E0_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_007382B0;
T_2 ;
    %wait E_003FCFD8;
    %load/v 8, v00778D70_0, 1;
    %load/v 9, v00778DC8_0, 1;
    %inv 9, 1;
    %load/v 10, v00778E20_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00778E78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00778ED0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v00778DC8_0, 1;
    %load/v 9, v00778E20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00778E78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00778ED0_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v00778DC8_0, 1;
    %load/v 9, v00778E20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v00778E78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00778E78_0, 0, 8;
    %load/v 8, v00778ED0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00778ED0_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00738338;
T_3 ;
    %wait E_003FCFD8;
    %load/v 8, v00778B30_0, 1;
    %load/v 9, v00778B88_0, 1;
    %inv 9, 1;
    %load/v 10, v00778C10_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00778C68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00778CC0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00778B88_0, 1;
    %load/v 9, v00778C10_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00778C68_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00778CC0_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v00778B88_0, 1;
    %load/v 9, v00778C10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v00778C68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00778C68_0, 0, 8;
    %load/v 8, v00778CC0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00778CC0_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00738448;
T_4 ;
    %wait E_003FCFD8;
    %load/v 8, v00778920_0, 1;
    %load/v 9, v00778978_0, 1;
    %inv 9, 1;
    %load/v 10, v007789D0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00778A28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00778A80_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v00778978_0, 1;
    %load/v 9, v007789D0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00778A28_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00778A80_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v00778978_0, 1;
    %load/v 9, v007789D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v00778A28_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00778A28_0, 0, 8;
    %load/v 8, v00778A80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00778A80_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00737D60;
T_5 ;
    %wait E_003FD618;
    %load/v 8, v007793A0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v00779558_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00779450_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00779558_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_007384D0;
T_6 ;
    %wait E_003FD0F8;
    %load/v 8, v00778298_0, 1;
    %load/v 9, v007782F0_0, 1;
    %inv 9, 1;
    %load/v 10, v00778348_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007783A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007783F8_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v007782F0_0, 1;
    %load/v 9, v00778348_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007783A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007783F8_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v007782F0_0, 1;
    %load/v 9, v00778348_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v007783A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007783A0_0, 0, 8;
    %load/v 8, v007783F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007783F8_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00738558;
T_7 ;
    %wait E_003FD0F8;
    %load/v 8, v00778088_0, 1;
    %load/v 9, v007780E0_0, 1;
    %inv 9, 1;
    %load/v 10, v00778138_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00778190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007781E8_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v007780E0_0, 1;
    %load/v 9, v00778138_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00778190_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007781E8_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v007780E0_0, 1;
    %load/v 9, v00778138_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v00778190_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00778190_0, 0, 8;
    %load/v 8, v007781E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007781E8_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_007385E0;
T_8 ;
    %wait E_003FD0F8;
    %load/v 8, v00777E78_0, 1;
    %load/v 9, v00777ED0_0, 1;
    %inv 9, 1;
    %load/v 10, v00777F28_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00777F80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00777FD8_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00777ED0_0, 1;
    %load/v 9, v00777F28_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00777F80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00777FD8_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v00777ED0_0, 1;
    %load/v 9, v00777F28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v00777F80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00777F80_0, 0, 8;
    %load/v 8, v00777FD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00777FD8_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_007386F0;
T_9 ;
    %wait E_003FD0F8;
    %load/v 8, v00777C68_0, 1;
    %load/v 9, v00777CC0_0, 1;
    %inv 9, 1;
    %load/v 10, v00777D18_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00777D70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00777DC8_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00777CC0_0, 1;
    %load/v 9, v00777D18_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00777D70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00777DC8_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v00777CC0_0, 1;
    %load/v 9, v00777D18_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v00777D70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00777D70_0, 0, 8;
    %load/v 8, v00777DC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00777DC8_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00737DE8;
T_10 ;
    %wait E_003FD0D8;
    %load/v 8, v007786B8_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v00778870_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v00778768_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00778870_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00737EF8;
T_11 ;
    %wait E_003FD518;
    %load/v 8, v00779660_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00779768_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v007795B0_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v00779818_0, 4;
    %ix/load 0, 4, 0;
    %ix/load 1, 4, 0;
    %assign/v0/x1 v00779768_0, 0, 8;
    %load/v 8, v007797C0_0, 4;
    %ix/load 0, 4, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v00779768_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./mux.v";
    "Ram1x8.v";
    "./Ram1x4.v";
    "./FlipFlopJK.v";
