{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758702098167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758702098171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 20:21:38 2025 " "Processing started: Wed Sep 24 20:21:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758702098171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702098171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_TEST -c UART_IP_Top_Level " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_TEST -c UART_IP_Top_Level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702098171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758702098505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758702098505 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "UART_Rx.qsys " "Elaborating Platform Designer system entity \"UART_Rx.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702103655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.24.20:21:45 Progress: Loading Systolic Array (dynamic)/UART_Rx.qsys " "2025.09.24.20:21:45 Progress: Loading Systolic Array (dynamic)/UART_Rx.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702105570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.24.20:21:45 Progress: Reading input file " "2025.09.24.20:21:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702105915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.24.20:21:45 Progress: Adding clk_0 \[clock_source 18.1\] " "2025.09.24.20:21:45 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702105953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.24.20:21:46 Progress: Parameterizing module clk_0 " "2025.09.24.20:21:46 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702106292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.24.20:21:46 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\] " "2025.09.24.20:21:46 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702106293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.24.20:21:46 Progress: Parameterizing module rs232_0 " "2025.09.24.20:21:46 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702106378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.24.20:21:46 Progress: Building connections " "2025.09.24.20:21:46 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702106379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.24.20:21:46 Progress: Parameterizing connections " "2025.09.24.20:21:46 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702106394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.24.20:21:46 Progress: Validating " "2025.09.24.20:21:46 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702106394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.24.20:21:46 Progress: Done reading input file " "2025.09.24.20:21:46 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702106619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART_Rx: Generating UART_Rx \"UART_Rx\" for QUARTUS_SYNTH " "UART_Rx: Generating UART_Rx \"UART_Rx\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702107077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702107577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"UART_Rx\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"UART_Rx\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702107627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"UART_Rx\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"UART_Rx\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702107632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART_Rx: Done \"UART_Rx\" with 3 modules, 9 files " "UART_Rx: Done \"UART_Rx\" with 3 modules, 9 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702107632 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "UART_Rx.qsys " "Finished elaborating Platform Designer system entity \"UART_Rx.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx/synthesis/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx/synthesis/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Rx-rtl " "Found design unit 1: UART_Rx-rtl" {  } { { "UART_Rx/synthesis/UART_Rx.vhd" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/UART_Rx.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108580 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "UART_Rx/synthesis/UART_Rx.vhd" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/UART_Rx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "UART_Rx/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "UART_Rx/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "UART_Rx/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "UART_Rx/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "UART_Rx/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx/synthesis/submodules/uart_rx_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx/synthesis/submodules/uart_rx_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx_rs232_0 " "Found entity 1: UART_Rx_rs232_0" {  } { { "UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_ip_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_ip_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_IP_Top_Level-rtl " "Found design unit 1: UART_IP_Top_Level-rtl" {  } { { "UART_IP_Top_Level.vhd" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_IP_Top_Level.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108617 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_IP_Top_Level " "Found entity 1: UART_IP_Top_Level" {  } { { "UART_IP_Top_Level.vhd" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_IP_Top_Level.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_rx/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/uart_rx/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "db/ip/uart_rx/uart_rx.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/ip/uart_rx/uart_rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/uart_rx_rs232_0.v C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v " "File \"c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/uart_rx_rs232_0.v\" is a duplicate of already analyzed file \"C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758702108621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_rx/submodules/uart_rx_rs232_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/uart_rx_rs232_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108621 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_reset_controller.v C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758702108633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_rx/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108633 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_reset_synchronizer.v C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758702108636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_rx/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108636 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_rs232_counters.v C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_counters.v " "File \"c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_rs232_counters.v\" is a duplicate of already analyzed file \"C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_counters.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758702108637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_rx/submodules/altera_up_rs232_counters.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_up_rs232_counters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108638 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_rs232_in_deserializer.v C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v " "File \"c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_rs232_in_deserializer.v\" is a duplicate of already analyzed file \"C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758702108639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_rx/submodules/altera_up_rs232_in_deserializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_up_rs232_in_deserializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108639 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_rs232_out_serializer.v C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_out_serializer.v " "File \"c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_rs232_out_serializer.v\" is a duplicate of already analyzed file \"C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_out_serializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758702108641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_rx/submodules/altera_up_rs232_out_serializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_up_rs232_out_serializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108641 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_sync_fifo.v C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v " "File \"c:/users/oem/documents/part-4-project/systolic array (dynamic)/db/ip/uart_rx/submodules/altera_up_sync_fifo.v\" is a duplicate of already analyzed file \"C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758702108643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/uart_rx/submodules/altera_up_sync_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/uart_rx/submodules/altera_up_sync_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_IP_Top_Level " "Elaborating entity \"UART_IP_Top_Level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758702108666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:uart_ip_inst " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:uart_ip_inst\"" {  } { { "UART_IP_Top_Level.vhd" "uart_ip_inst" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_IP_Top_Level.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx_rs232_0 UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0 " "Elaborating entity \"UART_Rx_rs232_0\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\"" {  } { { "UART_Rx/synthesis/UART_Rx.vhd" "rs232_0" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/UART_Rx.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108678 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity UART_Rx_rs232_0.v(104) " "Verilog HDL or VHDL warning at UART_Rx_rs232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758702108678 "|UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v" "RS232_In_Deserializer" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "UART_Rx/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758702108691 "|UART_IP_Top_Level|UART_Rx:uart_ip_inst|UART_Rx_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "UART_Rx/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "UART_Rx/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758702108827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758702108827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758702108827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758702108827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758702108827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758702108827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758702108827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758702108827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758702108827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758702108827 ""}  } { { "UART_Rx/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758702108827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q9a1 " "Found entity 1: scfifo_q9a1" {  } { { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/scfifo_q9a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q9a1 UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated " "Elaborating entity \"scfifo_q9a1\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d1a1 " "Found entity 1: a_dpfifo_d1a1" {  } { { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d1a1 UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo " "Elaborating entity \"a_dpfifo_d1a1\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\"" {  } { { "db/scfifo_q9a1.tdf" "dpfifo" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/scfifo_q9a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t0i1 " "Found entity 1: altsyncram_t0i1" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/altsyncram_t0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t0i1 UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram " "Elaborating entity \"altsyncram_t0i1\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\"" {  } { { "db/a_dpfifo_d1a1.tdf" "FIFOram" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d1a1.tdf" "almost_full_comparer" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_d1a1.tdf" "three_comparison" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702108978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702108978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d1a1.tdf" "rd_ptr_msb" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702108979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702109010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702109010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_d1a1.tdf" "usedw_counter" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702109012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758702109042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702109042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_d1a1.tdf" "wr_ptr" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/db/a_dpfifo_d1a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702109045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"UART_Rx:uart_ip_inst\|UART_Rx_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v" "RS232_Out_Serializer" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/UART_Rx_rs232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702109052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller UART_Rx:uart_ip_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"UART_Rx:uart_ip_inst\|altera_reset_controller:rst_controller\"" {  } { { "UART_Rx/synthesis/UART_Rx.vhd" "rst_controller" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/UART_Rx.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702109169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer UART_Rx:uart_ip_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"UART_Rx:uart_ip_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "UART_Rx/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702109175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer UART_Rx:uart_ip_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"UART_Rx:uart_ip_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "UART_Rx/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_Rx/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702109179 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "UART_IP_Top_Level.vhd" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_IP_Top_Level.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758702109561 "|UART_IP_Top_Level|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "UART_IP_Top_Level.vhd" "" { Text "C:/Users/OEM/Documents/part-4-project/Systolic Array (dynamic)/UART_IP_Top_Level.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758702109561 "|UART_IP_Top_Level|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758702109561 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758702109612 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758702109741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758702109862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758702109862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758702109895 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758702109895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758702109895 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1758702109895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758702109895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758702109904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 20:21:49 2025 " "Processing ended: Wed Sep 24 20:21:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758702109904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758702109904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758702109904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758702109904 ""}
