% load "renkon.rb"

module renkon_mem_serial(/*AUTOARG*/);
`include "renkon.vh"
  parameter WORDS = 2 ** OUTSIZE;

  /*AUTOINPUT*/
  input                     clk;
  input                     mem_we;
  input [OUTSIZE-1:0]       mem_addr;
  input signed [DWIDTH-1:0] mem_wdata;

  /*AUTOOUTPUT*/
  output signed [DWIDTH-1:0] mem_rdata;

  /*AUTOWIRE*/

  /*AUTOREG*/

  reg signed [DWIDTH-1:0] mem [WORDS-1:0];
  reg [OUTSIZE-1:0]        r_addr;

  always @(posedge clk) begin
    if(mem_we)
      mem[mem_addr] <= mem_wdata;
    r_addr <= mem_addr;
  end

  assign mem_rdata = mem[r_addr];

endmodule
