;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 221, 0
	SLT #270, <0
	CMP @-127, 100
	CMP -12, <90
	CMP 1, <1
	SLT #270, <0
	ADD 210, 60
	CMP 300, 90
	JMN -301, #-20
	SLT 702, 0
	DAT #0, <-9
	DAT #0, <-9
	CMP #22, @100
	SPL <300, 90
	CMP @-127, 100
	SPL 0, <-9
	SLT 30, 9
	SPL 0, <-9
	SUB -207, <-120
	SPL 0, <-9
	CMP #72, @200
	SUB -207, <-120
	SPL 130, 9
	SUB @-127, 100
	SPL 130, 9
	SUB @-127, 100
	SLT #0, -80
	CMP #0, -880
	SPL 0, -880
	SPL -12, @90
	JMN 0, <-9
	DAT <270, #0
	SUB 702, 0
	SUB @-127, 100
	ADD #270, <1
	ADD #270, <1
	SUB @-127, 100
	SPL <127, -106
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP 300, 90
	CMP #72, @200
	CMP #72, @200
	MOV @90, @2
	CMP 912, <10
	MOV -1, <-20
