#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Oct  5 07:41:44 2017
# Process ID: 4156
# Current directory: /home/A01577421/Desktop/ECE2700/Lab4
# Command line: vivado
# Log file: /home/A01577421/Desktop/ECE2700/Lab4/vivado.log
# Journal file: /home/A01577421/Desktop/ECE2700/Lab4/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/A01577421/Desktop/ECE2700/Lab4/project_1 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new
close [ open /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF_dataflow.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF_dataflow.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/Latch_dataflow.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/Latch_dataflow.v
update_compile_order -fileset sources_1
file mkdir /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sim_1/new/latchTest.v w ]
add_files -fileset sim_1 /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sim_1/new/latchTest.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source latchTest.tcl
add_bp {/home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF_dataflow.v} 30
remove_bps -file {/home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF_dataflow.v} -line 30
close_sim
launch_simulation
source latchTest.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sim_1/new/DFF.v w ]
add_files -fileset sim_1 /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sim_1/new/DFF.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sim_1/new/dlatch.v w ]
add_files -fileset sim_1 /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sim_1/new/dlatch.v
update_compile_order -fileset sim_1
remove_files -fileset sim_1 /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sim_1/new/dlatch.v
remove_files -fileset sim_1 /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sim_1/new/DFF.v
close [ open /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v
update_compile_order -fileset sources_1
close [ open /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sim_1/new/DFFTest.v w ]
add_files -fileset sim_1 /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sim_1/new/DFFTest.v
update_compile_order -fileset sim_1
close_sim
launch_simulation
source latchTest.tcl
file mkdir /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/constrs_1
file mkdir /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/constrs_1/new
close [ open /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/constrs_1/new/DFFConstraints.xdc w ]
add_files -fileset constrs_1 /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/constrs_1/new/DFFConstraints.xdc
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DFF [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
source latchTest.tcl
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.runs/impl_1/DFF.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.runs/impl_1/DFF.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.runs/impl_1/DFF.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property source_mgmt_mode All [current_project]
close [ open /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -after /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v /home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dlatch [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DFF [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dlatch [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab4/project_1/project_1.runs/impl_1/dlatch.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_sim
