

================================================================
== Vitis HLS Report for 'face_detect'
================================================================
* Date:           Fri Dec 13 10:51:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |      427|  3283584075|  4.270 us|  32.836 sec|  428|  3283584076|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+------------+-------------------+-----------+-----------+------+----------+
        |          |   Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |     max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +----------+---------+------------+-------------------+-----------+-----------+------+----------+
        |- L1      |   930847|  3283583647|  77570 ~ 273631970|          -|          -|    12|        no|
        +----------+---------+------------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 45 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 44 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 3 
44 --> 46 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%spectopmodule_ln2781 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [face_detect.cpp:2781]   --->   Operation 47 'spectopmodule' 'spectopmodule_ln2781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inData, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inData"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_x, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_x"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_y, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_y"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_w, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_w"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_h, void @empty_8, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_h"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_size"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_size, void @empty, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%result_x_Scale = alloca i64 1"   --->   Operation 60 'alloca' 'result_x_Scale' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%result_y_Scale = alloca i64 1"   --->   Operation 61 'alloca' 'result_y_Scale' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%result_w_Scale = alloca i64 1"   --->   Operation 62 'alloca' 'result_w_Scale' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%result_h_Scale = alloca i64 1"   --->   Operation 63 'alloca' 'result_h_Scale' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%IMG1_data = alloca i64 1" [face_detect.cpp:2826]   --->   Operation 64 'alloca' 'IMG1_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%counter_load = load i32 %counter" [face_detect.cpp:2804]   --->   Operation 65 'load' 'counter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln2804 = trunc i32 %counter_load" [face_detect.cpp:2804]   --->   Operation 66 'trunc' 'trunc_ln2804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln2804_1 = trunc i32 %counter_load" [face_detect.cpp:2804]   --->   Operation 67 'trunc' 'trunc_ln2804_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.85ns)   --->   "%icmp_ln2804 = icmp_slt  i32 %counter_load, i32 240" [face_detect.cpp:2804]   --->   Operation 68 'icmp' 'icmp_ln2804' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln2804 = br i1 %icmp_ln2804, void %if.end23, void %VITIS_LOOP_2805_1" [face_detect.cpp:2804]   --->   Operation 69 'br' 'br_ln2804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln2804_1, i8 0" [face_detect.cpp:2806]   --->   Operation 70 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln2804)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln2804, i6 0" [face_detect.cpp:2806]   --->   Operation 71 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln2804)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.79ns)   --->   "%add_ln2806 = add i17 %tmp_10, i17 %tmp_11" [face_detect.cpp:2806]   --->   Operation 72 'add' 'add_ln2806' <Predicate = (icmp_ln2804)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln2806 = call void @face_detect_Pipeline_VITIS_LOOP_2805_1, i17 %add_ln2806, i8 %inData, i8 %Data" [face_detect.cpp:2806]   --->   Operation 73 'call' 'call_ln2806' <Predicate = (icmp_ln2804)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln2806 = call void @face_detect_Pipeline_VITIS_LOOP_2805_1, i17 %add_ln2806, i8 %inData, i8 %Data" [face_detect.cpp:2806]   --->   Operation 74 'call' 'call_ln2806' <Predicate = (icmp_ln2804)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 75 [1/1] (0.88ns)   --->   "%add_ln2808 = add i32 %counter_load, i32 1" [face_detect.cpp:2808]   --->   Operation 75 'add' 'add_ln2808' <Predicate = (icmp_ln2804)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.85ns)   --->   "%icmp_ln2809 = icmp_slt  i32 %add_ln2808, i32 240" [face_detect.cpp:2809]   --->   Operation 76 'icmp' 'icmp_ln2809' <Predicate = (icmp_ln2804)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln2809 = br i1 %icmp_ln2809, void %if.end23, void %for.inc20.preheader" [face_detect.cpp:2809]   --->   Operation 77 'br' 'br_ln2809' <Predicate = (icmp_ln2804)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%factor = alloca i32 1"   --->   Operation 78 'alloca' 'factor' <Predicate = (!icmp_ln2809) | (!icmp_ln2804)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%res_size_Scale_1 = alloca i32 1"   --->   Operation 79 'alloca' 'res_size_Scale_1' <Predicate = (!icmp_ln2809) | (!icmp_ln2804)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln2838 = store i32 0, i32 %res_size_Scale_1" [face_detect.cpp:2838]   --->   Operation 80 'store' 'store_ln2838' <Predicate = (!icmp_ln2809) | (!icmp_ln2804)> <Delay = 0.38>
ST_2 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln2838 = store i32 1.2, i32 %factor" [face_detect.cpp:2838]   --->   Operation 81 'store' 'store_ln2838' <Predicate = (!icmp_ln2809) | (!icmp_ln2804)> <Delay = 0.38>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln2838 = br void %while.cond" [face_detect.cpp:2838]   --->   Operation 82 'br' 'br_ln2838' <Predicate = (!icmp_ln2809) | (!icmp_ln2804)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln0 = call void @face_detect_Pipeline_VITIS_LOOP_2810_2, i32 %result_x, i32 %result_y, i32 %result_w, i32 %result_h"   --->   Operation 83 'call' 'call_ln0' <Predicate = (icmp_ln2804 & icmp_ln2809)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.06>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%factor_2 = load i32 %factor" [face_detect.cpp:2869]   --->   Operation 84 'load' 'factor_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [6/6] (7.06ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 85 'fdiv' 'dc_2' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [6/6] (7.06ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 86 'fdiv' 'dc_3' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.06>
ST_4 : Operation 87 [5/6] (7.06ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 87 'fdiv' 'dc_2' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [5/6] (7.06ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 88 'fdiv' 'dc_3' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 89 [4/6] (7.06ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 89 'fdiv' 'dc_2' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [4/6] (7.06ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 90 'fdiv' 'dc_3' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 91 [3/6] (7.06ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 91 'fdiv' 'dc_2' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [3/6] (7.06ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 92 'fdiv' 'dc_3' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.06>
ST_7 : Operation 93 [2/6] (7.06ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 93 'fdiv' 'dc_2' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [2/6] (7.06ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 94 'fdiv' 'dc_3' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 95 [1/6] (7.06ns)   --->   "%dc_2 = fdiv i32 320, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 95 'fdiv' 'dc_2' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/6] (7.06ns)   --->   "%dc_3 = fdiv i32 240, i32 %factor_2" [face_detect.cpp:2838]   --->   Operation 96 'fdiv' 'dc_3' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.87>
ST_9 : Operation 97 [1/1] (6.87ns)   --->   "%tmp_s = fcmp_ogt  i32 %dc_2, i32 25" [face_detect.cpp:2838]   --->   Operation 97 'fcmp' 'tmp_s' <Predicate = true> <Delay = 6.87> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 6.87> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (6.87ns)   --->   "%tmp_13 = fcmp_ogt  i32 %dc_3, i32 25" [face_detect.cpp:2838]   --->   Operation 98 'fcmp' 'tmp_13' <Predicate = true> <Delay = 6.87> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 6.87> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.90>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%res_size_Scale_1_load = load i32 %res_size_Scale_1"   --->   Operation 99 'load' 'res_size_Scale_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [face_detect.cpp:2838]   --->   Operation 100 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30" [face_detect.cpp:2838]   --->   Operation 101 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_6 = trunc i32 %data_V_2" [face_detect.cpp:2838]   --->   Operation 102 'trunc' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.58ns)   --->   "%icmp_ln2838 = icmp_ne  i8 %tmp, i8 255" [face_detect.cpp:2838]   --->   Operation 103 'icmp' 'icmp_ln2838' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.75ns)   --->   "%icmp_ln2838_1 = icmp_eq  i23 %p_Result_6, i23 0" [face_detect.cpp:2838]   --->   Operation 104 'icmp' 'icmp_ln2838_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln2838)   --->   "%or_ln2838 = or i1 %icmp_ln2838_1, i1 %icmp_ln2838" [face_detect.cpp:2838]   --->   Operation 105 'or' 'or_ln2838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln2838)   --->   "%and_ln2838_1 = and i1 %or_ln2838, i1 %tmp_s" [face_detect.cpp:2838]   --->   Operation 106 'and' 'and_ln2838_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_3" [face_detect.cpp:2838]   --->   Operation 107 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30" [face_detect.cpp:2838]   --->   Operation 108 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_8 = trunc i32 %data_V_3" [face_detect.cpp:2838]   --->   Operation 109 'trunc' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.58ns)   --->   "%icmp_ln2838_2 = icmp_ne  i8 %tmp_12, i8 255" [face_detect.cpp:2838]   --->   Operation 110 'icmp' 'icmp_ln2838_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.75ns)   --->   "%icmp_ln2838_3 = icmp_eq  i23 %p_Result_8, i23 0" [face_detect.cpp:2838]   --->   Operation 111 'icmp' 'icmp_ln2838_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln2838)   --->   "%or_ln2838_1 = or i1 %icmp_ln2838_3, i1 %icmp_ln2838_2" [face_detect.cpp:2838]   --->   Operation 112 'or' 'or_ln2838_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln2838)   --->   "%and_ln2838_2 = and i1 %or_ln2838_1, i1 %tmp_13" [face_detect.cpp:2838]   --->   Operation 113 'and' 'and_ln2838_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln2838 = and i1 %and_ln2838_1, i1 %and_ln2838_2" [face_detect.cpp:2838]   --->   Operation 114 'and' 'and_ln2838' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln2838 = br i1 %and_ln2838, void %for.inc69.preheader, void %while.body" [face_detect.cpp:2838]   --->   Operation 116 'br' 'br_ln2838' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 117 'bitselect' 'p_Result_5' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%xs_exp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 118 'partselect' 'xs_exp_V_2' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_6, i1 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 119 'bitconcatenate' 'mantissa_2' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 120 'zext' 'zext_ln15_2' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 121 'zext' 'zext_ln346' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 122 'add' 'add_ln346' <Predicate = (and_ln2838)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 123 'bitselect' 'isNeg_2' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.70ns)   --->   "%sub_ln1512_2 = sub i8 127, i8 %xs_exp_V_2"   --->   Operation 124 'sub' 'sub_ln1512_2' <Predicate = (and_ln2838)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i8 %sub_ln1512_2"   --->   Operation 125 'sext' 'sext_ln1512_2' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.30ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_2, i9 %add_ln346"   --->   Operation 126 'select' 'ush_2' <Predicate = (and_ln2838)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i9 %ush_2"   --->   Operation 127 'sext' 'sext_ln1488_2' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %sext_ln1488_2"   --->   Operation 128 'zext' 'zext_ln1488_3' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_16 = lshr i79 %zext_ln15_2, i79 %zext_ln1488_3"   --->   Operation 129 'lshr' 'r_V_16' <Predicate = (and_ln2838)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_17 = shl i79 %zext_ln15_2, i79 %zext_ln1488_3"   --->   Operation 130 'shl' 'r_V_17' <Predicate = (and_ln2838)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_16, i32 24"   --->   Operation 131 'bitselect' 'tmp_22' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818 = zext i1 %tmp_22"   --->   Operation 132 'zext' 'zext_ln818' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_17, i32 24, i32 55"   --->   Operation 133 'partselect' 'tmp_16' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (1.05ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln818, i32 %tmp_16"   --->   Operation 134 'select' 'val_2' <Predicate = (and_ln2838)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 135 'bitselect' 'p_Result_7' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%xs_exp_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 136 'partselect' 'xs_exp_V_3' <Predicate = (and_ln2838)> <Delay = 0.00>
ST_10 : Operation 137 [31/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 137 'sdiv' 'sdiv_ln3379' <Predicate = (and_ln2838)> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [2/2] (4.90ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [face_detect.cpp:2869]   --->   Operation 138 'fmul' 'factor_1' <Predicate = (and_ln2838)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln0 = call void @face_detect_Pipeline_VITIS_LOOP_2872_3, i32 %result_x_Scale, i32 %result_x, i32 %result_y_Scale, i32 %result_y, i32 %result_w_Scale, i32 %result_w, i32 %result_h_Scale, i32 %result_h"   --->   Operation 139 'call' 'call_ln0' <Predicate = (!and_ln2838)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.28>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_8, i1 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 140 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i25 %mantissa_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 141 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 142 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 143 'add' 'add_ln346_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 144 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.70ns)   --->   "%sub_ln1512_3 = sub i8 127, i8 %xs_exp_V_3"   --->   Operation 145 'sub' 'sub_ln1512_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1512_3 = sext i8 %sub_ln1512_3"   --->   Operation 146 'sext' 'sext_ln1512_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.30ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1512_3, i9 %add_ln346_1"   --->   Operation 147 'select' 'ush_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1488_3 = sext i9 %ush_3"   --->   Operation 148 'sext' 'sext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1488_4 = zext i32 %sext_ln1488_3"   --->   Operation 149 'zext' 'zext_ln1488_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_18 = lshr i79 %zext_ln15_3, i79 %zext_ln1488_4"   --->   Operation 150 'lshr' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_19 = shl i79 %zext_ln15_3, i79 %zext_ln1488_4"   --->   Operation 151 'shl' 'r_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_18, i32 24"   --->   Operation 152 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln818_2 = zext i1 %tmp_26"   --->   Operation 153 'zext' 'zext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_19, i32 24, i32 55"   --->   Operation 154 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (1.05ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i32 %zext_ln818_2, i32 %tmp_17"   --->   Operation 155 'select' 'val_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 156 [30/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 156 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [30/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 157 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/2] (4.90ns)   --->   "%factor_1 = fmul i32 %factor_2, i32 1.2" [face_detect.cpp:2869]   --->   Operation 158 'fmul' 'factor_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.38ns)   --->   "%store_ln2838 = store i32 %factor_1, i32 %factor" [face_detect.cpp:2838]   --->   Operation 159 'store' 'store_ln2838' <Predicate = true> <Delay = 0.38>

State 12 <SV = 11> <Delay = 1.17>
ST_12 : Operation 160 [29/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 160 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [29/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 161 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.17>
ST_13 : Operation 162 [28/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 162 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [28/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 163 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.17>
ST_14 : Operation 164 [27/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 164 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [27/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 165 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.17>
ST_15 : Operation 166 [26/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 166 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [26/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 167 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.17>
ST_16 : Operation 168 [25/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 168 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [25/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 169 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.17>
ST_17 : Operation 170 [24/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 170 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [24/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 171 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.17>
ST_18 : Operation 172 [23/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 172 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [23/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 173 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.17>
ST_19 : Operation 174 [22/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 174 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [22/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 175 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.17>
ST_20 : Operation 176 [21/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 176 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [21/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 177 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.17>
ST_21 : Operation 178 [20/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 178 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 179 [20/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 179 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.17>
ST_22 : Operation 180 [19/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 180 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 181 [19/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 181 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.17>
ST_23 : Operation 182 [18/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 182 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [18/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 183 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.17>
ST_24 : Operation 184 [17/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 184 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 185 [17/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 185 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.17>
ST_25 : Operation 186 [16/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 186 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [16/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 187 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.17>
ST_26 : Operation 188 [15/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 188 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 189 [15/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 189 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.17>
ST_27 : Operation 190 [14/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 190 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 191 [14/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 191 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.17>
ST_28 : Operation 192 [13/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 192 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 193 [13/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 193 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.17>
ST_29 : Operation 194 [12/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 194 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [12/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 195 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.17>
ST_30 : Operation 196 [11/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 196 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 197 [11/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 197 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.17>
ST_31 : Operation 198 [10/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 198 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 199 [10/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 199 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.17>
ST_32 : Operation 200 [9/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 200 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 201 [9/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 201 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.17>
ST_33 : Operation 202 [8/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 202 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 203 [8/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 203 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.17>
ST_34 : Operation 204 [7/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 204 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 205 [7/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 205 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.90>
ST_35 : Operation 206 [2/2] (4.90ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [face_detect.cpp:2842]   --->   Operation 206 'fmul' 'value_assign' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 207 [6/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 207 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 208 [6/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 208 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.90>
ST_36 : Operation 209 [1/2] (4.90ns)   --->   "%value_assign = fmul i32 %factor_2, i32 24" [face_detect.cpp:2842]   --->   Operation 209 'fmul' 'value_assign' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 210 [5/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 210 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 211 [5/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 211 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.87>
ST_37 : Operation 212 [1/1] (6.87ns)   --->   "%tmp_15 = fcmp_oge  i32 %value_assign, i32 0" [face_detect.cpp:2774]   --->   Operation 212 'fcmp' 'tmp_15' <Predicate = true> <Delay = 6.87> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 6.87> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 213 [4/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 213 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 214 [4/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 214 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.41>
ST_38 : Operation 215 [1/1] (6.41ns)   --->   "%conv_i = fpext i32 %value_assign" [face_detect.cpp:2774]   --->   Operation 215 'fpext' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln2774 = bitcast i32 %value_assign" [face_detect.cpp:2774]   --->   Operation 216 'bitcast' 'bitcast_ln2774' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln2774, i32 23, i32 30" [face_detect.cpp:2774]   --->   Operation 217 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln2774 = trunc i32 %bitcast_ln2774" [face_detect.cpp:2774]   --->   Operation 218 'trunc' 'trunc_ln2774' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 219 [1/1] (0.58ns)   --->   "%icmp_ln2774 = icmp_ne  i8 %tmp_14, i8 255" [face_detect.cpp:2774]   --->   Operation 219 'icmp' 'icmp_ln2774' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 220 [1/1] (0.75ns)   --->   "%icmp_ln2774_4 = icmp_eq  i23 %trunc_ln2774, i23 0" [face_detect.cpp:2774]   --->   Operation 220 'icmp' 'icmp_ln2774_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln2774)   --->   "%or_ln2774 = or i1 %icmp_ln2774_4, i1 %icmp_ln2774" [face_detect.cpp:2774]   --->   Operation 221 'or' 'or_ln2774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln2774)   --->   "%and_ln2774 = and i1 %or_ln2774, i1 %tmp_15" [face_detect.cpp:2774]   --->   Operation 222 'and' 'and_ln2774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 223 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln2774 = select i1 %and_ln2774, i64 0.5, i64 -0.5" [face_detect.cpp:2774]   --->   Operation 223 'select' 'select_ln2774' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 224 [3/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 224 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 225 [3/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 225 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.08>
ST_39 : Operation 226 [3/3] (7.08ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln2774" [face_detect.cpp:2774]   --->   Operation 226 'dadd' 'dc' <Predicate = true> <Delay = 7.08> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 227 [2/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 227 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 228 [2/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 228 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.08>
ST_40 : Operation 229 [2/3] (7.08ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln2774" [face_detect.cpp:2774]   --->   Operation 229 'dadd' 'dc' <Predicate = true> <Delay = 7.08> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 230 [1/1] (0.88ns)   --->   "%result_V_13 = sub i32 0, i32 %val_2"   --->   Operation 230 'sub' 'result_V_13' <Predicate = (p_Result_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 231 [1/1] (0.22ns)   --->   "%result_V_20 = select i1 %p_Result_5, i32 %result_V_13, i32 %val_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 231 'select' 'result_V_20' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 232 [1/1] (0.88ns)   --->   "%result_V_17 = sub i32 0, i32 %val_3"   --->   Operation 232 'sub' 'result_V_17' <Predicate = (p_Result_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 233 [1/1] (0.22ns)   --->   "%result_V_21 = select i1 %p_Result_7, i32 %result_V_17, i32 %val_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 233 'select' 'result_V_21' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 234 [1/31] (1.17ns)   --->   "%sdiv_ln3379 = sdiv i32 20971520, i32 %val_2" [face_detect.cpp:3379]   --->   Operation 234 'sdiv' 'sdiv_ln3379' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 30> <II = 26> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln3379 = trunc i26 %sdiv_ln3379" [face_detect.cpp:3379]   --->   Operation 235 'trunc' 'trunc_ln3379' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln3379 = sext i26 %trunc_ln3379" [face_detect.cpp:3379]   --->   Operation 236 'sext' 'sext_ln3379' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 237 [1/1] (0.84ns)   --->   "%sub_ln3379 = sub i27 0, i27 %sext_ln3379" [face_detect.cpp:3379]   --->   Operation 237 'sub' 'sub_ln3379' <Predicate = (p_Result_5)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node x_ratio)   --->   "%select_ln3379 = select i1 %p_Result_5, i27 %sub_ln3379, i27 %sext_ln3379" [face_detect.cpp:3379]   --->   Operation 238 'select' 'select_ln3379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 239 [1/1] (0.85ns) (out node of the LUT)   --->   "%x_ratio = add i27 %select_ln3379, i27 1" [face_detect.cpp:3379]   --->   Operation 239 'add' 'x_ratio' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 240 [1/30] (1.17ns)   --->   "%sdiv_ln3380 = sdiv i32 15728640, i32 %val_3" [face_detect.cpp:3380]   --->   Operation 240 'sdiv' 'sdiv_ln3380' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 29> <II = 24> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln3380 = trunc i24 %sdiv_ln3380" [face_detect.cpp:3380]   --->   Operation 241 'trunc' 'trunc_ln3380' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 242 [1/1] (0.83ns)   --->   "%sub_ln3380 = sub i24 0, i24 %trunc_ln3380" [face_detect.cpp:3380]   --->   Operation 242 'sub' 'sub_ln3380' <Predicate = (p_Result_7)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node y_ratio)   --->   "%select_ln3380 = select i1 %p_Result_7, i24 %sub_ln3380, i24 %trunc_ln3380" [face_detect.cpp:3380]   --->   Operation 243 'select' 'select_ln3380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 244 [1/1] (0.83ns) (out node of the LUT)   --->   "%y_ratio = add i24 %select_ln3380, i24 1" [face_detect.cpp:3380]   --->   Operation 244 'add' 'y_ratio' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 245 [2/2] (0.00ns)   --->   "%call_ln59 = call void @face_detect_Pipeline_imageScalerL1_imageScalerL1_1, i32 %result_V_21, i24 %y_ratio, i8 %IMG1_data, i32 %result_V_20, i27 %x_ratio, i8 %Data" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 245 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.08>
ST_41 : Operation 246 [1/3] (7.08ns)   --->   "%dc = dadd i64 %conv_i, i64 %select_ln2774" [face_detect.cpp:2774]   --->   Operation 246 'dadd' 'dc' <Predicate = true> <Delay = 7.08> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 247 [1/2] (0.00ns)   --->   "%call_ln59 = call void @face_detect_Pipeline_imageScalerL1_imageScalerL1_1, i32 %result_V_21, i24 %y_ratio, i8 %IMG1_data, i32 %result_V_20, i27 %x_ratio, i8 %Data" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 247 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 4.14>
ST_42 : Operation 248 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 248 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 249 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 249 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_4 = trunc i64 %data_V"   --->   Operation 250 'trunc' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 251 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_4, i1 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 251 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 252 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 253 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 254 [1/1] (0.73ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 254 'add' 'add_ln515' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 255 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 255 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 256 [1/1] (0.73ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %xs_exp_V"   --->   Operation 256 'sub' 'sub_ln1512' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 257 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 258 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %add_ln515"   --->   Operation 258 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 259 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 260 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 261 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_15 = shl i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 262 'shl' 'r_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 263 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818_3 = zext i1 %tmp_27"   --->   Operation 264 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_15, i32 53, i32 84"   --->   Operation 265 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 266 [1/1] (1.12ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818_3, i32 %tmp_28"   --->   Operation 266 'select' 'val' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 267 [1/1] (0.88ns)   --->   "%result_V = sub i32 0, i32 %val"   --->   Operation 267 'sub' 'result_V' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 268 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 268 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 269 [1/1] (0.22ns)   --->   "%result_V_19 = select i1 %p_Result_s, i32 %result_V, i32 %val" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 269 'select' 'result_V_19' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 270 [2/2] (0.88ns)   --->   "%res_size_Scale = call i32 @processImage, i32 %factor_2, i32 %result_V_21, i32 %result_V_20, i32 %result_x_Scale, i32 %result_y_Scale, i32 %result_w_Scale, i32 %result_h_Scale, i32 %res_size_Scale_1_load, i8 %IMG1_data, i32 %result_V_19, i8 %stages_array, i14 %alpha2_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i14 %weights_array2, i5 %bank_mapping, i5 %offset_mapping, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i14 %alpha1_array, i12 %stages_thresh_array" [face_detect.cpp:2858]   --->   Operation 270 'call' 'res_size_Scale' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.38>
ST_43 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln2842 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [face_detect.cpp:2842]   --->   Operation 271 'specloopname' 'specloopname_ln2842' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 272 [1/2] (0.00ns)   --->   "%res_size_Scale = call i32 @processImage, i32 %factor_2, i32 %result_V_21, i32 %result_V_20, i32 %result_x_Scale, i32 %result_y_Scale, i32 %result_w_Scale, i32 %result_h_Scale, i32 %res_size_Scale_1_load, i8 %IMG1_data, i32 %result_V_19, i8 %stages_array, i14 %alpha2_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i14 %weights_array2, i5 %bank_mapping, i5 %offset_mapping, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i14 %alpha1_array, i12 %stages_thresh_array" [face_detect.cpp:2858]   --->   Operation 272 'call' 'res_size_Scale' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 273 [1/1] (0.38ns)   --->   "%store_ln2838 = store i32 %res_size_Scale, i32 %res_size_Scale_1" [face_detect.cpp:2838]   --->   Operation 273 'store' 'store_ln2838' <Predicate = true> <Delay = 0.38>
ST_43 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln2838 = br void %while.cond" [face_detect.cpp:2838]   --->   Operation 274 'br' 'br_ln2838' <Predicate = true> <Delay = 0.00>

State 44 <SV = 10> <Delay = 0.38>
ST_44 : Operation 275 [1/2] (0.00ns)   --->   "%call_ln0 = call void @face_detect_Pipeline_VITIS_LOOP_2872_3, i32 %result_x_Scale, i32 %result_x, i32 %result_y_Scale, i32 %result_y, i32 %result_w_Scale, i32 %result_w, i32 %result_h_Scale, i32 %result_h"   --->   Operation 275 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 276 [1/1] (0.38ns)   --->   "%br_ln0 = br void %mergeST9"   --->   Operation 276 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 45 <SV = 2> <Delay = 0.38>
ST_45 : Operation 277 [1/2] (0.00ns)   --->   "%call_ln0 = call void @face_detect_Pipeline_VITIS_LOOP_2810_2, i32 %result_x, i32 %result_y, i32 %result_w, i32 %result_h"   --->   Operation 277 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 278 [1/1] (0.38ns)   --->   "%br_ln0 = br void %mergeST9"   --->   Operation 278 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 46 <SV = 11> <Delay = 0.00>
ST_46 : Operation 279 [1/1] (0.00ns)   --->   "%counter_new_0 = phi i32 0, void %for.inc69.preheader, i32 %add_ln2808, void %for.inc20.preheader" [face_detect.cpp:2808]   --->   Operation 279 'phi' 'counter_new_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 280 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %res_size_Scale_1_load, void %for.inc69.preheader, i32 0, void %for.inc20.preheader"   --->   Operation 280 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 281 [1/1] (0.00ns)   --->   "%write_ln2822 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_size, i32 %storemerge" [face_detect.cpp:2822]   --->   Operation 281 'write' 'write_ln2822' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln2808 = store i32 %counter_new_0, i32 %counter" [face_detect.cpp:2808]   --->   Operation 282 'store' 'store_ln2808' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 283 [1/1] (0.00ns)   --->   "%ret_ln2879 = ret" [face_detect.cpp:2879]   --->   Operation 283 'ret' 'ret_ln2879' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.859ns
The critical path consists of the following:
	'load' operation ('counter_load', face_detect.cpp:2804) on static variable 'counter' [49]  (0 ns)
	'icmp' operation ('icmp_ln2804', face_detect.cpp:2804) [52]  (0.859 ns)

 <State 2>: 2.13ns
The critical path consists of the following:
	'add' operation ('add_ln2808', face_detect.cpp:2808) [59]  (0.88 ns)
	'icmp' operation ('icmp_ln2809', face_detect.cpp:2809) [60]  (0.859 ns)
	blocking operation 0.387 ns on control path)

 <State 3>: 7.07ns
The critical path consists of the following:
	'load' operation ('factor', face_detect.cpp:2869) on local variable 'factor' [69]  (0 ns)
	'fdiv' operation ('x', face_detect.cpp:2838) [71]  (7.07 ns)

 <State 4>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect.cpp:2838) [71]  (7.07 ns)

 <State 5>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect.cpp:2838) [71]  (7.07 ns)

 <State 6>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect.cpp:2838) [71]  (7.07 ns)

 <State 7>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect.cpp:2838) [71]  (7.07 ns)

 <State 8>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect.cpp:2838) [71]  (7.07 ns)

 <State 9>: 6.87ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', face_detect.cpp:2838) [78]  (6.87 ns)

 <State 10>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('factor', face_detect.cpp:2869) [181]  (4.9 ns)

 <State 11>: 5.29ns
The critical path consists of the following:
	'fmul' operation ('factor', face_detect.cpp:2869) [181]  (4.9 ns)
	'store' operation ('store_ln2838', face_detect.cpp:2838) of variable 'factor', face_detect.cpp:2869 on local variable 'factor' [183]  (0.387 ns)

 <State 12>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 13>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 14>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 15>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 16>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 17>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 18>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 19>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 20>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 21>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 22>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 23>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 24>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 25>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 26>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 27>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 28>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 29>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 30>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 31>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 32>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 33>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 34>: 1.18ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln3379', face_detect.cpp:3379) [161]  (1.18 ns)

 <State 35>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('value', face_detect.cpp:2842) [94]  (4.9 ns)

 <State 36>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('value', face_detect.cpp:2842) [94]  (4.9 ns)

 <State 37>: 6.87ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', face_detect.cpp:2774) [102]  (6.87 ns)

 <State 38>: 6.42ns
The critical path consists of the following:
	'fpext' operation ('conv_i', face_detect.cpp:2774) [95]  (6.42 ns)

 <State 39>: 7.09ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect.cpp:2774) [105]  (7.09 ns)

 <State 40>: 7.09ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect.cpp:2774) [105]  (7.09 ns)

 <State 41>: 7.09ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect.cpp:2774) [105]  (7.09 ns)

 <State 42>: 4.15ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512') [114]  (0.735 ns)
	'select' operation ('ush') [116]  (0.299 ns)
	'lshr' operation ('r.V') [119]  (0 ns)
	'select' operation ('val') [176]  (1.13 ns)
	'sub' operation ('result_V') [177]  (0.88 ns)
	'select' operation ('result_V_19', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [179]  (0.227 ns)
	'call' operation ('res_size_Scale', face_detect.cpp:2858) to 'processImage' [180]  (0.88 ns)

 <State 43>: 0.387ns
The critical path consists of the following:
	'call' operation ('res_size_Scale', face_detect.cpp:2858) to 'processImage' [180]  (0 ns)
	'store' operation ('store_ln2838', face_detect.cpp:2838) of variable 'res_size_Scale', face_detect.cpp:2858 on local variable 'res_size_Scale' [182]  (0.387 ns)

 <State 44>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('counter_new_0', face_detect.cpp:2808) with incoming values : ('add_ln2808', face_detect.cpp:2808) [192]  (0.387 ns)

 <State 45>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('counter_new_0', face_detect.cpp:2808) with incoming values : ('add_ln2808', face_detect.cpp:2808) [192]  (0.387 ns)

 <State 46>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
