
*** Running vivado
    with args -log m1_for_arty_s7_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source m1_for_arty_s7_wrapper.tcl -notrace


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source m1_for_arty_s7_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 435.254 ; gain = 53.234
Command: link_design -top m1_for_arty_s7_wrapper -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 497 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_0_0_1/m1_for_arty_s7_axi_gpio_0_0_board.xdc] for cell 'm1_for_arty_s7_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_0_0_1/m1_for_arty_s7_axi_gpio_0_0_board.xdc] for cell 'm1_for_arty_s7_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_0_0_1/m1_for_arty_s7_axi_gpio_0_0.xdc] for cell 'm1_for_arty_s7_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_0_0_1/m1_for_arty_s7_axi_gpio_0_0.xdc] for cell 'm1_for_arty_s7_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_1_0_1/m1_for_arty_s7_axi_gpio_1_0_board.xdc] for cell 'm1_for_arty_s7_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_1_0_1/m1_for_arty_s7_axi_gpio_1_0_board.xdc] for cell 'm1_for_arty_s7_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_1_0_1/m1_for_arty_s7_axi_gpio_1_0.xdc] for cell 'm1_for_arty_s7_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_1_0_1/m1_for_arty_s7_axi_gpio_1_0.xdc] for cell 'm1_for_arty_s7_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_0_1/m1_for_arty_s7_axi_quad_spi_0_0_board.xdc] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_0_1/m1_for_arty_s7_axi_quad_spi_0_0_board.xdc] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_0_1/m1_for_arty_s7_axi_quad_spi_0_0.xdc] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_0_1/m1_for_arty_s7_axi_quad_spi_0_0.xdc] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_uartlite_0_0_1/m1_for_arty_s7_axi_uartlite_0_0_board.xdc] for cell 'm1_for_arty_s7_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_uartlite_0_0_1/m1_for_arty_s7_axi_uartlite_0_0_board.xdc] for cell 'm1_for_arty_s7_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_uartlite_0_0_1/m1_for_arty_s7_axi_uartlite_0_0.xdc] for cell 'm1_for_arty_s7_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_uartlite_0_0_1/m1_for_arty_s7_axi_uartlite_0_0.xdc] for cell 'm1_for_arty_s7_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_CORTEXM1_AXI_0_0_1/m1_for_arty_s7_CORTEXM1_AXI_0_0.xdc] for cell 'm1_for_arty_s7_i/CORTEXM1_AXI_0/inst'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_CORTEXM1_AXI_0_0_1/m1_for_arty_s7_CORTEXM1_AXI_0_0.xdc] for cell 'm1_for_arty_s7_i/CORTEXM1_AXI_0/inst'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_clk_wiz_0_0_1/m1_for_arty_s7_clk_wiz_0_0_board.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_clk_wiz_0_0_1/m1_for_arty_s7_clk_wiz_0_0_board.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_clk_wiz_0_0_1/m1_for_arty_s7_clk_wiz_0_0.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_clk_wiz_0_0_1/m1_for_arty_s7_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_clk_wiz_0_0_1/m1_for_arty_s7_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.859 ; gain = 454.246
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_clk_wiz_0_0_1/m1_for_arty_s7_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_clk_wiz_0_0_1/m1_for_arty_s7_clk_wiz_0_0.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_proc_sys_reset_DAPLink_0_1/m1_for_arty_s7_proc_sys_reset_DAPLink_0_board.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_proc_sys_reset_DAPLink_0_1/m1_for_arty_s7_proc_sys_reset_DAPLink_0_board.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_proc_sys_reset_DAPLink_0_1/m1_for_arty_s7_proc_sys_reset_DAPLink_0.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_proc_sys_reset_DAPLink_0_1/m1_for_arty_s7_proc_sys_reset_DAPLink_0.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_proc_sys_reset_base_0_1/m1_for_arty_s7_proc_sys_reset_base_0_board.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_proc_sys_reset_base_0_1/m1_for_arty_s7_proc_sys_reset_base_0_board.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_proc_sys_reset_base_0_1/m1_for_arty_s7_proc_sys_reset_base_0.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_proc_sys_reset_base_0_1/m1_for_arty_s7_proc_sys_reset_base_0.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_0_1_1/m1_for_arty_s7_axi_gpio_0_1_board.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_0_1_1/m1_for_arty_s7_axi_gpio_0_1_board.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_0_1_1/m1_for_arty_s7_axi_gpio_0_1.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_gpio_0_1_1/m1_for_arty_s7_axi_gpio_0_1.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_1_1/m1_for_arty_s7_axi_quad_spi_0_1_board.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_1_1/m1_for_arty_s7_axi_quad_spi_0_1_board.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_1_1/m1_for_arty_s7_axi_quad_spi_0_1.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_1_1/m1_for_arty_s7_axi_quad_spi_0_1.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_single_spi_0_0_1/m1_for_arty_s7_axi_single_spi_0_0_board.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_single_spi_0_0_1/m1_for_arty_s7_axi_single_spi_0_0_board.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_single_spi_0_0_1/m1_for_arty_s7_axi_single_spi_0_0.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_single_spi_0_0_1/m1_for_arty_s7_axi_single_spi_0_0.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_xip_quad_spi_0_0_1/m1_for_arty_s7_axi_xip_quad_spi_0_0_board.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_xip_quad_spi_0_0_1/m1_for_arty_s7_axi_xip_quad_spi_0_0_board.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_xip_quad_spi_0_0_1/m1_for_arty_s7_axi_xip_quad_spi_0_0.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_xip_quad_spi_0_0_1/m1_for_arty_s7_axi_xip_quad_spi_0_0.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0'
Parsing XDC File [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'slow_out_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc:138]
Finished Parsing XDC File [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc]
Parsing XDC File [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7_impl.xdc]
Finished Parsing XDC File [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7_impl.xdc]
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_0_1/m1_for_arty_s7_axi_quad_spi_0_0_clocks.xdc] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_0_1/m1_for_arty_s7_axi_quad_spi_0_0_clocks.xdc] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_clk_wiz_0_0_1/m1_for_arty_s7_clk_wiz_0_0_late.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_clk_wiz_0_0_1/m1_for_arty_s7_clk_wiz_0_0_late.xdc] for cell 'm1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_1_1/m1_for_arty_s7_axi_quad_spi_0_1_clocks.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_quad_spi_0_1_1/m1_for_arty_s7_axi_quad_spi_0_1_clocks.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_single_spi_0_0_1/m1_for_arty_s7_axi_single_spi_0_0_clocks.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_single_spi_0_0_1/m1_for_arty_s7_axi_single_spi_0_0_clocks.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0'
Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_xip_quad_spi_0_0_1/m1_for_arty_s7_axi_xip_quad_spi_0_0_clocks.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/block_diagram/ip/m1_for_arty_s7_axi_xip_quad_spi_0_0_1/m1_for_arty_s7_axi_xip_quad_spi_0_0_clocks.xdc] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'm1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-4642] Detected two FFs (1. m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG, and 2. m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG) with both IOB=TRUE that are driven by m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF. Skipping shape updating caused by IOB property change. 
WARNING: [Constraints 18-4642] Detected two FFs (1. m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG, and 2. m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG) with both IOB=TRUE that are driven by m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF. Skipping shape updating caused by IOB property change. 
WARNING: [Constraints 18-4642] Detected two FFs (1. m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG, and 2. m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG) with both IOB=TRUE that are driven by m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF. Skipping shape updating caused by IOB property change. 
WARNING: [Constraints 18-4642] Detected two FFs (1. m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG, and 2. m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG) with both IOB=TRUE that are driven by m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF. Skipping shape updating caused by IOB property change. 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

21 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1343.160 ; gain = 907.906
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[9] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 11 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1343.160 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'slow_out_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc:138]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d8cae3fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1343.160 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16b05d36c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1343.160 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 16ae2bebb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1343.160 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 605 cells and removed 2806 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13d0b4562

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1343.160 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5152 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13d0b4562

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1343.160 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14fca5268

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1343.160 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14fca5268

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1343.160 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1343.160 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14fca5268

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1343.160 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'slow_out_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc:138]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.291 | TNS=-1.092 |
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 18 Total Ports: 54
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 18173a801

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1633.957 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18173a801

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.957 ; gain = 290.797

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'slow_out_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc:138]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1825037e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1633.957 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1825037e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1633.957 ; gain = 290.797
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/m1_for_arty_s7/m1_for_arty_s7.runs/impl_1/m1_for_arty_s7_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file m1_for_arty_s7_wrapper_drc_opted.rpt -pb m1_for_arty_a7_wrapper_drc_opted.pb -rpx m1_for_arty_a7_wrapper_drc_opted.rpx
Command: report_drc -file m1_for_arty_s7_wrapper_drc_opted.rpt -pb m1_for_arty_a7_wrapper_drc_opted.pb -rpx m1_for_arty_a7_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/m1_for_arty_s7/m1_for_arty_s7.runs/impl_1/m1_for_arty_s7_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/au_a_use_pc_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/au_b_use_pc_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/bcc_first_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/biu_write_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/branch_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cond_ex_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cond_ex_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cond_ex_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cond_ex_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/dreq_rd_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/first_ex_phase_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/first_pop_pc_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/force_c_in_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/use_c_flag_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/use_imm_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DAPLink_tri_o[9] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 32 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1633.957 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 121a081aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'slow_out_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc:138]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'slow_out_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc:138]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	DAPLink_tri_o_IBUF[15]_inst (IBUF.O) is locked to IOB_X0Y14
	DAPLink_tri_o_IBUF_BUFG[15]_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: df6a3fd8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d1f7da01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d1f7da01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.957 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d1f7da01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 186a12b36

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1633.957 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ff5840b0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1633.957 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e8a2245e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e8a2245e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17088a983

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 104458b61

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15d9be9fd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15d9be9fd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1bfac5cef

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 89eb6afa

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12daff679

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 106697b0e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 15c43ba8e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 1633.957 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15c43ba8e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'slow_out_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc:138]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19416fcb1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19416fcb1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.587. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12fe2d2b3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:55 . Memory (MB): peak = 1633.957 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12fe2d2b3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:55 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12fe2d2b3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:55 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12fe2d2b3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:55 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13bb4bc5d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 1633.957 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13bb4bc5d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 1633.957 ; gain = 0.000
Ending Placer Task | Checksum: e21f620e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/m1_for_arty_s7/m1_for_arty_s7.runs/impl_1/m1_for_arty_s7_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file m1_for_arty_s7_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file m1_for_arty_s7_wrapper_utilization_placed.rpt -pb m1_for_arty_a7_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file m1_for_arty_s7_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1633.957 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	DAPLink_tri_o_IBUF[15]_inst (IBUF.O) is locked to IOB_X0Y14
	DAPLink_tri_o_IBUF_BUFG[15]_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 92f65ee2 ConstDB: 0 ShapeSum: 4f29032c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 41b6f7f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1633.957 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9fb1174 NumContArr: 37bbe682 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 41b6f7f6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 41b6f7f6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 41b6f7f6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1633.957 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fbceec5a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.365  | TNS=0.000  | WHS=-4.534 | THS=-253.257|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 16ba4cca6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.365  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 15af97ecb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1633.957 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 162afc486

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12d83ffb8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2704
 Number of Nodes with overlaps = 673
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.113  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10297f36f

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.113  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b2812197

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1633.957 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1b2812197

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b2812197

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b2812197

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1633.957 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1b2812197

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d33beb36

Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.113  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1401d0b59

Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 1633.957 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1401d0b59

Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.75612 %
  Global Horizontal Routing Utilization  = 5.82132 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1401d0b59

Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1401d0b59

Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 192108e14

Time (s): cpu = 00:01:36 ; elapsed = 00:01:07 . Memory (MB): peak = 1633.957 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.113  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 192108e14

Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 1633.957 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:10 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/m1_for_arty_s7/m1_for_arty_s7.runs/impl_1/m1_for_arty_s7_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file m1_for_arty_s7_wrapper_drc_routed.rpt -pb m1_for_arty_a7_wrapper_drc_routed.pb -rpx m1_for_arty_a7_wrapper_drc_routed.rpx
Command: report_drc -file m1_for_arty_s7_wrapper_drc_routed.rpt -pb m1_for_arty_a7_wrapper_drc_routed.pb -rpx m1_for_arty_a7_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/m1_for_arty_s7/m1_for_arty_s7.runs/impl_1/m1_for_arty_s7_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file m1_for_arty_s7_wrapper_methodology_drc_routed.rpt -pb m1_for_arty_a7_wrapper_methodology_drc_routed.pb -rpx m1_for_arty_a7_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file m1_for_arty_s7_wrapper_methodology_drc_routed.rpt -pb m1_for_arty_a7_wrapper_methodology_drc_routed.pb -rpx m1_for_arty_a7_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'slow_out_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc:138]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'slow_out_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc:138]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/m1_for_arty_s7/m1_for_arty_s7.runs/impl_1/m1_for_arty_s7_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file m1_for_arty_s7_wrapper_power_routed.rpt -pb m1_for_arty_a7_wrapper_power_summary_routed.pb -rpx m1_for_arty_a7_wrapper_power_routed.rpx
Command: report_power -file m1_for_arty_s7_wrapper_power_routed.rpt -pb m1_for_arty_a7_wrapper_power_summary_routed.pb -rpx m1_for_arty_a7_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'slow_out_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Gregory/AT472-BU-98000-r0p1-00rel0/hardware/m1_for_arty_s7/constraints/m1_for_arty_s7.xdc:138]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
110 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1653.977 ; gain = 20.020
INFO: [runtcl-4] Executing : report_route_status -file m1_for_arty_s7_wrapper_route_status.rpt -pb m1_for_arty_a7_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file m1_for_arty_s7_wrapper_timing_summary_routed.rpt -pb m1_for_arty_a7_wrapper_timing_summary_routed.pb -rpx m1_for_arty_a7_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file m1_for_arty_s7_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file m1_for_arty_s7_wrapper_clock_utilization_routed.rpt
INFO: [Memdata 28-208] The XPM instance: <m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst> is part of IP: <m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst> is part of IP: <m1_for_arty_s7_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <m1_for_arty_s7_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <m1_for_arty_s7_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force m1_for_arty_s7_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer qspi_flash_ss_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/nxt_mult_out0 input m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/nxt_mult_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/nxt_mult_out0 input m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/nxt_mult_out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/nxt_mult_out0__0 input m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/nxt_mult_out0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/nxt_mult_out0__0 input m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/nxt_mult_out0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/nxt_mult_out0__1 input m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/nxt_mult_out0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/au_a_use_pc_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/au_b_use_pc_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/bcc_first_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/biu_write_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/branch_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cond_ex_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cond_ex_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cond_ex_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/cond_ex_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/dreq_rd_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/first_ex_phase_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/first_pop_pc_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/force_c_in_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/use_c_flag_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0 has an input control pin m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[14] (net: m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[12]) which is driven by a register (m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/use_imm_ex_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 27 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./m1_for_arty_s7_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2078.473 ; gain = 422.469
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 14:33:17 2022...
