Receiver Assembly Code:
![receiver1](https://github.com/UmutDeniz26/PicoBlaze_SPI_Communication_inFPGA-VHDL/assets/76654674/a26f4959-77a7-45b4-bb3c-7d2709912092)
![receiver2](https://github.com/UmutDeniz26/PicoBlaze_SPI_Communication_inFPGA-VHDL/assets/76654674/40e584be-8a07-4459-bf89-91a4218b6bd4)
![receiver3](https://github.com/UmutDeniz26/PicoBlaze_SPI_Communication_inFPGA-VHDL/assets/76654674/6af24ce2-18e7-49c0-929f-2f69cbab17ca)

Receiver Flowchart:
![receiverFlowchart](https://github.com/UmutDeniz26/PicoBlaze_SPI_Communication_inFPGA-VHDL/assets/76654674/f9897194-55ae-43a2-af71-867a604d58c3)

Transmitter Assembly Code:
![transmitter1](https://github.com/UmutDeniz26/PicoBlaze_SPI_Communication_inFPGA-VHDL/assets/76654674/35db7be6-7e49-46d2-b6fb-783c16288fcd)
![transmitter2](https://github.com/UmutDeniz26/PicoBlaze_SPI_Communication_inFPGA-VHDL/assets/76654674/4d0e987e-2d90-4b5f-922a-4ce0ec7f67cb)

Transmitter Flowchart:
![transmitterFlowchart](https://github.com/UmutDeniz26/PicoBlaze_SPI_Communication_inFPGA-VHDL/assets/76654674/0e0b5367-82d2-41a0-bcd5-5410a794e64f)

#Description:
This repository provides VHDL code for implementing SPI communication using PicoBlaze soft processor in an FPGA environment. Also the project includes both receiver and transmitter modules, each accompanied by their respective assembly code.

#How to Use:
Clone the repository to your local machine.
Open the project in your preferred FPGA development environment(Xilinix ISE Design Suite).
Customize the PicoBlaze assembly code or make any necessary adjustments based on your project requirements.
Synthesize and implement the design on your FPGA board.

# Project Materials

## FPGA Board:
The project utilizes the Spartan-3E Starter Board as the FPGA platform. This board provides a versatile environment for digital design and implementation.

## Soft Processor:
PicoBlaze3, a lightweight and customizable soft processor developed by Xilinx, is employed in this project. PicoBlaze3 is known for its simplicity and efficiency, making it suitable for various FPGA applications.

## Development Environment:
The code is designed to be compatible with Xilinx ISE Design Suit 14.7.
