Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb  1 14:20:46 2018
| Host         : ENB222-PC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file STORM_SoC_basic_timing_summary_routed.rpt -rpx STORM_SoC_basic_timing_summary_routed.rpx -warn_on_violation
| Design       : STORM_SoC_basic
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GP_UART_0/LoadA_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GP_UART_0/Uart_RxUnit/RRegL_reg/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: PWM_CONTROLLER_0/CLK_DIV_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.429        0.000                      0                12229        0.029        0.000                      0                12229        3.750        0.000                       0                  4127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.429        0.000                      0                12195        0.029        0.000                      0                12195        3.750        0.000                       0                  4127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.824        0.000                      0                   34        0.503        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/I_CACHE_INST/DAT_BUF_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 0.419ns (4.835%)  route 8.246ns (95.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        8.246    13.820    STORM_TOP_INST/I_CACHE_INST/SAVE_RST
    SLICE_X56Y0          FDRE                                         r  STORM_TOP_INST/I_CACHE_INST/DAT_BUF_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.454    14.795    STORM_TOP_INST/I_CACHE_INST/CLK_I_IBUF_BUFG
    SLICE_X56Y0          FDRE                                         r  STORM_TOP_INST/I_CACHE_INST/DAT_BUF_reg[27]/C
                         clock pessimism              0.188    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X56Y0          FDRE (Setup_fdre_C_R)       -0.699    14.249    STORM_TOP_INST/I_CACHE_INST/DAT_BUF_reg[27]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/I_CACHE_INST/DAT_BUF_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 0.419ns (4.835%)  route 8.246ns (95.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        8.246    13.820    STORM_TOP_INST/I_CACHE_INST/SAVE_RST
    SLICE_X57Y0          FDRE                                         r  STORM_TOP_INST/I_CACHE_INST/DAT_BUF_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.454    14.795    STORM_TOP_INST/I_CACHE_INST/CLK_I_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  STORM_TOP_INST/I_CACHE_INST/DAT_BUF_reg[30]/C
                         clock pessimism              0.188    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X57Y0          FDRE (Setup_fdre_C_R)       -0.604    14.344    STORM_TOP_INST/I_CACHE_INST/DAT_BUF_reg[30]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 7.127ns (76.602%)  route 2.177ns (23.398%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.653     5.174    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/CLK_I_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.380 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.382    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.900 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__1/P[0]
                         net (fo=2, routed)           0.788    11.687    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__1_n_105
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124    11.811 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry_i_3/O
                         net (fo=1, routed)           0.000    11.811    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.344 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry/CO[3]
                         net (fo=1, routed)           0.000    12.344    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.461 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.461    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.784 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry__1/O[1]
                         net (fo=1, routed)           1.387    14.172    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__2[25]
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.306    14.478 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/OP_B[25]_i_1/O
                         net (fo=1, routed)           0.000    14.478    STORM_TOP_INST/PROCESSOR_CORE/Operator/MS_CTRL_reg[16][25]
    SLICE_X38Y10         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.443    14.784    STORM_TOP_INST/PROCESSOR_CORE/Operator/CLK_I_IBUF_BUFG
    SLICE_X38Y10         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[25]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X38Y10         FDRE (Setup_fdre_C_D)        0.079    15.088    STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 7.038ns (75.913%)  route 2.233ns (24.087%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.653     5.174    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/CLK_I_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.380 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.382    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.900 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__1/P[0]
                         net (fo=2, routed)           0.788    11.687    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__1_n_105
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124    11.811 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry_i_3/O
                         net (fo=1, routed)           0.000    11.811    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.344 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry/CO[3]
                         net (fo=1, routed)           0.000    12.344    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.461 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.461    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.700 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry__1/O[2]
                         net (fo=1, routed)           1.443    14.144    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__2[26]
    SLICE_X38Y11         LUT5 (Prop_lut5_I0_O)        0.301    14.445 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/OP_B[26]_i_1/O
                         net (fo=1, routed)           0.000    14.445    STORM_TOP_INST/PROCESSOR_CORE/Operator/MS_CTRL_reg[16][26]
    SLICE_X38Y11         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.442    14.783    STORM_TOP_INST/PROCESSOR_CORE/Operator/CLK_I_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[26]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X38Y11         FDRE (Setup_fdre_C_D)        0.081    15.089    STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[26]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 VECTOR_INTERRUPT_CONTROLLER/IRQ_STATUS_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VECTOR_INTERRUPT_CONTROLLER/ISR_ADR_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 2.239ns (24.121%)  route 7.043ns (75.879%))
  Logic Levels:           9  (LUT3=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.544     5.065    VECTOR_INTERRUPT_CONTROLLER/CLK_I_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/IRQ_STATUS_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  VECTOR_INTERRUPT_CONTROLLER/IRQ_STATUS_reg[31]/Q
                         net (fo=20, routed)          1.615     7.136    VECTOR_INTERRUPT_CONTROLLER/IRQ_STATUS_reg[31]_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.260 r  VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_56/O
                         net (fo=1, routed)           0.000     7.260    VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_56_n_0
    SLICE_X44Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     7.477 r  VECTOR_INTERRUPT_CONTROLLER/IRQ_ID_reg[2]_i_26/O
                         net (fo=2, routed)           0.677     8.154    VECTOR_INTERRUPT_CONTROLLER/IRQ_ID_reg[2]_i_26_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.299     8.453 r  VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[3]_i_25/O
                         net (fo=2, routed)           0.726     9.179    VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[3]_i_25_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124     9.303 r  VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[3]_i_9/O
                         net (fo=1, routed)           0.574     9.877    VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[3]_i_9_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.001 f  VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[3]_i_3/O
                         net (fo=17, routed)          0.221    10.222    VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[3]_i_3_n_0
    SLICE_X44Y76         LUT3 (Prop_lut3_I2_O)        0.124    10.346 f  VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_6/O
                         net (fo=53, routed)          0.975    11.321    VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_6_n_0
    SLICE_X43Y70         LUT3 (Prop_lut3_I2_O)        0.119    11.440 r  VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_2/O
                         net (fo=26, routed)          0.834    12.275    VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_2_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.326    12.601 f  VECTOR_INTERRUPT_CONTROLLER/ISR_ADR[27]_i_4/O
                         net (fo=6, routed)           1.420    14.021    VECTOR_INTERRUPT_CONTROLLER/ISR_ADR[27]_i_4_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.326    14.347 r  VECTOR_INTERRUPT_CONTROLLER/ISR_ADR[20]_i_1/O
                         net (fo=1, routed)           0.000    14.347    VECTOR_INTERRUPT_CONTROLLER/p_1_in__0[20]
    SLICE_X43Y77         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/ISR_ADR_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.423    14.764    VECTOR_INTERRUPT_CONTROLLER/CLK_I_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/ISR_ADR_reg[20]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)        0.029    15.016    VECTOR_INTERRUPT_CONTROLLER/ISR_ADR_reg[20]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 VECTOR_INTERRUPT_CONTROLLER/IRQ_STATUS_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VECTOR_INTERRUPT_CONTROLLER/ISR_ADR_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 2.429ns (26.145%)  route 6.862ns (73.855%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.536     5.057    VECTOR_INTERRUPT_CONTROLLER/CLK_I_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/IRQ_STATUS_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.513 f  VECTOR_INTERRUPT_CONTROLLER/IRQ_STATUS_reg[19]/Q
                         net (fo=20, routed)          1.627     7.140    VECTOR_INTERRUPT_CONTROLLER/IRQ_STATUS_reg_n_0_[19]
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.264 f  VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_45/O
                         net (fo=1, routed)           0.000     7.264    VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_45_n_0
    SLICE_X47Y79         MUXF7 (Prop_muxf7_I0_O)      0.212     7.476 f  VECTOR_INTERRUPT_CONTROLLER/IRQ_ID_reg[2]_i_19/O
                         net (fo=2, routed)           0.737     8.213    VECTOR_INTERRUPT_CONTROLLER/IRQ_ID_reg[2]_i_19_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.299     8.512 r  VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_7/O
                         net (fo=73, routed)          1.217     9.729    VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_7_n_0
    SLICE_X42Y75         LUT4 (Prop_lut4_I1_O)        0.146     9.875 f  VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_3/O
                         net (fo=18, routed)          0.556    10.431    VECTOR_INTERRUPT_CONTROLLER/IRQ_ID[2]_i_3_n_0
    SLICE_X42Y75         LUT5 (Prop_lut5_I2_O)        0.357    10.788 f  VECTOR_INTERRUPT_CONTROLLER/ISR_ADR[0]_i_10/O
                         net (fo=7, routed)           1.083    11.871    VECTOR_INTERRUPT_CONTROLLER/ISR_ADR[0]_i_10_n_0
    SLICE_X42Y69         LUT3 (Prop_lut3_I1_O)        0.356    12.227 r  VECTOR_INTERRUPT_CONTROLLER/ISR_ADR[17]_i_8/O
                         net (fo=1, routed)           1.136    13.363    VECTOR_INTERRUPT_CONTROLLER/ISR_ADR[17]_i_8_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I2_O)        0.355    13.718 f  VECTOR_INTERRUPT_CONTROLLER/ISR_ADR[17]_i_4/O
                         net (fo=1, routed)           0.505    14.223    VECTOR_INTERRUPT_CONTROLLER/ISR_ADR[17]_i_4_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.347 r  VECTOR_INTERRUPT_CONTROLLER/ISR_ADR[17]_i_1/O
                         net (fo=1, routed)           0.000    14.347    VECTOR_INTERRUPT_CONTROLLER/p_1_in__0[17]
    SLICE_X40Y71         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/ISR_ADR_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.425    14.766    VECTOR_INTERRUPT_CONTROLLER/CLK_I_IBUF_BUFG
    SLICE_X40Y71         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/ISR_ADR_reg[17]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X40Y71         FDRE (Setup_fdre_C_D)        0.029    15.018    VECTOR_INTERRUPT_CONTROLLER/ISR_ADR_reg[17]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_CMSR_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_PC_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 1.676ns (19.268%)  route 7.022ns (80.732%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.558     5.079    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_CMSR_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_CMSR_reg[31]/Q
                         net (fo=4, routed)           1.014     6.549    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/Q[21]
    SLICE_X52Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.673 r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MEM_CTRL[0]_i_6/O
                         net (fo=1, routed)           0.567     7.241    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/MCR_CMSR_reg[28]_1
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.365 f  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/MEM_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.590     7.955    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/MEM_CTRL[0]_i_4_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.079 f  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/MEM_CTRL[0]_i_2/O
                         net (fo=21, routed)          0.990     9.068    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/EX1_CTRL[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.192 f  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/BP_REG[31]_i_7/O
                         net (fo=38, routed)          1.181    10.373    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/Operand_Fetch_Unit/ALU_C_MATCH
    SLICE_X47Y12         LUT3 (Prop_lut3_I2_O)        0.150    10.523 f  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/DEC_CTRL_FF[45]_i_8/O
                         net (fo=1, routed)           0.433    10.957    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/Operand_Fetch_Unit/ALU_MATCH
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.326    11.283 f  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/DEC_CTRL_FF[45]_i_3/O
                         net (fo=6, routed)           0.607    11.890    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/HALT_BUS[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.124    12.014 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/PC_DELAY_BUF[0][31]_i_1/O
                         net (fo=65, routed)          0.764    12.778    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/PC_DELAY_BUF_reg[0][31][0]
    SLICE_X48Y16         LUT4 (Prop_lut4_I1_O)        0.124    12.902 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/MCR_PC[19]_i_1/O
                         net (fo=15, routed)          0.876    13.778    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/SYS_RST_O_reg
    SLICE_X46Y19         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_PC_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.437    14.778    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_PC_reg[15]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y19         FDRE (Setup_fdre_C_R)       -0.524    14.479    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_PC_reg[15]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_CMSR_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 2.699ns (30.556%)  route 6.134ns (69.444%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT6=4)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.562     5.083    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X44Y14         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_CMSR_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_CMSR_reg[29]/Q
                         net (fo=8, routed)           1.031     6.570    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/MCR_CMSR_reg[31]_1[19]
    SLICE_X40Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.694 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE[13][3]_i_11/O
                         net (fo=1, routed)           0.701     7.395    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE[13][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.051 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[13][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[13][3]_i_2_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[13][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[13][7]_i_2_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.279 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[13][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.279    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[13][11]_i_2_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[13][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.393    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[13][15]_i_4_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[6][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.507    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[6][19]_i_2_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[6][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.621    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[6][23]_i_2_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.843 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE_reg[6][27]_i_2/O[0]
                         net (fo=2, routed)           0.444     9.287    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/ADR_BUFFER_reg[27][0]
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.299     9.586 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/CP_REG_FILE[6][24]_i_1/O
                         net (fo=9, routed)           1.176    10.762    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/EX_ADR_OUT[14]
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.886 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/DATA_BUFFER[24]_i_1/O
                         net (fo=4, routed)           1.184    12.070    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/DATA_BUFFER_reg[31][24]
    SLICE_X41Y20         LUT4 (Prop_lut4_I3_O)        0.124    12.194 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/OP_B_REG[24]_i_3/O
                         net (fo=1, routed)           0.780    12.974    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/OP_B_REG[24]_i_3_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.098 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/OP_B_REG[24]_i_1/O
                         net (fo=2, routed)           0.818    13.916    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/D[24]
    DSP48_X1Y8           DSP48E1                                      r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.530    14.871    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/CLK_I_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP/CLK
                         clock pessimism              0.260    15.131    
                         clock uncertainty           -0.035    15.095    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    14.645    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -13.916    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 7.237ns (79.294%)  route 1.890ns (20.706%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.653     5.174    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/CLK_I_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.380 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.382    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__0_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.900 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__1/P[0]
                         net (fo=2, routed)           0.788    11.687    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__1_n_105
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124    11.811 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry_i_3/O
                         net (fo=1, routed)           0.000    11.811    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry_i_3_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.344 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry/CO[3]
                         net (fo=1, routed)           0.000    12.344    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.461 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.461    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.578 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.578    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry__1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.893 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP_carry__2/O[3]
                         net (fo=1, routed)           1.100    13.994    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/TEMP__2[31]
    SLICE_X39Y11         LUT5 (Prop_lut5_I0_O)        0.307    14.301 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/Multiplicator/OP_B[31]_i_1/O
                         net (fo=1, routed)           0.000    14.301    STORM_TOP_INST/PROCESSOR_CORE/Operator/MS_CTRL_reg[16][31]
    SLICE_X39Y11         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.442    14.783    STORM_TOP_INST/PROCESSOR_CORE/Operator/CLK_I_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[31]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)        0.031    15.039    STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_B_reg[31]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_CMSR_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_PC_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 1.676ns (19.364%)  route 6.979ns (80.636%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.558     5.079    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_CMSR_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_CMSR_reg[31]/Q
                         net (fo=4, routed)           1.014     6.549    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/Q[21]
    SLICE_X52Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.673 r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MEM_CTRL[0]_i_6/O
                         net (fo=1, routed)           0.567     7.241    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/MCR_CMSR_reg[28]_1
    SLICE_X52Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.365 f  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/MEM_CTRL[0]_i_4/O
                         net (fo=1, routed)           0.590     7.955    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/MEM_CTRL[0]_i_4_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.079 f  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/MEM_CTRL[0]_i_2/O
                         net (fo=21, routed)          0.990     9.068    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/EX1_CTRL[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.192 f  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/BP_REG[31]_i_7/O
                         net (fo=38, routed)          1.181    10.373    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/Operand_Fetch_Unit/ALU_C_MATCH
    SLICE_X47Y12         LUT3 (Prop_lut3_I2_O)        0.150    10.523 f  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/DEC_CTRL_FF[45]_i_8/O
                         net (fo=1, routed)           0.433    10.957    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/Operand_Fetch_Unit/ALU_MATCH
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.326    11.283 f  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/DEC_CTRL_FF[45]_i_3/O
                         net (fo=6, routed)           0.607    11.890    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/HALT_BUS[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.124    12.014 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/PC_DELAY_BUF[0][31]_i_1/O
                         net (fo=65, routed)          0.764    12.778    STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/PC_DELAY_BUF_reg[0][31][0]
    SLICE_X48Y16         LUT4 (Prop_lut4_I1_O)        0.124    12.902 r  STORM_TOP_INST/PROCESSOR_CORE/Operation_Flow_Control/MCR_PC[19]_i_1/O
                         net (fo=15, routed)          0.833    13.735    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/SYS_RST_O_reg
    SLICE_X46Y18         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_PC_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.438    14.779    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_PC_reg[11]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X46Y18         FDRE (Setup_fdre_C_R)       -0.524    14.480    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/MCR_PC_reg[11]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  0.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.816%)  route 0.222ns (61.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.558     1.441    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/CLK_I_IBUF_BUFG
    SLICE_X31Y16         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[20]/Q
                         net (fo=1, routed)           0.222     1.804    STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_REG_reg[31][20]
    SLICE_X37Y16         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.825     1.952    STORM_TOP_INST/PROCESSOR_CORE/Operator/CLK_I_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[20]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.072     1.775    STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.394%)  route 0.226ns (61.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.558     1.441    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/CLK_I_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[5]/Q
                         net (fo=1, routed)           0.226     1.808    STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_REG_reg[31][5]
    SLICE_X42Y12         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.829     1.956    STORM_TOP_INST/PROCESSOR_CORE/Operator/CLK_I_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[5]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.052     1.759    STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.743%)  route 0.243ns (63.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.556     1.439    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/CLK_I_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[18]/Q
                         net (fo=1, routed)           0.243     1.823    STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_REG_reg[31][18]
    SLICE_X42Y14         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.828     1.955    STORM_TOP_INST/PROCESSOR_CORE/Operator/CLK_I_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[18]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.059     1.765    STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.084%)  route 0.273ns (65.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.551     1.434    STORM_TOP_INST/PROCESSOR_CORE/Multishifter/CLK_I_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  STORM_TOP_INST/PROCESSOR_CORE/Multishifter/OP_A_REG_reg[16]/Q
                         net (fo=1, routed)           0.273     1.848    STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_REG_reg[31][16]
    SLICE_X39Y15         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.826     1.953    STORM_TOP_INST/PROCESSOR_CORE/Operator/CLK_I_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[16]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X39Y15         FDRE (Hold_fdre_C_D)         0.070     1.774    STORM_TOP_INST/PROCESSOR_CORE/Operator/OP_A_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.626%)  route 0.278ns (66.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.553     1.436    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1][30]/Q
                         net (fo=1, routed)           0.278     1.855    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1]_48[30]
    SLICE_X32Y22         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.819     1.946    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2][30]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.075     1.772    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2][30]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 VECTOR_INTERRUPT_CONTROLLER/INT_ENABLE_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VECTOR_INTERRUPT_CONTROLLER/FIQ_STATUS_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.163%)  route 0.234ns (52.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.549     1.432    VECTOR_INTERRUPT_CONTROLLER/CLK_I_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/INT_ENABLE_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  VECTOR_INTERRUPT_CONTROLLER/INT_ENABLE_reg[28]/Q
                         net (fo=4, routed)           0.234     1.830    VECTOR_INTERRUPT_CONTROLLER/IRQ_STATUS_reg[31]_1[28]
    SLICE_X37Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.875 r  VECTOR_INTERRUPT_CONTROLLER/FIQ_STATUS[28]_i_1/O
                         net (fo=1, routed)           0.000     1.875    VECTOR_INTERRUPT_CONTROLLER/FIQ_STATUS[28]_i_1_n_0
    SLICE_X37Y73         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/FIQ_STATUS_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.814     1.942    VECTOR_INTERRUPT_CONTROLLER/CLK_I_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/FIQ_STATUS_reg[28]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X37Y73         FDRE (Hold_fdre_C_D)         0.091     1.784    VECTOR_INTERRUPT_CONTROLLER/FIQ_STATUS_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.555     1.438    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[0][10]/Q
                         net (fo=5, routed)           0.289     1.868    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1][31]_0[10]
    SLICE_X33Y12         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.828     1.955    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1][10]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X33Y12         FDRE (Hold_fdre_C_D)         0.070     1.776    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2][27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[3][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.383%)  route 0.281ns (66.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.554     1.437    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2][27]/Q
                         net (fo=1, routed)           0.281     1.859    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2]_49[27]
    SLICE_X35Y22         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.818     1.945    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[3][27]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.071     1.767    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[3][27]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 VECTOR_INTERRUPT_CONTROLLER/SWI_ENABLE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VECTOR_INTERRUPT_CONTROLLER/INT_RAW_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.330%)  route 0.242ns (53.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.555     1.438    VECTOR_INTERRUPT_CONTROLLER/CLK_I_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/SWI_ENABLE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  VECTOR_INTERRUPT_CONTROLLER/SWI_ENABLE_reg[7]/Q
                         net (fo=3, routed)           0.242     1.844    VECTOR_INTERRUPT_CONTROLLER/INT_RAW_reg[31]_0[7]
    SLICE_X32Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.889 r  VECTOR_INTERRUPT_CONTROLLER/INT_RAW[7]_i_1/O
                         net (fo=1, routed)           0.000     1.889    VECTOR_INTERRUPT_CONTROLLER/INT_RAW[7]_i_1_n_0
    SLICE_X32Y69         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/INT_RAW_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.819     1.947    VECTOR_INTERRUPT_CONTROLLER/CLK_I_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  VECTOR_INTERRUPT_CONTROLLER/INT_RAW_reg[7]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.091     1.789    VECTOR_INTERRUPT_CONTROLLER/INT_RAW_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.590%)  route 0.292ns (67.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.556     1.439    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1][6]/Q
                         net (fo=1, routed)           0.292     1.872    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[1]_48[6]
    SLICE_X33Y20         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.821     1.948    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/CLK_I_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2][6]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.071     1.770    STORM_TOP_INST/PROCESSOR_CORE/Machine_Control_System/PC_DELAY_BUF_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   BOOT_MEMORY/WB_DATA_INT_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   INTERNAL_SRAM_MEMORY/MEM_FILE_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  BOOT_MEMORY/WB_DATA_INT_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   INTERNAL_SRAM_MEMORY/MEM_FILE_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   INTERNAL_SRAM_MEMORY/MEM_FILE_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   INTERNAL_SRAM_MEMORY/MEM_FILE_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   INTERNAL_SRAM_MEMORY/MEM_FILE_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  INTERNAL_SRAM_MEMORY/MEM_FILE_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0   STORM_TOP_INST/I_CACHE_INST/CACHE_MEM_HH_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  INTERNAL_SRAM_MEMORY/MEM_FILE_reg_4/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r3_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r3_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r3_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r3_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r3_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r3_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r3_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y24  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r3_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y22  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y22  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y16  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21  STORM_TOP_INST/PROCESSOR_CORE/Register_File/REG_FILE_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_RxUnit/DataO_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 0.419ns (5.636%)  route 7.015ns (94.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        7.015    12.588    GP_UART_0/Uart_RxUnit/SAVE_RST
    SLICE_X58Y58         FDCE                                         f  GP_UART_0/Uart_RxUnit/DataO_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.507    14.848    GP_UART_0/Uart_RxUnit/CLK_I_IBUF_BUFG
    SLICE_X58Y58         FDCE                                         r  GP_UART_0/Uart_RxUnit/DataO_reg[0]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X58Y58         FDCE (Recov_fdce_C_CLR)     -0.580    14.412    GP_UART_0/Uart_RxUnit/DataO_reg[0]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_RxUnit/RReg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.419ns (5.640%)  route 7.011ns (94.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        7.011    12.584    GP_UART_0/Uart_RxUnit/SAVE_RST
    SLICE_X59Y58         FDCE                                         f  GP_UART_0/Uart_RxUnit/RReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.507    14.848    GP_UART_0/Uart_RxUnit/CLK_I_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  GP_UART_0/Uart_RxUnit/RReg_reg[0]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X59Y58         FDCE (Recov_fdce_C_CLR)     -0.580    14.412    GP_UART_0/Uart_RxUnit/RReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.584    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_RxUnit/BitPos_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 0.419ns (5.718%)  route 6.908ns (94.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        6.908    12.482    GP_UART_0/Uart_RxUnit/SAVE_RST
    SLICE_X61Y57         FDCE                                         f  GP_UART_0/Uart_RxUnit/BitPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.507    14.848    GP_UART_0/Uart_RxUnit/CLK_I_IBUF_BUFG
    SLICE_X61Y57         FDCE                                         r  GP_UART_0/Uart_RxUnit/BitPos_reg[0]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.580    14.412    GP_UART_0/Uart_RxUnit/BitPos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_RxUnit/BitPos_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 0.419ns (5.718%)  route 6.908ns (94.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        6.908    12.482    GP_UART_0/Uart_RxUnit/SAVE_RST
    SLICE_X61Y57         FDCE                                         f  GP_UART_0/Uart_RxUnit/BitPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.507    14.848    GP_UART_0/Uart_RxUnit/CLK_I_IBUF_BUFG
    SLICE_X61Y57         FDCE                                         r  GP_UART_0/Uart_RxUnit/BitPos_reg[1]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.580    14.412    GP_UART_0/Uart_RxUnit/BitPos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_RxUnit/BitPos_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 0.419ns (5.718%)  route 6.908ns (94.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        6.908    12.482    GP_UART_0/Uart_RxUnit/SAVE_RST
    SLICE_X61Y57         FDCE                                         f  GP_UART_0/Uart_RxUnit/BitPos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.507    14.848    GP_UART_0/Uart_RxUnit/CLK_I_IBUF_BUFG
    SLICE_X61Y57         FDCE                                         r  GP_UART_0/Uart_RxUnit/BitPos_reg[2]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.580    14.412    GP_UART_0/Uart_RxUnit/BitPos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_RxUnit/BitPos_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 0.419ns (5.718%)  route 6.908ns (94.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        6.908    12.482    GP_UART_0/Uart_RxUnit/SAVE_RST
    SLICE_X61Y57         FDCE                                         f  GP_UART_0/Uart_RxUnit/BitPos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.507    14.848    GP_UART_0/Uart_RxUnit/CLK_I_IBUF_BUFG
    SLICE_X61Y57         FDCE                                         r  GP_UART_0/Uart_RxUnit/BitPos_reg[3]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.580    14.412    GP_UART_0/Uart_RxUnit/BitPos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_RxUnit/RReg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 0.419ns (5.754%)  route 6.863ns (94.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        6.863    12.436    GP_UART_0/Uart_RxUnit/SAVE_RST
    SLICE_X58Y57         FDCE                                         f  GP_UART_0/Uart_RxUnit/RReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.507    14.848    GP_UART_0/Uart_RxUnit/CLK_I_IBUF_BUFG
    SLICE_X58Y57         FDCE                                         r  GP_UART_0/Uart_RxUnit/RReg_reg[1]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X58Y57         FDCE (Recov_fdce_C_CLR)     -0.580    14.412    GP_UART_0/Uart_RxUnit/RReg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_RxUnit/RReg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.419ns (5.757%)  route 6.859ns (94.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        6.859    12.432    GP_UART_0/Uart_RxUnit/SAVE_RST
    SLICE_X59Y57         FDCE                                         f  GP_UART_0/Uart_RxUnit/RReg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.507    14.848    GP_UART_0/Uart_RxUnit/CLK_I_IBUF_BUFG
    SLICE_X59Y57         FDCE                                         r  GP_UART_0/Uart_RxUnit/RReg_reg[7]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.580    14.412    GP_UART_0/Uart_RxUnit/RReg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_RxUnit/RReg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 0.419ns (6.010%)  route 6.553ns (93.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        6.553    12.127    GP_UART_0/Uart_RxUnit/SAVE_RST
    SLICE_X61Y56         FDCE                                         f  GP_UART_0/Uart_RxUnit/RReg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.508    14.849    GP_UART_0/Uart_RxUnit/CLK_I_IBUF_BUFG
    SLICE_X61Y56         FDCE                                         r  GP_UART_0/Uart_RxUnit/RReg_reg[4]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y56         FDCE (Recov_fdce_C_CLR)     -0.580    14.413    GP_UART_0/Uart_RxUnit/RReg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_RxUnit/RRegL_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 0.419ns (6.010%)  route 6.553ns (93.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.633     5.154    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.573 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        6.553    12.127    GP_UART_0/Uart_RxUnit/SAVE_RST
    SLICE_X60Y56         FDCE                                         f  GP_UART_0/Uart_RxUnit/RRegL_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        1.508    14.849    GP_UART_0/Uart_RxUnit/CLK_I_IBUF_BUFG
    SLICE_X60Y56         FDCE                                         r  GP_UART_0/Uart_RxUnit/RRegL_reg/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y56         FDCE (Recov_fdce_C_CLR)     -0.494    14.499    GP_UART_0/Uart_RxUnit/RRegL_reg
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  2.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 GP_UART_0/Uart_TxUnit/SyncLoad/R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_TxUnit/SyncLoad/C1S_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.702%)  route 0.260ns (61.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.562     1.445    GP_UART_0/Uart_TxUnit/SyncLoad/CLK_I_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  GP_UART_0/Uart_TxUnit/SyncLoad/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  GP_UART_0/Uart_TxUnit/SyncLoad/R_reg/Q
                         net (fo=2, routed)           0.260     1.869    GP_UART_0/Uart_TxUnit/SyncLoad/R
    SLICE_X51Y61         FDCE                                         f  GP_UART_0/Uart_TxUnit/SyncLoad/C1S_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.832     1.960    GP_UART_0/Uart_TxUnit/SyncLoad/CLK_I_IBUF_BUFG
    SLICE_X51Y61         FDCE                                         r  GP_UART_0/Uart_TxUnit/SyncLoad/C1S_reg/C
                         clock pessimism             -0.502     1.458    
    SLICE_X51Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    GP_UART_0/Uart_TxUnit/SyncLoad/C1S_reg
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_CONTROLLER_0/CLK_DIV_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.128ns (13.029%)  route 0.854ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.591     1.474    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        0.854     2.457    PWM_CONTROLLER_0/SAVE_RST
    SLICE_X34Y46         FDCE                                         f  PWM_CONTROLLER_0/CLK_DIV_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.831     1.958    PWM_CONTROLLER_0/CLK_I_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  PWM_CONTROLLER_0/CLK_DIV_reg[0]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.121     1.359    PWM_CONTROLLER_0/CLK_DIV_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_CONTROLLER_0/CLK_DIV_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.128ns (13.029%)  route 0.854ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.591     1.474    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        0.854     2.457    PWM_CONTROLLER_0/SAVE_RST
    SLICE_X34Y46         FDCE                                         f  PWM_CONTROLLER_0/CLK_DIV_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.831     1.958    PWM_CONTROLLER_0/CLK_I_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  PWM_CONTROLLER_0/CLK_DIV_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.121     1.359    PWM_CONTROLLER_0/CLK_DIV_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_CONTROLLER_0/CLK_DIV_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.128ns (13.029%)  route 0.854ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.591     1.474    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        0.854     2.457    PWM_CONTROLLER_0/SAVE_RST
    SLICE_X34Y46         FDCE                                         f  PWM_CONTROLLER_0/CLK_DIV_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.831     1.958    PWM_CONTROLLER_0/CLK_I_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  PWM_CONTROLLER_0/CLK_DIV_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.121     1.359    PWM_CONTROLLER_0/CLK_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_CONTROLLER_0/CLK_DIV_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.128ns (13.029%)  route 0.854ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.591     1.474    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        0.854     2.457    PWM_CONTROLLER_0/SAVE_RST
    SLICE_X34Y46         FDCE                                         f  PWM_CONTROLLER_0/CLK_DIV_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.831     1.958    PWM_CONTROLLER_0/CLK_I_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  PWM_CONTROLLER_0/CLK_DIV_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.121     1.359    PWM_CONTROLLER_0/CLK_DIV_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_CONTROLLER_0/CLK_DIV_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.128ns (13.029%)  route 0.854ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.591     1.474    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        0.854     2.457    PWM_CONTROLLER_0/SAVE_RST
    SLICE_X34Y46         FDCE                                         f  PWM_CONTROLLER_0/CLK_DIV_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.831     1.958    PWM_CONTROLLER_0/CLK_I_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  PWM_CONTROLLER_0/CLK_DIV_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.121     1.359    PWM_CONTROLLER_0/CLK_DIV_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_CONTROLLER_0/CLK_DIV_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.128ns (13.029%)  route 0.854ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.591     1.474    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        0.854     2.457    PWM_CONTROLLER_0/SAVE_RST
    SLICE_X34Y46         FDCE                                         f  PWM_CONTROLLER_0/CLK_DIV_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.831     1.958    PWM_CONTROLLER_0/CLK_I_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  PWM_CONTROLLER_0/CLK_DIV_reg[5]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.121     1.359    PWM_CONTROLLER_0/CLK_DIV_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_TxUnit/TBufL_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.128ns (8.110%)  route 1.450ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.591     1.474    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        1.450     3.052    GP_UART_0/Uart_TxUnit/SAVE_RST
    SLICE_X49Y60         FDCE                                         f  GP_UART_0/Uart_TxUnit/TBufL_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.831     1.959    GP_UART_0/Uart_TxUnit/CLK_I_IBUF_BUFG
    SLICE_X49Y60         FDCE                                         r  GP_UART_0/Uart_TxUnit/TBufL_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X49Y60         FDCE (Remov_fdce_C_CLR)     -0.146     1.569    GP_UART_0/Uart_TxUnit/TBufL_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_TxUnit/BitPos_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.128ns (8.088%)  route 1.455ns (91.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.591     1.474    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        1.455     3.057    GP_UART_0/Uart_TxUnit/SAVE_RST
    SLICE_X48Y60         FDCE                                         f  GP_UART_0/Uart_TxUnit/BitPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.831     1.959    GP_UART_0/Uart_TxUnit/CLK_I_IBUF_BUFG
    SLICE_X48Y60         FDCE                                         r  GP_UART_0/Uart_TxUnit/BitPos_reg[0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X48Y60         FDCE (Remov_fdce_C_CLR)     -0.146     1.569    GP_UART_0/Uart_TxUnit/BitPos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 SYSCON_RST/SYS_RST_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GP_UART_0/Uart_TxUnit/BitPos_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.128ns (8.088%)  route 1.455ns (91.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.591     1.474    SYSCON_RST/CLK_I_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  SYSCON_RST/SYS_RST_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  SYSCON_RST/SYS_RST_O_reg/Q
                         net (fo=3643, routed)        1.455     3.057    GP_UART_0/Uart_TxUnit/SAVE_RST
    SLICE_X48Y60         FDCE                                         f  GP_UART_0/Uart_TxUnit/BitPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_I_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=4129, routed)        0.831     1.959    GP_UART_0/Uart_TxUnit/CLK_I_IBUF_BUFG
    SLICE_X48Y60         FDCE                                         r  GP_UART_0/Uart_TxUnit/BitPos_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X48Y60         FDCE (Remov_fdce_C_CLR)     -0.146     1.569    GP_UART_0/Uart_TxUnit/BitPos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  1.488    





