
turret_servo_mss_design_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00005308  00000470  60000470  00008470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000528  20000000  60005778  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000210  20000528  60005ca0  00010528  2**2
                  ALLOC
  4 .comment      00000183  00000000  00000000  00010528  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000518  00000000  00000000  000106ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000a15  00000000  00000000  00010bc3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000785a  00000000  00000000  000115d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000e0b  00000000  00000000  00018e32  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00003211  00000000  00000000  00019c3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001748  00000000  00000000  0001ce50  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002a1f  00000000  00000000  0001e598  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001c58  00000000  00000000  00020fb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 0003072a  00000000  00000000  00022c0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  00053339  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 000004e8  00000000  00000000  0005335e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void blueLED(void) {
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299

//Delay function for delaying stuff
void delay(int time) {

	volatile int dC; //delayCounter
	int temp = 0;
   8:	00000309 	.word	0x00000309
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void blueLED(void) {
	uint32_t master_tx_frame_led = start;
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
   c:	0000030b 	.word	0x0000030b
void delay(int time) {

	volatile int dC; //delayCounter
	int temp = 0;

	for ( dC = 0; dC < time; dC++ ){
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
		temp = dC;
  18:	00000311 	.word	0x00000311
	...
	}
}
  2c:	00000313 	.word	0x00000313

void blueLED(void) {
	uint32_t master_tx_frame_led = start;
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
	SPI_configure_master_mode(&g_spi_led);
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  30:	00000315 	.word	0x00000315
    uint32_t tx_size
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( pbuff != ((uint8_t *)0) );
    ASSERT( tx_size > 0U );
  34:	00000000 	.word	0x00000000
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
  38:	00000317 	.word	0x00000317
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( pbuff != ((uint8_t *)0) );
    ASSERT( tx_size > 0U );

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
  3c:	00000319 	.word	0x00000319
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
  48:	0000031f 	.word	0x0000031f

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
  4c:	00000321 	.word	0x00000321
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    }
    return status;
  50:	00000323 	.word	0x00000323
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
  54:	00000325 	.word	0x00000325

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
  58:	00000327 	.word	0x00000327
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
  5c:	00000329 	.word	0x00000329
    {
        this_uart->tx_handler = handler;

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
        this_uart->tx_buff_size = 0U;
  60:	0000032b 	.word	0x0000032b
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
  64:	0000032d 	.word	0x0000032d
    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
        this_uart->tx_buff_size = tx_size;
  68:	00001e95 	.word	0x00001e95
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
                this_uart->status |= status;
  6c:	00001ec1 	.word	0x00001ec1

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
  70:	00002b4d 	.word	0x00002b4d
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
  74:	00002b79 	.word	0x00002b79
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
  78:	00000337 	.word	0x00000337
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
                this_uart->status |= status;
            } while ( !( status & MSS_UART_THRE ) );
  7c:	00000339 	.word	0x00000339
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );

        }
    }
}
  80:	0000033b 	.word	0x0000033b
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	master_tx_frame_led = B;
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	master_tx_frame_led = B;
  84:	0000033d 	.word	0x0000033d
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  88:	0000033f 	.word	0x0000033f

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
  8c:	00000341 	.word	0x00000341
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if( status & MSS_UART_THRE )
        {
            uint32_t fill_size = TX_FIFO_SIZE;
  90:	000007c1 	.word	0x000007c1
  94:	00000805 	.word	0x00000805
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
  98:	00000347 	.word	0x00000347
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
  9c:	00000349 	.word	0x00000349
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
  a0:	0000034b 	.word	0x0000034b
	...
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
  bc:	0000034d 	.word	0x0000034d

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
  c0:	00000825 	.word	0x00000825
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
  c4:	00000351 	.word	0x00000351
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
	master_tx_frame_led = B;
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	master_tx_frame_led = B;
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	master_tx_frame_led = B;
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  d0:	00000357 	.word	0x00000357
	master_tx_frame_led = B;
  d4:	00000359 	.word	0x00000359
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369

	master_tx_frame_led = end;
  f8:	0000036b 	.word	0x0000036b
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
}
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
        }
        else if(0u != this_spi->cmd_done)
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
        }
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
        }
        ++this_spi->slave_tx_idx;
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
    {
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
    this_spi->hw_reg->CONTROL2 |= C2_ENABLE_SSEND_IRQ_MASK;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
    
    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
                                  RXDONE_IRQ_MASK;
    /*
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
 218:	000003fb 	.word	0x000003fb
 21c:	000003fd 	.word	0x000003fd
 220:	000003ff 	.word	0x000003ff
 224:	00000401 	.word	0x00000401
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	00000403 	.word	0x00000403
 22c:	00000405 	.word	0x00000405
 230:	00000407 	.word	0x00000407
}
 234:	00000409 	.word	0x00000409
 238:	0000040b 	.word	0x0000040b
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++transfer_idx;
 23c:	0000040d 	.word	0x0000040d
                    --transit;
 240:	0000040f 	.word	0x0000040f
 244:	00000411 	.word	0x00000411
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
 248:	00000413 	.word	0x00000413
                 */
                if( this_spi->cmd_done && ( this_spi->slave_tx_idx >= this_spi->slave_tx_size ) &&
                  ( this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size ) )
                {
                    guard = 1 + ((int32_t)this_spi->fifo_depth / 4);
                    while( ( 0u == HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_TXFULL ) )
 24c:	00000415 	.word	0x00000415
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
            {
                if( transit < this_spi->fifo_depth )
 250:	00000417 	.word	0x00000417
            else /* Slave transfer mode not set up so discard anything in RX FIFO */
            {
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_RXFIFORST_MASK );
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
 254:	00000419 	.word	0x00000419
 258:	0000041b 	.word	0x0000041b
             */
            while( transfer_idx < cmd_byte_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    if( tx_idx < transfer_size )
 25c:	0000041d 	.word	0x0000041d
 260:	0000041f 	.word	0x0000041f
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
 264:	00000421 	.word	0x00000421
 268:	00000423 	.word	0x00000423
 26c:	00000425 	.word	0x00000425

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
        }

        /* Handle transmit. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXDONE ) )
 270:	00000427 	.word	0x00000427
 274:	00000429 	.word	0x00000429
                if( transit < this_spi->fifo_depth )
                {
                    if( tx_idx < transfer_size )
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
                        ++tx_idx;
 278:	0000042b 	.word	0x0000042b
 27c:	0000042d 	.word	0x0000042d
                        ++transit;
 280:	0000042f 	.word	0x0000042f
 284:	00000431 	.word	0x00000431
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 288:	00000433 	.word	0x00000433
             * Note, the driver only currently uses the txdone interrupt when
             * in frame transmit mode. In block mode all TX handling is done by the
             * receive interrupt handling code as we know that for every frame received
             * a frame must be placed in the TX FIFO.
             */
            if( SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
 28c:	00000435 	.word	0x00000435
 290:	00000437 	.word	0x00000437
            {
                /* Execute the user callback to update the slave_tx_frame */
                if( NULL_SLAVE_TX_UPDATE_HANDLER != this_spi->slave_tx_frame_handler )
 294:	00000439 	.word	0x00000439

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_PPE_Flag31_IRQHandler+0x4>)
 29a:	4780      	blx	r0
                {
                    this_spi->slave_tx_frame_handler ( this_spi );
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_PPE_Flag31_IRQHandler+0x8>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_PPE_Flag31_IRQHandler+0xc>)
                {
                    this_spi->slave_tx_frame_handler ( this_spi );
                }

                /* Reload slave tx frame into Tx data register. */
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_PPE_Flag31_IRQHandler+0x10>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_PPE_Flag31_IRQHandler+0x14>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++transfer_idx;
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
                    --transit;
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
                }

                /* Reload slave tx frame into Tx data register. */
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
            }
            else if( SPI_SLAVE_XFER_BLOCK != this_spi->slave_xfer_mode )
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_PPE_Flag31_IRQHandler+0x18>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_PPE_Flag31_IRQHandler+0x20>)
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
            }
            else if( SPI_SLAVE_XFER_BLOCK != this_spi->slave_xfer_mode )
            {
                /* Slave transfer mode not set up so discard anything in TX FIFO */
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
            {
                if( transit < this_spi->fifo_depth )
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_PPE_Flag31_IRQHandler+0x24>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_PPE_Flag31_IRQHandler+0x28>)
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
                    ++tx_idx;
                    ++transit;
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_PPE_Flag31_IRQHandler+0x30>
 2f4:	f20f 0e03 	addw	lr, pc, #3
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_PPE_Flag31_IRQHandler+0x34>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:


        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
                    ++transit;
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:

        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
            HAL_set_8bit_reg_field(this_spi->base_addr, INTCLR_RXOVERFLOW, ENABLE);
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>
 332:	e7fe      	b.n	332 <DMA_IRQHandler+0x6>
 334:	e7fe      	b.n	334 <DMA_IRQHandler+0x8>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
                    ++transfer_idx;
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
                    --transit;
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>
 344:	e7fe      	b.n	344 <I2C1_SMBus_IRQHandler+0x4>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>
 34e:	e7fe      	b.n	34e <Fabric_IRQHandler+0x2>

00000350 <GPIO1_IRQHandler>:
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
            {
                if( transit < this_spi->fifo_depth )
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
        }

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_TXUNDERRUN, ENABLE );
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
            while( tx_idx == transfer_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
                    ++tx_idx;
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
                    ++transit;
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
            read_slave_rx_fifo( this_spi );

            /*
             * Call the command handler if one exists.
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
                    --transit;
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
            while( transfer_idx <= transfer_size )
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
        }

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>

000003fa <ACE_PPE_Flag0_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <ACE_PPE_Flag0_IRQHandler>

000003fc <ACE_PPE_Flag1_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <ACE_PPE_Flag1_IRQHandler>

000003fe <ACE_PPE_Flag2_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <ACE_PPE_Flag2_IRQHandler>

00000400 <ACE_PPE_Flag3_IRQHandler>:
 400:	e7fe      	b.n	400 <ACE_PPE_Flag3_IRQHandler>

00000402 <ACE_PPE_Flag4_IRQHandler>:
 402:	e7fe      	b.n	402 <ACE_PPE_Flag4_IRQHandler>

00000404 <ACE_PPE_Flag5_IRQHandler>:
 404:	e7fe      	b.n	404 <ACE_PPE_Flag5_IRQHandler>

00000406 <ACE_PPE_Flag6_IRQHandler>:
 406:	e7fe      	b.n	406 <ACE_PPE_Flag6_IRQHandler>

00000408 <ACE_PPE_Flag7_IRQHandler>:
 408:	e7fe      	b.n	408 <ACE_PPE_Flag7_IRQHandler>

0000040a <ACE_PPE_Flag8_IRQHandler>:
 40a:	e7fe      	b.n	40a <ACE_PPE_Flag8_IRQHandler>

0000040c <ACE_PPE_Flag9_IRQHandler>:
 40c:	e7fe      	b.n	40c <ACE_PPE_Flag9_IRQHandler>

0000040e <ACE_PPE_Flag10_IRQHandler>:
 40e:	e7fe      	b.n	40e <ACE_PPE_Flag10_IRQHandler>

00000410 <ACE_PPE_Flag11_IRQHandler>:
 410:	e7fe      	b.n	410 <ACE_PPE_Flag11_IRQHandler>

00000412 <ACE_PPE_Flag12_IRQHandler>:
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 412:	e7fe      	b.n	412 <ACE_PPE_Flag12_IRQHandler>

00000414 <ACE_PPE_Flag13_IRQHandler>:

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
        {
            /* Only supposed to do all this if transferring blocks... */
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
 414:	e7fe      	b.n	414 <ACE_PPE_Flag13_IRQHandler>

00000416 <ACE_PPE_Flag14_IRQHandler>:
 416:	e7fe      	b.n	416 <ACE_PPE_Flag14_IRQHandler>

00000418 <ACE_PPE_Flag15_IRQHandler>:
 418:	e7fe      	b.n	418 <ACE_PPE_Flag15_IRQHandler>

0000041a <ACE_PPE_Flag16_IRQHandler>:
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
 41a:	e7fe      	b.n	41a <ACE_PPE_Flag16_IRQHandler>

0000041c <ACE_PPE_Flag17_IRQHandler>:
 41c:	e7fe      	b.n	41c <ACE_PPE_Flag17_IRQHandler>

0000041e <ACE_PPE_Flag18_IRQHandler>:
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
 41e:	e7fe      	b.n	41e <ACE_PPE_Flag18_IRQHandler>

00000420 <ACE_PPE_Flag19_IRQHandler>:
 420:	e7fe      	b.n	420 <ACE_PPE_Flag19_IRQHandler>

00000422 <ACE_PPE_Flag20_IRQHandler>:
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
 422:	e7fe      	b.n	422 <ACE_PPE_Flag20_IRQHandler>

00000424 <ACE_PPE_Flag21_IRQHandler>:
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
                rx_size = this_spi->slave_rx_idx;
 424:	e7fe      	b.n	424 <ACE_PPE_Flag21_IRQHandler>

00000426 <ACE_PPE_Flag22_IRQHandler>:
 426:	e7fe      	b.n	426 <ACE_PPE_Flag22_IRQHandler>

00000428 <ACE_PPE_Flag23_IRQHandler>:
 428:	e7fe      	b.n	428 <ACE_PPE_Flag23_IRQHandler>

0000042a <ACE_PPE_Flag24_IRQHandler>:
                    ++transfer_idx;
                }
            }
        }
    }
}
 42a:	e7fe      	b.n	42a <ACE_PPE_Flag24_IRQHandler>

0000042c <ACE_PPE_Flag25_IRQHandler>:
 42c:	e7fe      	b.n	42c <ACE_PPE_Flag25_IRQHandler>

0000042e <ACE_PPE_Flag26_IRQHandler>:
 42e:	e7fe      	b.n	42e <ACE_PPE_Flag26_IRQHandler>

00000430 <ACE_PPE_Flag27_IRQHandler>:
 430:	e7fe      	b.n	430 <ACE_PPE_Flag27_IRQHandler>

00000432 <ACE_PPE_Flag28_IRQHandler>:
                 * Must be done before re loading FIFO to ensure stale response
                 * data is not pushed into the FIFO.
                 */
                if(NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler)
                {
                    this_spi->cmd_done = 0u;
 432:	e7fe      	b.n	432 <ACE_PPE_Flag28_IRQHandler>

00000434 <ACE_PPE_Flag29_IRQHandler>:
 434:	e7fe      	b.n	434 <ACE_PPE_Flag29_IRQHandler>

00000436 <ACE_PPE_Flag30_IRQHandler>:
 436:	e7fe      	b.n	436 <ACE_PPE_Flag30_IRQHandler>

00000438 <ACE_PPE_Flag31_IRQHandler>:
 438:	e7fe      	b.n	438 <ACE_PPE_Flag31_IRQHandler>
                    this_spi->resp_tx_buffer = 0u;
 43a:	0000      	.short	0x0000
 43c:	000036c5 	.word	0x000036c5
 440:	00000001 	.word	0x00000001
                    this_spi->resp_buff_size = 0u;
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
                    this_spi->resp_buff_tx_idx = 0u;
 44c:	00005778 	.word	0x00005778
 450:	60005778 	.word	0x60005778
                    HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 454:	20000000 	.word	0x20000000
 458:	20000528 	.word	0x20000528
 45c:	00000000 	.word	0x00000000
 460:	20000528 	.word	0x20000528
 464:	20000738 	.word	0x20000738
 468:	000039c1 	.word	0x000039c1
                    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, ENABLE );
 46c:	00000909 	.word	0x00000909

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5328 	movw	r3, #1320	; 0x528
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0000 	movw	r0, #0
                /*
                 * Reset the transmit index to 0 to restart transmit at the start of the
                 * transmit buffer in the next transaction. This also requires flushing
                 * the Tx FIFO and refilling it with the start of Tx data buffer.
                 */
                this_spi->slave_tx_idx = 0u;
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <NVIC_EnableIRQ>:
                fill_slave_tx_fifo( this_spi );
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0

                /* Prepare to receive next packet. */
                this_spi->slave_rx_idx = 0u;
     4a6:	4603      	mov	r3, r0
     4a8:	80fb      	strh	r3, [r7, #6]
     4aa:	f24e 1300 	movw	r3, #57600	; 0xe100
                /*
                 * Call the receive handler if one exists.
                 */
                if( NULL_BLOCK_HANDLER != this_spi->block_rx_handler )
     4ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
                {
                    this_spi->block_rx_handler( this_spi->slave_rx_buffer, rx_size );
     4b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4ba:	88f9      	ldrh	r1, [r7, #6]
     4bc:	f001 011f 	and.w	r1, r1, #31
     4c0:	f04f 0001 	mov.w	r0, #1
                }

                HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
     4c4:	fa00 f101 	lsl.w	r1, r0, r1
     4c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
     4cc:	f107 070c 	add.w	r7, r7, #12
     4d0:	46bd      	mov	sp, r7
     4d2:	bc80      	pop	{r7}
     4d4:	4770      	bx	lr
     4d6:	bf00      	nop

000004d8 <NVIC_DisableIRQ>:
     4d8:	b480      	push	{r7}
     4da:	b083      	sub	sp, #12
     4dc:	af00      	add	r7, sp, #0
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_SSEND, ENABLE );
     4de:	4603      	mov	r3, r0
     4e0:	80fb      	strh	r3, [r7, #6]
     4e2:	f24e 1300 	movw	r3, #57600	; 0xe100
     4e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     4ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4f2:	88f9      	ldrh	r1, [r7, #6]
     4f4:	f001 011f 	and.w	r1, r1, #31
        }
    }
}
     4f8:	f04f 0001 	mov.w	r0, #1
     4fc:	fa00 f101 	lsl.w	r1, r0, r1
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     500:	f102 0220 	add.w	r2, r2, #32
     504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     508:	f107 070c 	add.w	r7, r7, #12
     50c:	46bd      	mov	sp, r7
     50e:	bc80      	pop	{r7}
     510:	4770      	bx	lr
     512:	bf00      	nop

00000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     514:	b480      	push	{r7}
     516:	b083      	sub	sp, #12
     518:	af00      	add	r7, sp, #0
     51a:	4603      	mov	r3, r0
     51c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     51e:	f24e 1300 	movw	r3, #57600	; 0xe100
     522:	f2ce 0300 	movt	r3, #57344	; 0xe000
     526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     52a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     52e:	88f9      	ldrh	r1, [r7, #6]
     530:	f001 011f 	and.w	r1, r1, #31
     534:	f04f 0001 	mov.w	r0, #1
     538:	fa00 f101 	lsl.w	r1, r0, r1
     53c:	f102 0260 	add.w	r2, r2, #96	; 0x60
     540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     544:	f107 070c 	add.w	r7, r7, #12
     548:	46bd      	mov	sp, r7
     54a:	bc80      	pop	{r7}
     54c:	4770      	bx	lr
     54e:	bf00      	nop

00000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
     550:	b580      	push	{r7, lr}
     552:	b082      	sub	sp, #8
     554:	af00      	add	r7, sp, #0
     556:	4603      	mov	r3, r0
     558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
     55a:	f04f 0014 	mov.w	r0, #20
     55e:	f7ff ffbb 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     562:	f242 0300 	movw	r3, #8192	; 0x2000
     566:	f2ce 0304 	movt	r3, #57348	; 0xe004
     56a:	f242 0200 	movw	r2, #8192	; 0x2000
     56e:	f2ce 0204 	movt	r2, #57348	; 0xe004
     572:	6b12      	ldr	r2, [r2, #48]	; 0x30
     574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     57a:	f245 0300 	movw	r3, #20480	; 0x5000
     57e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     582:	f04f 0200 	mov.w	r2, #0
     586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     588:	f240 0300 	movw	r3, #0
     58c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     590:	f04f 0200 	mov.w	r2, #0
     594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
     598:	f240 0300 	movw	r3, #0
     59c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5a0:	f04f 0200 	mov.w	r2, #0
     5a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     5a8:	f240 0300 	movw	r3, #0
     5ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5b0:	79fa      	ldrb	r2, [r7, #7]
     5b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     5b6:	f245 0300 	movw	r3, #20480	; 0x5000
     5ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
     5be:	f04f 0201 	mov.w	r2, #1
     5c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
     5c4:	f04f 0014 	mov.w	r0, #20
     5c8:	f7ff ffa4 	bl	514 <NVIC_ClearPendingIRQ>
}
     5cc:	f107 0708 	add.w	r7, r7, #8
     5d0:	46bd      	mov	sp, r7
     5d2:	bd80      	pop	{r7, pc}

000005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
     5d4:	b480      	push	{r7}
     5d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
     5d8:	f240 0300 	movw	r3, #0
     5dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5e0:	f04f 0201 	mov.w	r2, #1
     5e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     5e8:	46bd      	mov	sp, r7
     5ea:	bc80      	pop	{r7}
     5ec:	4770      	bx	lr
     5ee:	bf00      	nop

000005f0 <MSS_TIM1_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM1_stop( void )
{
     5f0:	b480      	push	{r7}
     5f2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 0U;    /* disable timer */
     5f4:	f240 0300 	movw	r3, #0
     5f8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5fc:	f04f 0200 	mov.w	r2, #0
     600:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     604:	46bd      	mov	sp, r7
     606:	bc80      	pop	{r7}
     608:	4770      	bx	lr
     60a:	bf00      	nop

0000060c <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
     60c:	b480      	push	{r7}
     60e:	b083      	sub	sp, #12
     610:	af00      	add	r7, sp, #0
     612:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
     614:	f245 0300 	movw	r3, #20480	; 0x5000
     618:	f2c4 0300 	movt	r3, #16384	; 0x4000
     61c:	687a      	ldr	r2, [r7, #4]
     61e:	605a      	str	r2, [r3, #4]
}
     620:	f107 070c 	add.w	r7, r7, #12
     624:	46bd      	mov	sp, r7
     626:	bc80      	pop	{r7}
     628:	4770      	bx	lr
     62a:	bf00      	nop

0000062c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
     62c:	b580      	push	{r7, lr}
     62e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
     630:	f240 0300 	movw	r3, #0
     634:	f2c4 230a 	movt	r3, #16906	; 0x420a
     638:	f04f 0201 	mov.w	r2, #1
     63c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
     640:	f04f 0014 	mov.w	r0, #20
     644:	f7ff ff2c 	bl	4a0 <NVIC_EnableIRQ>
}
     648:	bd80      	pop	{r7, pc}
     64a:	bf00      	nop

0000064c <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
     64c:	b580      	push	{r7, lr}
     64e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
     650:	f240 0300 	movw	r3, #0
     654:	f2c4 230a 	movt	r3, #16906	; 0x420a
     658:	f04f 0200 	mov.w	r2, #0
     65c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
     660:	f04f 0014 	mov.w	r0, #20
     664:	f7ff ff38 	bl	4d8 <NVIC_DisableIRQ>
}
     668:	bd80      	pop	{r7, pc}
     66a:	bf00      	nop

0000066c <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
     66c:	b480      	push	{r7}
     66e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
     670:	f245 0300 	movw	r3, #20480	; 0x5000
     674:	f2c4 0300 	movt	r3, #16384	; 0x4000
     678:	f04f 0201 	mov.w	r2, #1
     67c:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     67e:	f3bf 8f4f 	dsb	sy
}
     682:	46bd      	mov	sp, r7
     684:	bc80      	pop	{r7}
     686:	4770      	bx	lr

00000688 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
     688:	b580      	push	{r7, lr}
     68a:	b082      	sub	sp, #8
     68c:	af00      	add	r7, sp, #0
     68e:	4603      	mov	r3, r0
     690:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
     692:	f04f 0015 	mov.w	r0, #21
     696:	f7ff ff1f 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     69a:	f242 0300 	movw	r3, #8192	; 0x2000
     69e:	f2ce 0304 	movt	r3, #57348	; 0xe004
     6a2:	f242 0200 	movw	r2, #8192	; 0x2000
     6a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
     6aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
     6ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     6b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     6b2:	f245 0300 	movw	r3, #20480	; 0x5000
     6b6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     6ba:	f04f 0200 	mov.w	r2, #0
     6be:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
     6c0:	f240 0300 	movw	r3, #0
     6c4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6c8:	f04f 0200 	mov.w	r2, #0
     6cc:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
     6d0:	f240 0300 	movw	r3, #0
     6d4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6d8:	f04f 0200 	mov.w	r2, #0
     6dc:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     6e0:	f240 0300 	movw	r3, #0
     6e4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6e8:	79fa      	ldrb	r2, [r7, #7]
     6ea:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
     6ee:	f245 0300 	movw	r3, #20480	; 0x5000
     6f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
     6f6:	f04f 0201 	mov.w	r2, #1
     6fa:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
     6fc:	f04f 0015 	mov.w	r0, #21
     700:	f7ff ff08 	bl	514 <NVIC_ClearPendingIRQ>
}
     704:	f107 0708 	add.w	r7, r7, #8
     708:	46bd      	mov	sp, r7
     70a:	bd80      	pop	{r7, pc}

0000070c <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
     70c:	b480      	push	{r7}
     70e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
     710:	f240 0300 	movw	r3, #0
     714:	f2c4 230a 	movt	r3, #16906	; 0x420a
     718:	f04f 0201 	mov.w	r2, #1
     71c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     720:	46bd      	mov	sp, r7
     722:	bc80      	pop	{r7}
     724:	4770      	bx	lr
     726:	bf00      	nop

00000728 <MSS_TIM2_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_stop() function disables Timer 2 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM2_stop( void )
{
     728:	b480      	push	{r7}
     72a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 0U;    /* disable timer */
     72c:	f240 0300 	movw	r3, #0
     730:	f2c4 230a 	movt	r3, #16906	; 0x420a
     734:	f04f 0200 	mov.w	r2, #0
     738:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     73c:	46bd      	mov	sp, r7
     73e:	bc80      	pop	{r7}
     740:	4770      	bx	lr
     742:	bf00      	nop

00000744 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
     744:	b480      	push	{r7}
     746:	b083      	sub	sp, #12
     748:	af00      	add	r7, sp, #0
     74a:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
     74c:	f245 0300 	movw	r3, #20480	; 0x5000
     750:	f2c4 0300 	movt	r3, #16384	; 0x4000
     754:	687a      	ldr	r2, [r7, #4]
     756:	61da      	str	r2, [r3, #28]
}
     758:	f107 070c 	add.w	r7, r7, #12
     75c:	46bd      	mov	sp, r7
     75e:	bc80      	pop	{r7}
     760:	4770      	bx	lr
     762:	bf00      	nop

00000764 <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
     764:	b580      	push	{r7, lr}
     766:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
     768:	f240 0300 	movw	r3, #0
     76c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     770:	f04f 0201 	mov.w	r2, #1
     774:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
     778:	f04f 0015 	mov.w	r0, #21
     77c:	f7ff fe90 	bl	4a0 <NVIC_EnableIRQ>
}
     780:	bd80      	pop	{r7, pc}
     782:	bf00      	nop

00000784 <MSS_TIM2_disable_irq>:
  The MSS_TIM2_disable_irq() function is used to disable interrupt generation
  for Timer 2. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM2_disable_irq(void)
{
     784:	b580      	push	{r7, lr}
     786:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 0U;
     788:	f240 0300 	movw	r3, #0
     78c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     790:	f04f 0200 	mov.w	r2, #0
     794:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_DisableIRQ(Timer2_IRQn);
     798:	f04f 0015 	mov.w	r0, #21
     79c:	f7ff fe9c 	bl	4d8 <NVIC_DisableIRQ>
}
     7a0:	bd80      	pop	{r7, pc}
     7a2:	bf00      	nop

000007a4 <MSS_TIM2_clear_irq>:
  implementation of the Timer2_IRQHandler() Timer 2 interrupt service routine
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM2_clear_irq(void)
{
     7a4:	b480      	push	{r7}
     7a6:	af00      	add	r7, sp, #0
    TIMER->TIM2_RIS = 1U;
     7a8:	f245 0300 	movw	r3, #20480	; 0x5000
     7ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
     7b0:	f04f 0201 	mov.w	r2, #1
     7b4:	629a      	str	r2, [r3, #40]	; 0x28
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     7b6:	f3bf 8f4f 	dsb	sy
}
     7ba:	46bd      	mov	sp, r7
     7bc:	bc80      	pop	{r7}
     7be:	4770      	bx	lr

000007c0 <Timer1_IRQHandler>:
    	can_hit = 1;
    }
    NVIC_ClearPendingIRQ( Fabric_IRQn );
} */

void Timer1_IRQHandler( void ){
     7c0:	b580      	push	{r7, lr}
     7c2:	af00      	add	r7, sp, #0

	can_hit = 1;
     7c4:	f240 0304 	movw	r3, #4
     7c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7cc:	f04f 0201 	mov.w	r2, #1
     7d0:	601a      	str	r2, [r3, #0]
	MSS_TIM1_clear_irq();
     7d2:	f7ff ff4b 	bl	66c <MSS_TIM1_clear_irq>
	MSS_TIM1_stop();
     7d6:	f7ff ff0b 	bl	5f0 <MSS_TIM1_stop>
	MSS_TIM1_disable_irq();
     7da:	f7ff ff37 	bl	64c <MSS_TIM1_disable_irq>
	if (myTank.health < DAMAGED_THRESH){ // When at DAMAGED_THRESH, reset running light to yellow
     7de:	f240 53cc 	movw	r3, #1484	; 0x5cc
     7e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7e6:	685a      	ldr	r2, [r3, #4]
     7e8:	f245 539c 	movw	r3, #21916	; 0x559c
     7ec:	f2c0 0300 	movt	r3, #0
     7f0:	681b      	ldr	r3, [r3, #0]
     7f2:	429a      	cmp	r2, r3
     7f4:	d202      	bcs.n	7fc <Timer1_IRQHandler+0x3c>
		yellowLED();
     7f6:	f000 fddd 	bl	13b4 <yellowLED>
     7fa:	e001      	b.n	800 <Timer1_IRQHandler+0x40>
	} else {
		greenLED();
     7fc:	f000 fc8e 	bl	111c <greenLED>
	}

	//MSS_TIM1_load_immediate(root->time);
	//MSS_TIM1_start();
}
     800:	bd80      	pop	{r7, pc}
     802:	bf00      	nop

00000804 <Timer2_IRQHandler>:

void Timer2_IRQHandler( void ){
     804:	b580      	push	{r7, lr}
     806:	af00      	add	r7, sp, #0
	sound_done = 1;
     808:	f240 0308 	movw	r3, #8
     80c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     810:	f04f 0201 	mov.w	r2, #1
     814:	601a      	str	r2, [r3, #0]
	MSS_TIM2_clear_irq();
     816:	f7ff ffc5 	bl	7a4 <MSS_TIM2_clear_irq>
	MSS_TIM2_stop();
     81a:	f7ff ff85 	bl	728 <MSS_TIM2_stop>
	MSS_TIM2_disable_irq();
     81e:	f7ff ffb1 	bl	784 <MSS_TIM2_disable_irq>
}
     822:	bd80      	pop	{r7, pc}

00000824 <GPIO0_IRQHandler>:


__attribute__ ((interrupt)) void GPIO0_IRQHandler( void )
{
     824:	4668      	mov	r0, sp
     826:	f020 0107 	bic.w	r1, r0, #7
     82a:	468d      	mov	sp, r1
     82c:	b581      	push	{r0, r7, lr}
     82e:	b085      	sub	sp, #20
     830:	af00      	add	r7, sp, #0
	if (can_hit){
     832:	f240 0304 	movw	r3, #4
     836:	f2c2 0300 	movt	r3, #8192	; 0x2000
     83a:	681b      	ldr	r3, [r3, #0]
     83c:	2b00      	cmp	r3, #0
     83e:	d051      	beq.n	8e4 <GPIO0_IRQHandler+0xc0>
		//volatile uint32_t * hitsAddr = (volatile uint32_t *)(HITS_ADDR);
		//hits = *hitsAddr;
		//hits++;
		//*hitsAddr = hits;
		//UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
		uint8_t tx_buff[1] = "q";
     840:	f245 53a0 	movw	r3, #21920	; 0x55a0
     844:	f2c0 0300 	movt	r3, #0
     848:	781b      	ldrb	r3, [r3, #0]
     84a:	733b      	strb	r3, [r7, #12]
		UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));	// play hit sound
     84c:	f107 030c 	add.w	r3, r7, #12
     850:	f240 50b8 	movw	r0, #1464	; 0x5b8
     854:	f2c2 0000 	movt	r0, #8192	; 0x2000
     858:	4619      	mov	r1, r3
     85a:	f04f 0201 	mov.w	r2, #1
     85e:	f002 fbc1 	bl	2fe4 <UART_send>

		volatile int j = 0;
     862:	f04f 0300 	mov.w	r3, #0
     866:	60bb      	str	r3, [r7, #8]
		while(j < 1000000) {
     868:	e003      	b.n	872 <GPIO0_IRQHandler+0x4e>
		    ++j;
     86a:	68bb      	ldr	r3, [r7, #8]
     86c:	f103 0301 	add.w	r3, r3, #1
     870:	60bb      	str	r3, [r7, #8]
		//UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
		uint8_t tx_buff[1] = "q";
		UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));	// play hit sound

		volatile int j = 0;
		while(j < 1000000) {
     872:	68ba      	ldr	r2, [r7, #8]
     874:	f244 233f 	movw	r3, #16959	; 0x423f
     878:	f2c0 030f 	movt	r3, #15
     87c:	429a      	cmp	r2, r3
     87e:	ddf4      	ble.n	86a <GPIO0_IRQHandler+0x46>
		    ++j;
		}
		getHit();
     880:	f000 fec6 	bl	1610 <getHit>
		redLED(); //START LED
     884:	f000 fcf0 	bl	1268 <redLED>
		uint8_t tx_buff2[3] = "#1\n";
     888:	f245 52a4 	movw	r2, #21924	; 0x55a4
     88c:	f2c0 0200 	movt	r2, #0
     890:	f107 0304 	add.w	r3, r7, #4
     894:	6812      	ldr	r2, [r2, #0]
     896:	4611      	mov	r1, r2
     898:	8019      	strh	r1, [r3, #0]
     89a:	f103 0302 	add.w	r3, r3, #2
     89e:	ea4f 4212 	mov.w	r2, r2, lsr #16
     8a2:	701a      	strb	r2, [r3, #0]
		UART_send(&g_uart,(const uint8_t *)&tx_buff2,sizeof(tx_buff2));	// play hit sound
     8a4:	f107 0304 	add.w	r3, r7, #4
     8a8:	f240 50b8 	movw	r0, #1464	; 0x5b8
     8ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
     8b0:	4619      	mov	r1, r3
     8b2:	f04f 0203 	mov.w	r2, #3
     8b6:	f002 fb95 	bl	2fe4 <UART_send>

		// MSS timer start
		MSS_TIM1_init(1); // one shot
     8ba:	f04f 0001 	mov.w	r0, #1
     8be:	f7ff fe47 	bl	550 <MSS_TIM1_init>
		MSS_TIM1_load_immediate(300000000); // 3 seconds
     8c2:	f24a 3000 	movw	r0, #41728	; 0xa300
     8c6:	f2c1 10e1 	movt	r0, #4577	; 0x11e1
     8ca:	f7ff fe9f 	bl	60c <MSS_TIM1_load_immediate>
		MSS_TIM1_start();
     8ce:	f7ff fe81 	bl	5d4 <MSS_TIM1_start>
		MSS_TIM1_enable_irq();
     8d2:	f7ff feab 	bl	62c <MSS_TIM1_enable_irq>
		can_hit = 0; // Prevent from going in additional times
     8d6:	f240 0304 	movw	r3, #4
     8da:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8de:	f04f 0200 	mov.w	r2, #0
     8e2:	601a      	str	r2, [r3, #0]
		//NVIC_DisableIRQ(Fabric_IRQn); // Add interrupts to disable timer for certain period of time later
	}
	MSS_GPIO_clear_irq(MSS_GPIO_0);
     8e4:	f04f 0000 	mov.w	r0, #0
     8e8:	f002 fa06 	bl	2cf8 <MSS_GPIO_clear_irq>
	MSS_GPIO_set_output(MSS_GPIO_0, 0);
     8ec:	f04f 0000 	mov.w	r0, #0
     8f0:	f04f 0100 	mov.w	r1, #0
     8f4:	f002 f9ae 	bl	2c54 <MSS_GPIO_set_output>
}
     8f8:	f107 0714 	add.w	r7, r7, #20
     8fc:	46bd      	mov	sp, r7
     8fe:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     902:	4685      	mov	sp, r0
     904:	4770      	bx	lr
     906:	bf00      	nop

00000908 <main>:

int main()
{
     908:	b580      	push	{r7, lr}
     90a:	b094      	sub	sp, #80	; 0x50
     90c:	af02      	add	r7, sp, #8
	volatile uint32_t * rlAddr = (volatile uint32_t *)(0x40050010); // Right/Left Servo
     90e:	f240 0310 	movw	r3, #16
     912:	f2c4 0305 	movt	r3, #16389	; 0x4005
     916:	60fb      	str	r3, [r7, #12]
	volatile uint32_t * udAddr = (volatile uint32_t *)(0x40050014); // Up/Down Servo
     918:	f240 0314 	movw	r3, #20
     91c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     920:	613b      	str	r3, [r7, #16]
	volatile uint32_t * freqAddr = (volatile uint32_t *)(0x40050020); // Frequency of IR
     922:	f240 0320 	movw	r3, #32
     926:	f2c4 0305 	movt	r3, #16389	; 0x4005
     92a:	617b      	str	r3, [r7, #20]
	volatile uint32_t * hitsAddr = (volatile uint32_t *)(0x40050024); // hits IR
     92c:	f240 0324 	movw	r3, #36	; 0x24
     930:	f2c4 0305 	movt	r3, #16389	; 0x4005
     934:	61bb      	str	r3, [r7, #24]
	volatile uint32_t * motorAddr = (volatile uint32_t *) 0x40050034; // motor
     936:	f240 0334 	movw	r3, #52	; 0x34
     93a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     93e:	61fb      	str	r3, [r7, #28]
	volatile uint32_t * pulsewidthAddr = (volatile uint32_t *) 0x40050038; // pulse width motor
     940:	f240 0338 	movw	r3, #56	; 0x38
     944:	f2c4 0305 	movt	r3, #16389	; 0x4005
     948:	623b      	str	r3, [r7, #32]

	uint32_t joyVals = 0; // values from joysticks
     94a:	f04f 0300 	mov.w	r3, #0
     94e:	627b      	str	r3, [r7, #36]	; 0x24
	*hitsAddr = 0;
     950:	69bb      	ldr	r3, [r7, #24]
     952:	f04f 0200 	mov.w	r2, #0
     956:	601a      	str	r2, [r3, #0]

	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY)); // endable sound board UART
     958:	f240 50b8 	movw	r0, #1464	; 0x5b8
     95c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     960:	f240 1100 	movw	r1, #256	; 0x100
     964:	f2c4 0105 	movt	r1, #16389	; 0x4005
     968:	f240 228a 	movw	r2, #650	; 0x28a
     96c:	f04f 0301 	mov.w	r3, #1
     970:	f002 f9ea 	bl	2d48 <UART_init>

	// SPI for LED
    greenLED(); //Initialize to greenLED
     974:	f000 fbd2 	bl	111c <greenLED>
	// end SPI LED


	NVIC_EnableIRQ(Fabric_IRQn);
     978:	f04f 001f 	mov.w	r0, #31
     97c:	f7ff fd90 	bl	4a0 <NVIC_EnableIRQ>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_IRQ_EDGE_POSITIVE);
     980:	f04f 0000 	mov.w	r0, #0
     984:	f04f 0140 	mov.w	r1, #64	; 0x40
     988:	f002 f946 	bl	2c18 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_0);
     98c:	f04f 0000 	mov.w	r0, #0
     990:	f002 f980 	bl	2c94 <MSS_GPIO_enable_irq>

	//NVIC_EnableIRQ(GPIO0_IRQn);

	uint32_t udPos = 900000; // Start at 90 deg. (middle position)
     994:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     998:	f2c0 030d 	movt	r3, #13
     99c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t rlPos = 900000;
     99e:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     9a2:	f2c0 030d 	movt	r3, #13
     9a6:	62fb      	str	r3, [r7, #44]	; 0x2c

	// Initialize servo positions
	*udAddr = udPos;
     9a8:	693b      	ldr	r3, [r7, #16]
     9aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
     9ac:	601a      	str	r2, [r3, #0]
	*rlAddr = rlPos;
     9ae:	68fb      	ldr	r3, [r7, #12]
     9b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     9b2:	601a      	str	r2, [r3, #0]

	//Setup SPI stuff
	setupSPI();
     9b4:	f000 fa2c 	bl	e10 <setupSPI>


	// Initialize UART for xBees
	MSS_UART_init(&g_mss_uart1, MSS_UART_57600_BAUD,
     9b8:	f240 50d8 	movw	r0, #1496	; 0x5d8
     9bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9c0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     9c4:	f04f 0203 	mov.w	r2, #3
     9c8:	f000 ff1c 	bl	1804 <MSS_UART_init>
			 MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT );


	MSS_UART_set_rx_handler( &g_mss_uart1,uart1_rx_handler,
     9cc:	f240 50d8 	movw	r0, #1496	; 0x5d8
     9d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9d4:	f241 41e9 	movw	r1, #5353	; 0x14e9
     9d8:	f2c0 0100 	movt	r1, #0
     9dc:	f04f 0280 	mov.w	r2, #128	; 0x80
     9e0:	f001 fa04 	bl	1dec <MSS_UART_set_rx_handler>
			MSS_UART_FIFO_EIGHT_BYTES );


	//Initialize Tank
	myTank.health = 100;
     9e4:	f240 53cc 	movw	r3, #1484	; 0x5cc
     9e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9ec:	f04f 0264 	mov.w	r2, #100	; 0x64
     9f0:	605a      	str	r2, [r3, #4]
	myTank.MAX_HEALTH = 100;
     9f2:	f240 53cc 	movw	r3, #1484	; 0x5cc
     9f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9fa:	f04f 0264 	mov.w	r2, #100	; 0x64
     9fe:	601a      	str	r2, [r3, #0]


	//Full Polling: put in while 1 loop
	while(1) {
		
		master_tx_buffer[0] = 0x80;
     a00:	f240 53c0 	movw	r3, #1472	; 0x5c0
     a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a08:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     a0c:	701a      	strb	r2, [r3, #0]
		master_tx_buffer[1] = 0x42;
     a0e:	f240 53c0 	movw	r3, #1472	; 0x5c0
     a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a16:	f04f 0242 	mov.w	r2, #66	; 0x42
     a1a:	705a      	strb	r2, [r3, #1]
		master_tx_buffer[2] = 0x00;
     a1c:	f240 53c0 	movw	r3, #1472	; 0x5c0
     a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a24:	f04f 0200 	mov.w	r2, #0
     a28:	709a      	strb	r2, [r3, #2]
		master_tx_buffer[3] = 0x00;
     a2a:	f240 53c0 	movw	r3, #1472	; 0x5c0
     a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a32:	f04f 0200 	mov.w	r2, #0
     a36:	70da      	strb	r2, [r3, #3]
		master_tx_buffer[4] = 0x00;
     a38:	f240 53c0 	movw	r3, #1472	; 0x5c0
     a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a40:	f04f 0200 	mov.w	r2, #0
     a44:	711a      	strb	r2, [r3, #4]
		master_tx_buffer[5] = 0x00;
     a46:	f240 53c0 	movw	r3, #1472	; 0x5c0
     a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a4e:	f04f 0200 	mov.w	r2, #0
     a52:	715a      	strb	r2, [r3, #5]
		master_tx_buffer[6] = 0x00;
     a54:	f240 53c0 	movw	r3, #1472	; 0x5c0
     a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a5c:	f04f 0200 	mov.w	r2, #0
     a60:	719a      	strb	r2, [r3, #6]
		master_tx_buffer[7] = 0x00;
     a62:	f240 53c0 	movw	r3, #1472	; 0x5c0
     a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a6a:	f04f 0200 	mov.w	r2, #0
     a6e:	71da      	strb	r2, [r3, #7]
		master_tx_buffer[8] = 0x00;
     a70:	f240 53c0 	movw	r3, #1472	; 0x5c0
     a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a78:	f04f 0200 	mov.w	r2, #0
     a7c:	721a      	strb	r2, [r3, #8]

		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     a7e:	f240 6028 	movw	r0, #1576	; 0x628
     a82:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a86:	f04f 0100 	mov.w	r1, #0
     a8a:	f001 fc61 	bl	2350 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_block
     a8e:	f04f 0306 	mov.w	r3, #6
     a92:	9300      	str	r3, [sp, #0]
     a94:	f240 6028 	movw	r0, #1576	; 0x628
     a98:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a9c:	f240 51c0 	movw	r1, #1472	; 0x5c0
     aa0:	f2c2 0100 	movt	r1, #8192	; 0x2000
     aa4:	f04f 0203 	mov.w	r2, #3
     aa8:	f240 53ac 	movw	r3, #1452	; 0x5ac
     aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ab0:	f001 fd1a 	bl	24e8 <MSS_SPI_transfer_block>
			3, 	//3 bytes of command
			&master_rx_buffer,
			6 	//6 bytes of command
		);

		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     ab4:	f240 6028 	movw	r0, #1576	; 0x628
     ab8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     abc:	f04f 0100 	mov.w	r1, #0
     ac0:	f001 fcca 	bl	2458 <MSS_SPI_clear_slave_select>

		int up = (master_rx_buffer[1] & (1 << 4)) != 0;
     ac4:	f240 53ac 	movw	r3, #1452	; 0x5ac
     ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     acc:	785b      	ldrb	r3, [r3, #1]
     ace:	f003 0310 	and.w	r3, r3, #16
     ad2:	2b00      	cmp	r3, #0
     ad4:	bf0c      	ite	eq
     ad6:	2300      	moveq	r3, #0
     ad8:	2301      	movne	r3, #1
     ada:	633b      	str	r3, [r7, #48]	; 0x30
		int down = (master_rx_buffer[1] & (1 << 6)) != 0;
     adc:	f240 53ac 	movw	r3, #1452	; 0x5ac
     ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ae4:	785b      	ldrb	r3, [r3, #1]
     ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
     aea:	2b00      	cmp	r3, #0
     aec:	bf0c      	ite	eq
     aee:	2300      	moveq	r3, #0
     af0:	2301      	movne	r3, #1
     af2:	637b      	str	r3, [r7, #52]	; 0x34
		int left = (master_rx_buffer[1] & (1 << 5)) != 0;
     af4:	f240 53ac 	movw	r3, #1452	; 0x5ac
     af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     afc:	785b      	ldrb	r3, [r3, #1]
     afe:	f003 0320 	and.w	r3, r3, #32
     b02:	2b00      	cmp	r3, #0
     b04:	bf0c      	ite	eq
     b06:	2300      	moveq	r3, #0
     b08:	2301      	movne	r3, #1
     b0a:	63bb      	str	r3, [r7, #56]	; 0x38
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
     b0c:	f240 53ac 	movw	r3, #1452	; 0x5ac
     b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b14:	785b      	ldrb	r3, [r3, #1]
     b16:	b25b      	sxtb	r3, r3
     b18:	ea4f 73d3 	mov.w	r3, r3, lsr #31
     b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;
     b1e:	f240 53ac 	movw	r3, #1452	; 0x5ac
     b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b26:	785b      	ldrb	r3, [r3, #1]
     b28:	f003 0302 	and.w	r3, r3, #2
     b2c:	2b00      	cmp	r3, #0
     b2e:	bf0c      	ite	eq
     b30:	2300      	moveq	r3, #0
     b32:	2301      	movne	r3, #1
     b34:	643b      	str	r3, [r7, #64]	; 0x40

		//uint32_t LED = 0;

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
     b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     b38:	2b00      	cmp	r3, #0
     b3a:	d120      	bne.n	b7e <main+0x276>
     b3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     b3e:	2b00      	cmp	r3, #0
     b40:	d01d      	beq.n	b7e <main+0x276>
			if (udPos == 1000000){ // At max, stay
     b42:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b44:	f244 2340 	movw	r3, #16960	; 0x4240
     b48:	f2c0 030f 	movt	r3, #15
     b4c:	429a      	cmp	r2, r3
     b4e:	d104      	bne.n	b5a <main+0x252>
				*udAddr = 1000000 / 1000;
     b50:	693b      	ldr	r3, [r7, #16]
     b52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
     b56:	601a      	str	r2, [r3, #0]
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;

		//uint32_t LED = 0;

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
     b58:	e034      	b.n	bc4 <main+0x2bc>
			if (udPos == 1000000){ // At max, stay
				*udAddr = 1000000 / 1000;
			} 
			else {
				udPos += 10000;
     b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
     b5c:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
     b60:	f103 0310 	add.w	r3, r3, #16
     b64:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
     b66:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b68:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     b6c:	f2c1 0362 	movt	r3, #4194	; 0x1062
     b70:	fba3 1302 	umull	r1, r3, r3, r2
     b74:	ea4f 1293 	mov.w	r2, r3, lsr #6
     b78:	693b      	ldr	r3, [r7, #16]
     b7a:	601a      	str	r2, [r3, #0]
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;

		//uint32_t LED = 0;

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
     b7c:	e022      	b.n	bc4 <main+0x2bc>
				udPos += 10000;
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
			}
			//LED += 1;
		} 
		else if (down == 0 && up) { // down
     b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     b80:	2b00      	cmp	r3, #0
     b82:	d11f      	bne.n	bc4 <main+0x2bc>
     b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     b86:	2b00      	cmp	r3, #0
     b88:	d01c      	beq.n	bc4 <main+0x2bc>
			if (udPos == 800000){ // At min, stay
     b8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b8c:	f243 5300 	movw	r3, #13568	; 0x3500
     b90:	f2c0 030c 	movt	r3, #12
     b94:	429a      	cmp	r2, r3
     b96:	d104      	bne.n	ba2 <main+0x29a>
				*udAddr = 800000 / 1000;
     b98:	693b      	ldr	r3, [r7, #16]
     b9a:	f44f 7248 	mov.w	r2, #800	; 0x320
     b9e:	601a      	str	r2, [r3, #0]
     ba0:	e010      	b.n	bc4 <main+0x2bc>
			} 
			else {
				udPos -= 10000;
     ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
     ba4:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
     ba8:	f1a3 0310 	sub.w	r3, r3, #16
     bac:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000;
     bae:	6aba      	ldr	r2, [r7, #40]	; 0x28
     bb0:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     bb4:	f2c1 0362 	movt	r3, #4194	; 0x1062
     bb8:	fba3 1302 	umull	r1, r3, r3, r2
     bbc:	ea4f 1293 	mov.w	r2, r3, lsr #6
     bc0:	693b      	ldr	r3, [r7, #16]
     bc2:	601a      	str	r2, [r3, #0]
			}
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
     bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     bc6:	2b00      	cmp	r3, #0
     bc8:	d11c      	bne.n	c04 <main+0x2fc>
     bca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     bcc:	2b00      	cmp	r3, #0
     bce:	d019      	beq.n	c04 <main+0x2fc>
			if (rlPos == 0){ // At min, stay
     bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     bd2:	2b00      	cmp	r3, #0
     bd4:	d104      	bne.n	be0 <main+0x2d8>
				*rlAddr = 0;
     bd6:	68fb      	ldr	r3, [r7, #12]
     bd8:	f04f 0200 	mov.w	r2, #0
     bdc:	601a      	str	r2, [r3, #0]
				udPos -= 10000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
     bde:	e034      	b.n	c4a <main+0x342>
			if (rlPos == 0){ // At min, stay
				*rlAddr = 0;
			} 
			else {
				rlPos -= 10000;
     be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     be2:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
     be6:	f1a3 0310 	sub.w	r3, r3, #16
     bea:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000;
     bec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     bee:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     bf2:	f2c1 0362 	movt	r3, #4194	; 0x1062
     bf6:	fba3 1302 	umull	r1, r3, r3, r2
     bfa:	ea4f 1293 	mov.w	r2, r3, lsr #6
     bfe:	68fb      	ldr	r3, [r7, #12]
     c00:	601a      	str	r2, [r3, #0]
				udPos -= 10000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
     c02:	e022      	b.n	c4a <main+0x342>
			else {
				rlPos -= 10000;
				*rlAddr = rlPos / 1000;
			}
		} 
		else if (right == 0 && left) { //RIGHT
     c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     c06:	2b00      	cmp	r3, #0
     c08:	d11f      	bne.n	c4a <main+0x342>
     c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     c0c:	2b00      	cmp	r3, #0
     c0e:	d01c      	beq.n	c4a <main+0x342>
			if (rlPos == 1800000){ // At max, stay
     c10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c12:	f247 7340 	movw	r3, #30528	; 0x7740
     c16:	f2c0 031b 	movt	r3, #27
     c1a:	429a      	cmp	r2, r3
     c1c:	d104      	bne.n	c28 <main+0x320>
				*rlAddr = 1800000 / 1000;
     c1e:	68fb      	ldr	r3, [r7, #12]
     c20:	f44f 62e1 	mov.w	r2, #1800	; 0x708
     c24:	601a      	str	r2, [r3, #0]
     c26:	e010      	b.n	c4a <main+0x342>
			} 
			else {
				rlPos += 10000;
     c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c2a:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
     c2e:	f103 0310 	add.w	r3, r3, #16
     c32:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000; // Divide by 1000 for smoother turning
     c34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c36:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     c3a:	f2c1 0362 	movt	r3, #4194	; 0x1062
     c3e:	fba3 1302 	umull	r1, r3, r3, r2
     c42:	ea4f 1293 	mov.w	r2, r3, lsr #6
     c46:	68fb      	ldr	r3, [r7, #12]
     c48:	601a      	str	r2, [r3, #0]
			}
		}

		// Shoot
		if (fire == 0){
     c4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     c4c:	2b00      	cmp	r3, #0
     c4e:	d139      	bne.n	cc4 <main+0x3bc>
			*freqAddr = 56;
     c50:	697b      	ldr	r3, [r7, #20]
     c52:	f04f 0238 	mov.w	r2, #56	; 0x38
     c56:	601a      	str	r2, [r3, #0]
			if (sound_done) {
     c58:	f240 0308 	movw	r3, #8
     c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c60:	681b      	ldr	r3, [r3, #0]
     c62:	2b00      	cmp	r3, #0
     c64:	d033      	beq.n	cce <main+0x3c6>
				uint8_t tx_buff[3] = "#0\n";
     c66:	f245 52a8 	movw	r2, #21928	; 0x55a8
     c6a:	f2c0 0200 	movt	r2, #0
     c6e:	f107 0304 	add.w	r3, r7, #4
     c72:	6812      	ldr	r2, [r2, #0]
     c74:	4611      	mov	r1, r2
     c76:	8019      	strh	r1, [r3, #0]
     c78:	f103 0302 	add.w	r3, r3, #2
     c7c:	ea4f 4212 	mov.w	r2, r2, lsr #16
     c80:	701a      	strb	r2, [r3, #0]
				UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));
     c82:	f107 0304 	add.w	r3, r7, #4
     c86:	f240 50b8 	movw	r0, #1464	; 0x5b8
     c8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c8e:	4619      	mov	r1, r3
     c90:	f04f 0203 	mov.w	r2, #3
     c94:	f002 f9a6 	bl	2fe4 <UART_send>
				MSS_TIM2_init(1); // one shot
     c98:	f04f 0001 	mov.w	r0, #1
     c9c:	f7ff fcf4 	bl	688 <MSS_TIM2_init>
				MSS_TIM2_load_immediate(140000000); // 1.4 seconds
     ca0:	f643 3000 	movw	r0, #15104	; 0x3b00
     ca4:	f6c0 0058 	movt	r0, #2136	; 0x858
     ca8:	f7ff fd4c 	bl	744 <MSS_TIM2_load_immediate>
				MSS_TIM2_start();
     cac:	f7ff fd2e 	bl	70c <MSS_TIM2_start>
				MSS_TIM2_enable_irq();
     cb0:	f7ff fd58 	bl	764 <MSS_TIM2_enable_irq>
				sound_done = 0;
     cb4:	f240 0308 	movw	r3, #8
     cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cbc:	f04f 0200 	mov.w	r2, #0
     cc0:	601a      	str	r2, [r3, #0]
     cc2:	e005      	b.n	cd0 <main+0x3c8>
			}

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
     cc4:	697b      	ldr	r3, [r7, #20]
     cc6:	f04f 0200 	mov.w	r2, #0
     cca:	601a      	str	r2, [r3, #0]
     ccc:	e000      	b.n	cd0 <main+0x3c8>
				UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));
				MSS_TIM2_init(1); // one shot
				MSS_TIM2_load_immediate(140000000); // 1.4 seconds
				MSS_TIM2_start();
				MSS_TIM2_enable_irq();
				sound_done = 0;
     cce:	bf00      	nop

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
		}

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
     cd0:	f240 53ac 	movw	r3, #1452	; 0x5ac
     cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cd8:	78db      	ldrb	r3, [r3, #3]
     cda:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		int8_t left_y = master_rx_buffer[5];
     cde:	f240 53ac 	movw	r3, #1452	; 0x5ac
     ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ce6:	795b      	ldrb	r3, [r3, #5]
     ce8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     cec:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     cf0:	2b00      	cmp	r3, #0
     cf2:	d107      	bne.n	d04 <main+0x3fc>
     cf4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     cf8:	2b00      	cmp	r3, #0
     cfa:	d103      	bne.n	d04 <main+0x3fc>
			joyVals = 0b1010;
     cfc:	f04f 030a 	mov.w	r3, #10
     d00:	627b      	str	r3, [r7, #36]	; 0x24

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
		int8_t left_y = master_rx_buffer[5];


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     d02:	e06a      	b.n	dda <main+0x4d2>
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     d04:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d08:	2b00      	cmp	r3, #0
     d0a:	d108      	bne.n	d1e <main+0x416>
     d0c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d10:	f113 0f02 	cmn.w	r3, #2
     d14:	d103      	bne.n	d1e <main+0x416>
			joyVals = 0b1011;
     d16:	f04f 030b 	mov.w	r3, #11
     d1a:	627b      	str	r3, [r7, #36]	; 0x24


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     d1c:	e05d      	b.n	dda <main+0x4d2>
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     d1e:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d22:	2b00      	cmp	r3, #0
     d24:	d108      	bne.n	d38 <main+0x430>
     d26:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
     d2e:	d103      	bne.n	d38 <main+0x430>
			joyVals = 0b1001;
     d30:	f04f 0309 	mov.w	r3, #9
     d34:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     d36:	e050      	b.n	dda <main+0x4d2>
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     d38:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
     d40:	d107      	bne.n	d52 <main+0x44a>
     d42:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d46:	2b00      	cmp	r3, #0
     d48:	d103      	bne.n	d52 <main+0x44a>
			joyVals = 0b0110;
     d4a:	f04f 0306 	mov.w	r3, #6
     d4e:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     d50:	e043      	b.n	dda <main+0x4d2>
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     d52:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d56:	f1b3 3fff 	cmp.w	r3, #4294967295
     d5a:	d108      	bne.n	d6e <main+0x466>
     d5c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d60:	f1b3 3fff 	cmp.w	r3, #4294967295
     d64:	d103      	bne.n	d6e <main+0x466>
			joyVals = 0b0101;
     d66:	f04f 0305 	mov.w	r3, #5
     d6a:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     d6c:	e035      	b.n	dda <main+0x4d2>
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     d6e:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d72:	f1b3 3fff 	cmp.w	r3, #4294967295
     d76:	d108      	bne.n	d8a <main+0x482>
     d78:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d7c:	f113 0f02 	cmn.w	r3, #2
     d80:	d103      	bne.n	d8a <main+0x482>
			joyVals = 0b0111;
     d82:	f04f 0307 	mov.w	r3, #7
     d86:	627b      	str	r3, [r7, #36]	; 0x24
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     d88:	e027      	b.n	dda <main+0x4d2>
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     d8a:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d8e:	f113 0f02 	cmn.w	r3, #2
     d92:	d107      	bne.n	da4 <main+0x49c>
     d94:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d98:	2b00      	cmp	r3, #0
     d9a:	d103      	bne.n	da4 <main+0x49c>
			joyVals = 0b1110;
     d9c:	f04f 030e 	mov.w	r3, #14
     da0:	627b      	str	r3, [r7, #36]	; 0x24

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     da2:	e01a      	b.n	dda <main+0x4d2>
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     da4:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     da8:	f113 0f02 	cmn.w	r3, #2
     dac:	d108      	bne.n	dc0 <main+0x4b8>
     dae:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     db2:	f1b3 3fff 	cmp.w	r3, #4294967295
     db6:	d103      	bne.n	dc0 <main+0x4b8>
			joyVals = 0b1101;
     db8:	f04f 030d 	mov.w	r3, #13
     dbc:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     dbe:	e00c      	b.n	dda <main+0x4d2>
			joyVals = 0b1101;
		}
		else if((right_y == -2) && (left_y == -2)){ //robot fullstop
     dc0:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     dc4:	f113 0f02 	cmn.w	r3, #2
     dc8:	d107      	bne.n	dda <main+0x4d2>
     dca:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     dce:	f113 0f02 	cmn.w	r3, #2
     dd2:	d102      	bne.n	dda <main+0x4d2>
			joyVals = 0b1111;
     dd4:	f04f 030f 	mov.w	r3, #15
     dd8:	627b      	str	r3, [r7, #36]	; 0x24
		}
		*motorAddr = joyVals;
     dda:	69fb      	ldr	r3, [r7, #28]
     ddc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     dde:	601a      	str	r2, [r3, #0]

		changeSpeed(pulsewidthAddr, 90000); //change this number to fix pwm
     de0:	6a38      	ldr	r0, [r7, #32]
     de2:	f645 7190 	movw	r1, #24464	; 0x5f90
     de6:	f2c0 0101 	movt	r1, #1
     dea:	f000 f989 	bl	1100 <changeSpeed>
		volatile int i = 0;
     dee:	f04f 0300 	mov.w	r3, #0
     df2:	60bb      	str	r3, [r7, #8]
		while (i < 100000)
     df4:	e003      	b.n	dfe <main+0x4f6>
		{
			++i;
     df6:	68bb      	ldr	r3, [r7, #8]
     df8:	f103 0301 	add.w	r3, r3, #1
     dfc:	60bb      	str	r3, [r7, #8]
		}
		*motorAddr = joyVals;

		changeSpeed(pulsewidthAddr, 90000); //change this number to fix pwm
		volatile int i = 0;
		while (i < 100000)
     dfe:	68ba      	ldr	r2, [r7, #8]
     e00:	f248 639f 	movw	r3, #34463	; 0x869f
     e04:	f2c0 0301 	movt	r3, #1
     e08:	429a      	cmp	r2, r3
     e0a:	ddf4      	ble.n	df6 <main+0x4ee>
		{
			++i;
		}
	}
     e0c:	e5f8      	b.n	a00 <main+0xf8>
     e0e:	bf00      	nop

00000e10 <setupSPI>:

	return 0;
}

void setupSPI(void) {
     e10:	b580      	push	{r7, lr}
     e12:	b084      	sub	sp, #16
     e14:	af02      	add	r7, sp, #8
	//Initial short polling for refresh and initiation
	master_tx_buffer[0] = 0x80;
     e16:	f240 53c0 	movw	r3, #1472	; 0x5c0
     e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e1e:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     e22:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x42;
     e24:	f240 53c0 	movw	r3, #1472	; 0x5c0
     e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e2c:	f04f 0242 	mov.w	r2, #66	; 0x42
     e30:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     e32:	f240 53c0 	movw	r3, #1472	; 0x5c0
     e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e3a:	f04f 0200 	mov.w	r2, #0
     e3e:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0xFF;
     e40:	f240 53c0 	movw	r3, #1472	; 0x5c0
     e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e48:	f04f 32ff 	mov.w	r2, #4294967295
     e4c:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xFF;
     e4e:	f240 53c0 	movw	r3, #1472	; 0x5c0
     e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e56:	f04f 32ff 	mov.w	r2, #4294967295
     e5a:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
     e5c:	f240 6028 	movw	r0, #1576	; 0x628
     e60:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e64:	f001 f89a 	bl	1f9c <MSS_SPI_init>
	MSS_SPI_configure_master_mode
     e68:	f04f 0308 	mov.w	r3, #8
     e6c:	9300      	str	r3, [sp, #0]
     e6e:	f240 6028 	movw	r0, #1576	; 0x628
     e72:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e76:	f04f 0100 	mov.w	r1, #0
     e7a:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
     e7e:	f04f 0307 	mov.w	r3, #7
     e82:	f001 f9d5 	bl	2230 <MSS_SPI_configure_master_mode>
		MSS_SPI_MODE3,
		MSS_SPI_PCLK_DIV_256,
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     e86:	f240 6028 	movw	r0, #1576	; 0x628
     e8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e8e:	f04f 0100 	mov.w	r1, #0
     e92:	f001 fa5d 	bl	2350 <MSS_SPI_set_slave_select>
	int i = 3;
     e96:	f04f 0303 	mov.w	r3, #3
     e9a:	607b      	str	r3, [r7, #4]
	while(i) {
     e9c:	e016      	b.n	ecc <setupSPI+0xbc>
		MSS_SPI_transfer_block
     e9e:	f04f 0305 	mov.w	r3, #5
     ea2:	9300      	str	r3, [sp, #0]
     ea4:	f240 6028 	movw	r0, #1576	; 0x628
     ea8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     eac:	f240 51c0 	movw	r1, #1472	; 0x5c0
     eb0:	f2c2 0100 	movt	r1, #8192	; 0x2000
     eb4:	f04f 0205 	mov.w	r2, #5
     eb8:	f240 53ac 	movw	r3, #1452	; 0x5ac
     ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ec0:	f001 fb12 	bl	24e8 <MSS_SPI_transfer_block>
			&master_tx_buffer,
			5, 	//5 bytes of command
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
     ec4:	687b      	ldr	r3, [r7, #4]
     ec6:	f103 33ff 	add.w	r3, r3, #4294967295
     eca:	607b      	str	r3, [r7, #4]
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	int i = 3;
	while(i) {
     ecc:	687b      	ldr	r3, [r7, #4]
     ece:	2b00      	cmp	r3, #0
     ed0:	d1e5      	bne.n	e9e <setupSPI+0x8e>
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     ed2:	f240 6028 	movw	r0, #1576	; 0x628
     ed6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     eda:	f04f 0100 	mov.w	r1, #0
     ede:	f001 fabb 	bl	2458 <MSS_SPI_clear_slave_select>


	//Enter Config Mode
	master_tx_buffer[0] = 0x80;
     ee2:	f240 53c0 	movw	r3, #1472	; 0x5c0
     ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eea:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     eee:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
     ef0:	f240 53c0 	movw	r3, #1472	; 0x5c0
     ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ef8:	f06f 023d 	mvn.w	r2, #61	; 0x3d
     efc:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     efe:	f240 53c0 	movw	r3, #1472	; 0x5c0
     f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f06:	f04f 0200 	mov.w	r2, #0
     f0a:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80;
     f0c:	f240 53c0 	movw	r3, #1472	; 0x5c0
     f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f14:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     f18:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x00;
     f1a:	f240 53c0 	movw	r3, #1472	; 0x5c0
     f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f22:	f04f 0200 	mov.w	r2, #0
     f26:	711a      	strb	r2, [r3, #4]
	
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     f28:	f240 6028 	movw	r0, #1576	; 0x628
     f2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f30:	f04f 0100 	mov.w	r1, #0
     f34:	f001 fa0c 	bl	2350 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
     f38:	f04f 0305 	mov.w	r3, #5
     f3c:	9300      	str	r3, [sp, #0]
     f3e:	f240 6028 	movw	r0, #1576	; 0x628
     f42:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f46:	f240 51c0 	movw	r1, #1472	; 0x5c0
     f4a:	f2c2 0100 	movt	r1, #8192	; 0x2000
     f4e:	f04f 0205 	mov.w	r2, #5
     f52:	f240 53ac 	movw	r3, #1452	; 0x5ac
     f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f5a:	f001 fac5 	bl	24e8 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		5, 	//5 bytes of command
		&master_rx_buffer,
		5	//5 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     f5e:	f240 6028 	movw	r0, #1576	; 0x628
     f62:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f66:	f04f 0100 	mov.w	r1, #0
     f6a:	f001 fa75 	bl	2458 <MSS_SPI_clear_slave_select>

	//Select Mode: Digital or Analog
	master_tx_buffer[0] = 0x80;
     f6e:	f240 53c0 	movw	r3, #1472	; 0x5c0
     f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f76:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     f7a:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x22;
     f7c:	f240 53c0 	movw	r3, #1472	; 0x5c0
     f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f84:	f04f 0222 	mov.w	r2, #34	; 0x22
     f88:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     f8a:	f240 53c0 	movw	r3, #1472	; 0x5c0
     f8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f92:	f04f 0200 	mov.w	r2, #0
     f96:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80; //0x01 = analog, 0x00 = digital
     f98:	f240 53c0 	movw	r3, #1472	; 0x5c0
     f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fa0:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     fa4:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xc0; //0x03 = lock mode
     fa6:	f240 53c0 	movw	r3, #1472	; 0x5c0
     faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fae:	f06f 023f 	mvn.w	r2, #63	; 0x3f
     fb2:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x00;
     fb4:	f240 53c0 	movw	r3, #1472	; 0x5c0
     fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fbc:	f04f 0200 	mov.w	r2, #0
     fc0:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x00;
     fc2:	f240 53c0 	movw	r3, #1472	; 0x5c0
     fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fca:	f04f 0200 	mov.w	r2, #0
     fce:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x00;
     fd0:	f240 53c0 	movw	r3, #1472	; 0x5c0
     fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fd8:	f04f 0200 	mov.w	r2, #0
     fdc:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x00;
     fde:	f240 53c0 	movw	r3, #1472	; 0x5c0
     fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fe6:	f04f 0200 	mov.w	r2, #0
     fea:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     fec:	f240 6028 	movw	r0, #1576	; 0x628
     ff0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ff4:	f04f 0100 	mov.w	r1, #0
     ff8:	f001 f9aa 	bl	2350 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
     ffc:	f04f 0309 	mov.w	r3, #9
    1000:	9300      	str	r3, [sp, #0]
    1002:	f240 6028 	movw	r0, #1576	; 0x628
    1006:	f2c2 0000 	movt	r0, #8192	; 0x2000
    100a:	f240 51c0 	movw	r1, #1472	; 0x5c0
    100e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1012:	f04f 0209 	mov.w	r2, #9
    1016:	f240 53ac 	movw	r3, #1452	; 0x5ac
    101a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    101e:	f001 fa63 	bl	24e8 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9,	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1022:	f240 6028 	movw	r0, #1576	; 0x628
    1026:	f2c2 0000 	movt	r0, #8192	; 0x2000
    102a:	f04f 0100 	mov.w	r1, #0
    102e:	f001 fa13 	bl	2458 <MSS_SPI_clear_slave_select>

	//Exit Config
	master_tx_buffer[0] = 0x80;
    1032:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1036:	f2c2 0300 	movt	r3, #8192	; 0x2000
    103a:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    103e:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
    1040:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1044:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1048:	f06f 023d 	mvn.w	r2, #61	; 0x3d
    104c:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
    104e:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1052:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1056:	f04f 0200 	mov.w	r2, #0
    105a:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x00;
    105c:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1060:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1064:	f04f 0200 	mov.w	r2, #0
    1068:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x5A;
    106a:	f240 53c0 	movw	r3, #1472	; 0x5c0
    106e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1072:	f04f 025a 	mov.w	r2, #90	; 0x5a
    1076:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x5A;
    1078:	f240 53c0 	movw	r3, #1472	; 0x5c0
    107c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1080:	f04f 025a 	mov.w	r2, #90	; 0x5a
    1084:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x5A;
    1086:	f240 53c0 	movw	r3, #1472	; 0x5c0
    108a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    108e:	f04f 025a 	mov.w	r2, #90	; 0x5a
    1092:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x5A;
    1094:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1098:	f2c2 0300 	movt	r3, #8192	; 0x2000
    109c:	f04f 025a 	mov.w	r2, #90	; 0x5a
    10a0:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x5A;
    10a2:	f240 53c0 	movw	r3, #1472	; 0x5c0
    10a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10aa:	f04f 025a 	mov.w	r2, #90	; 0x5a
    10ae:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    10b0:	f240 6028 	movw	r0, #1576	; 0x628
    10b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10b8:	f04f 0100 	mov.w	r1, #0
    10bc:	f001 f948 	bl	2350 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
    10c0:	f04f 0309 	mov.w	r3, #9
    10c4:	9300      	str	r3, [sp, #0]
    10c6:	f240 6028 	movw	r0, #1576	; 0x628
    10ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10ce:	f240 51c0 	movw	r1, #1472	; 0x5c0
    10d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    10d6:	f04f 0209 	mov.w	r2, #9
    10da:	f240 53ac 	movw	r3, #1452	; 0x5ac
    10de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e2:	f001 fa01 	bl	24e8 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9, 	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    10e6:	f240 6028 	movw	r0, #1576	; 0x628
    10ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10ee:	f04f 0100 	mov.w	r1, #0
    10f2:	f001 f9b1 	bl	2458 <MSS_SPI_clear_slave_select>

}
    10f6:	f107 0708 	add.w	r7, r7, #8
    10fa:	46bd      	mov	sp, r7
    10fc:	bd80      	pop	{r7, pc}
    10fe:	bf00      	nop

00001100 <changeSpeed>:
void changeSpeed( volatile uint32_t* speedPtr, int speed ){
    1100:	b480      	push	{r7}
    1102:	b083      	sub	sp, #12
    1104:	af00      	add	r7, sp, #0
    1106:	6078      	str	r0, [r7, #4]
    1108:	6039      	str	r1, [r7, #0]

	*speedPtr = speed;
    110a:	683a      	ldr	r2, [r7, #0]
    110c:	687b      	ldr	r3, [r7, #4]
    110e:	601a      	str	r2, [r3, #0]

	return;
}
    1110:	f107 070c 	add.w	r7, r7, #12
    1114:	46bd      	mov	sp, r7
    1116:	bc80      	pop	{r7}
    1118:	4770      	bx	lr
    111a:	bf00      	nop

0000111c <greenLED>:

void greenLED(void) {
    111c:	b580      	push	{r7, lr}
    111e:	b082      	sub	sp, #8
    1120:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    1122:	f04f 0300 	mov.w	r3, #0
    1126:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    1128:	f240 5064 	movw	r0, #1380	; 0x564
    112c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1130:	f240 2100 	movw	r1, #512	; 0x200
    1134:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1138:	f04f 0201 	mov.w	r2, #1
    113c:	f002 f800 	bl	3140 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    1140:	f240 5064 	movw	r0, #1380	; 0x564
    1144:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1148:	f002 f8c8 	bl	32dc <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    114c:	f240 5064 	movw	r0, #1380	; 0x564
    1150:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1154:	f04f 0100 	mov.w	r1, #0
    1158:	f002 f918 	bl	338c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    115c:	f240 5064 	movw	r0, #1380	; 0x564
    1160:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1164:	6879      	ldr	r1, [r7, #4]
    1166:	f002 fa1d 	bl	35a4 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    116a:	f240 5064 	movw	r0, #1380	; 0x564
    116e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1172:	f04f 0100 	mov.w	r1, #0
    1176:	f002 f98d 	bl	3494 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    117a:	f240 5064 	movw	r0, #1380	; 0x564
    117e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1182:	f04f 0100 	mov.w	r1, #0
    1186:	f002 f901 	bl	338c <SPI_set_slave_select>
	master_tx_frame_led = G;
    118a:	f240 0300 	movw	r3, #0
    118e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    1192:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1194:	f240 5064 	movw	r0, #1380	; 0x564
    1198:	f2c2 0000 	movt	r0, #8192	; 0x2000
    119c:	6879      	ldr	r1, [r7, #4]
    119e:	f002 fa01 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = G;
    11a2:	f240 0300 	movw	r3, #0
    11a6:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    11aa:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11ac:	f240 5064 	movw	r0, #1380	; 0x564
    11b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11b4:	6879      	ldr	r1, [r7, #4]
    11b6:	f002 f9f5 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = G;
    11ba:	f240 0300 	movw	r3, #0
    11be:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    11c2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11c4:	f240 5064 	movw	r0, #1380	; 0x564
    11c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11cc:	6879      	ldr	r1, [r7, #4]
    11ce:	f002 f9e9 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = G;
    11d2:	f240 0300 	movw	r3, #0
    11d6:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    11da:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11dc:	f240 5064 	movw	r0, #1380	; 0x564
    11e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11e4:	6879      	ldr	r1, [r7, #4]
    11e6:	f002 f9dd 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = G;
    11ea:	f240 0300 	movw	r3, #0
    11ee:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    11f2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11f4:	f240 5064 	movw	r0, #1380	; 0x564
    11f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11fc:	6879      	ldr	r1, [r7, #4]
    11fe:	f002 f9d1 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = G;
    1202:	f240 0300 	movw	r3, #0
    1206:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    120a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    120c:	f240 5064 	movw	r0, #1380	; 0x564
    1210:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1214:	6879      	ldr	r1, [r7, #4]
    1216:	f002 f9c5 	bl	35a4 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    121a:	f240 5064 	movw	r0, #1380	; 0x564
    121e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1222:	f04f 0100 	mov.w	r1, #0
    1226:	f002 f935 	bl	3494 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    122a:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    122e:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1230:	f240 5064 	movw	r0, #1380	; 0x564
    1234:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1238:	f04f 0100 	mov.w	r1, #0
    123c:	f002 f8a6 	bl	338c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1240:	f240 5064 	movw	r0, #1380	; 0x564
    1244:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1248:	6879      	ldr	r1, [r7, #4]
    124a:	f002 f9ab 	bl	35a4 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    124e:	f240 5064 	movw	r0, #1380	; 0x564
    1252:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1256:	f04f 0100 	mov.w	r1, #0
    125a:	f002 f91b 	bl	3494 <SPI_clear_slave_select>
}
    125e:	f107 0708 	add.w	r7, r7, #8
    1262:	46bd      	mov	sp, r7
    1264:	bd80      	pop	{r7, pc}
    1266:	bf00      	nop

00001268 <redLED>:

void redLED(void) {
    1268:	b580      	push	{r7, lr}
    126a:	b082      	sub	sp, #8
    126c:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    126e:	f04f 0300 	mov.w	r3, #0
    1272:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    1274:	f240 5064 	movw	r0, #1380	; 0x564
    1278:	f2c2 0000 	movt	r0, #8192	; 0x2000
    127c:	f240 2100 	movw	r1, #512	; 0x200
    1280:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1284:	f04f 0201 	mov.w	r2, #1
    1288:	f001 ff5a 	bl	3140 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    128c:	f240 5064 	movw	r0, #1380	; 0x564
    1290:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1294:	f002 f822 	bl	32dc <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1298:	f240 5064 	movw	r0, #1380	; 0x564
    129c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12a0:	f04f 0100 	mov.w	r1, #0
    12a4:	f002 f872 	bl	338c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12a8:	f240 5064 	movw	r0, #1380	; 0x564
    12ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12b0:	6879      	ldr	r1, [r7, #4]
    12b2:	f002 f977 	bl	35a4 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12b6:	f240 5064 	movw	r0, #1380	; 0x564
    12ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12be:	f04f 0100 	mov.w	r1, #0
    12c2:	f002 f8e7 	bl	3494 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12c6:	f240 5064 	movw	r0, #1380	; 0x564
    12ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12ce:	f04f 0100 	mov.w	r1, #0
    12d2:	f002 f85b 	bl	338c <SPI_set_slave_select>
	master_tx_frame_led = R;
    12d6:	f240 03ff 	movw	r3, #255	; 0xff
    12da:	f6cf 7300 	movt	r3, #65280	; 0xff00
    12de:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12e0:	f240 5064 	movw	r0, #1380	; 0x564
    12e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12e8:	6879      	ldr	r1, [r7, #4]
    12ea:	f002 f95b 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = R;
    12ee:	f240 03ff 	movw	r3, #255	; 0xff
    12f2:	f6cf 7300 	movt	r3, #65280	; 0xff00
    12f6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12f8:	f240 5064 	movw	r0, #1380	; 0x564
    12fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1300:	6879      	ldr	r1, [r7, #4]
    1302:	f002 f94f 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = R;
    1306:	f240 03ff 	movw	r3, #255	; 0xff
    130a:	f6cf 7300 	movt	r3, #65280	; 0xff00
    130e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1310:	f240 5064 	movw	r0, #1380	; 0x564
    1314:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1318:	6879      	ldr	r1, [r7, #4]
    131a:	f002 f943 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = R;
    131e:	f240 03ff 	movw	r3, #255	; 0xff
    1322:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1326:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1328:	f240 5064 	movw	r0, #1380	; 0x564
    132c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1330:	6879      	ldr	r1, [r7, #4]
    1332:	f002 f937 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = R;
    1336:	f240 03ff 	movw	r3, #255	; 0xff
    133a:	f6cf 7300 	movt	r3, #65280	; 0xff00
    133e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1340:	f240 5064 	movw	r0, #1380	; 0x564
    1344:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1348:	6879      	ldr	r1, [r7, #4]
    134a:	f002 f92b 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = R;
    134e:	f240 03ff 	movw	r3, #255	; 0xff
    1352:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1356:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1358:	f240 5064 	movw	r0, #1380	; 0x564
    135c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1360:	6879      	ldr	r1, [r7, #4]
    1362:	f002 f91f 	bl	35a4 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1366:	f240 5064 	movw	r0, #1380	; 0x564
    136a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    136e:	f04f 0100 	mov.w	r1, #0
    1372:	f002 f88f 	bl	3494 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    1376:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    137a:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    137c:	f240 5064 	movw	r0, #1380	; 0x564
    1380:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1384:	f04f 0100 	mov.w	r1, #0
    1388:	f002 f800 	bl	338c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    138c:	f240 5064 	movw	r0, #1380	; 0x564
    1390:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1394:	6879      	ldr	r1, [r7, #4]
    1396:	f002 f905 	bl	35a4 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    139a:	f240 5064 	movw	r0, #1380	; 0x564
    139e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13a2:	f04f 0100 	mov.w	r1, #0
    13a6:	f002 f875 	bl	3494 <SPI_clear_slave_select>
}
    13aa:	f107 0708 	add.w	r7, r7, #8
    13ae:	46bd      	mov	sp, r7
    13b0:	bd80      	pop	{r7, pc}
    13b2:	bf00      	nop

000013b4 <yellowLED>:
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void yellowLED(void) {
    13b4:	b580      	push	{r7, lr}
    13b6:	b082      	sub	sp, #8
    13b8:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    13ba:	f04f 0300 	mov.w	r3, #0
    13be:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    13c0:	f240 5064 	movw	r0, #1380	; 0x564
    13c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13c8:	f240 2100 	movw	r1, #512	; 0x200
    13cc:	f2c4 0105 	movt	r1, #16389	; 0x4005
    13d0:	f04f 0201 	mov.w	r2, #1
    13d4:	f001 feb4 	bl	3140 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    13d8:	f240 5064 	movw	r0, #1380	; 0x564
    13dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13e0:	f001 ff7c 	bl	32dc <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    13e4:	f240 5064 	movw	r0, #1380	; 0x564
    13e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13ec:	f04f 0100 	mov.w	r1, #0
    13f0:	f001 ffcc 	bl	338c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    13f4:	f240 5064 	movw	r0, #1380	; 0x564
    13f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13fc:	6879      	ldr	r1, [r7, #4]
    13fe:	f002 f8d1 	bl	35a4 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1402:	f240 5064 	movw	r0, #1380	; 0x564
    1406:	f2c2 0000 	movt	r0, #8192	; 0x2000
    140a:	f04f 0100 	mov.w	r1, #0
    140e:	f002 f841 	bl	3494 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1412:	f240 5064 	movw	r0, #1380	; 0x564
    1416:	f2c2 0000 	movt	r0, #8192	; 0x2000
    141a:	f04f 0100 	mov.w	r1, #0
    141e:	f001 ffb5 	bl	338c <SPI_set_slave_select>
	master_tx_frame_led = Y;
    1422:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    1426:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1428:	f240 5064 	movw	r0, #1380	; 0x564
    142c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1430:	6879      	ldr	r1, [r7, #4]
    1432:	f002 f8b7 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    1436:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    143a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    143c:	f240 5064 	movw	r0, #1380	; 0x564
    1440:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1444:	6879      	ldr	r1, [r7, #4]
    1446:	f002 f8ad 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    144a:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    144e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1450:	f240 5064 	movw	r0, #1380	; 0x564
    1454:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1458:	6879      	ldr	r1, [r7, #4]
    145a:	f002 f8a3 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    145e:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    1462:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1464:	f240 5064 	movw	r0, #1380	; 0x564
    1468:	f2c2 0000 	movt	r0, #8192	; 0x2000
    146c:	6879      	ldr	r1, [r7, #4]
    146e:	f002 f899 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    1472:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    1476:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1478:	f240 5064 	movw	r0, #1380	; 0x564
    147c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1480:	6879      	ldr	r1, [r7, #4]
    1482:	f002 f88f 	bl	35a4 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    1486:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    148a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    148c:	f240 5064 	movw	r0, #1380	; 0x564
    1490:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1494:	6879      	ldr	r1, [r7, #4]
    1496:	f002 f885 	bl	35a4 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    149a:	f240 5064 	movw	r0, #1380	; 0x564
    149e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14a2:	f04f 0100 	mov.w	r1, #0
    14a6:	f001 fff5 	bl	3494 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    14aa:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    14ae:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    14b0:	f240 5064 	movw	r0, #1380	; 0x564
    14b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14b8:	f04f 0100 	mov.w	r1, #0
    14bc:	f001 ff66 	bl	338c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    14c0:	f240 5064 	movw	r0, #1380	; 0x564
    14c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14c8:	6879      	ldr	r1, [r7, #4]
    14ca:	f002 f86b 	bl	35a4 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    14ce:	f240 5064 	movw	r0, #1380	; 0x564
    14d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14d6:	f04f 0100 	mov.w	r1, #0
    14da:	f001 ffdb 	bl	3494 <SPI_clear_slave_select>
}
    14de:	f107 0708 	add.w	r7, r7, #8
    14e2:	46bd      	mov	sp, r7
    14e4:	bd80      	pop	{r7, pc}
    14e6:	bf00      	nop

000014e8 <uart1_rx_handler>:


//UART interrupt handler for xBee module
void uart1_rx_handler( mss_uart_instance_t * this_uart) {
    14e8:	b580      	push	{r7, lr}
    14ea:	b088      	sub	sp, #32
    14ec:	af00      	add	r7, sp, #0
    14ee:	6078      	str	r0, [r7, #4]
	uint8_t receive[16] = { };
    14f0:	f107 0308 	add.w	r3, r7, #8
    14f4:	f04f 0200 	mov.w	r2, #0
    14f8:	601a      	str	r2, [r3, #0]
    14fa:	f103 0304 	add.w	r3, r3, #4
    14fe:	f04f 0200 	mov.w	r2, #0
    1502:	601a      	str	r2, [r3, #0]
    1504:	f103 0304 	add.w	r3, r3, #4
    1508:	f04f 0200 	mov.w	r2, #0
    150c:	601a      	str	r2, [r3, #0]
    150e:	f103 0304 	add.w	r3, r3, #4
    1512:	f04f 0200 	mov.w	r2, #0
    1516:	601a      	str	r2, [r3, #0]
    1518:	f103 0304 	add.w	r3, r3, #4
	int rx_size =  MSS_UART_get_rx(this_uart, receive, sizeof(receive));
    151c:	f107 0308 	add.w	r3, r7, #8
    1520:	6878      	ldr	r0, [r7, #4]
    1522:	4619      	mov	r1, r3
    1524:	f04f 0210 	mov.w	r2, #16
    1528:	f000 fae0 	bl	1aec <MSS_UART_get_rx>
    152c:	4603      	mov	r3, r0
    152e:	61bb      	str	r3, [r7, #24]
	if (rx_size) {

	}
	int type =  receive[4];
    1530:	7b3b      	ldrb	r3, [r7, #12]
    1532:	61fb      	str	r3, [r7, #28]
	if (type == 1){
    1534:	69fb      	ldr	r3, [r7, #28]
    1536:	2b01      	cmp	r3, #1
    1538:	d106      	bne.n	1548 <uart1_rx_handler+0x60>
		printf("1\r\n");
    153a:	f245 50ac 	movw	r0, #21932	; 0x55ac
    153e:	f2c0 0000 	movt	r0, #0
    1542:	f002 fb0b 	bl	3b5c <puts>
    1546:	e012      	b.n	156e <uart1_rx_handler+0x86>
		//HANDLE CASES FOR POWERUPS HERE
	}
	else if (type == 2) {
    1548:	69fb      	ldr	r3, [r7, #28]
    154a:	2b02      	cmp	r3, #2
    154c:	d106      	bne.n	155c <uart1_rx_handler+0x74>
		printf("2\r\n");
    154e:	f245 50b0 	movw	r0, #21936	; 0x55b0
    1552:	f2c0 0000 	movt	r0, #0
    1556:	f002 fb01 	bl	3b5c <puts>
    155a:	e008      	b.n	156e <uart1_rx_handler+0x86>
	}
	else if (type == 3) {
    155c:	69fb      	ldr	r3, [r7, #28]
    155e:	2b03      	cmp	r3, #3
    1560:	d105      	bne.n	156e <uart1_rx_handler+0x86>
		printf("3\r\n");
    1562:	f245 50b4 	movw	r0, #21940	; 0x55b4
    1566:	f2c0 0000 	movt	r0, #0
    156a:	f002 faf7 	bl	3b5c <puts>
	}
	reset();
    156e:	f000 f83d 	bl	15ec <reset>

}
    1572:	f107 0720 	add.w	r7, r7, #32
    1576:	46bd      	mov	sp, r7
    1578:	bd80      	pop	{r7, pc}
    157a:	bf00      	nop

0000157c <printToXBee>:
void printToXBee() {
    157c:	b580      	push	{r7, lr}
    157e:	b084      	sub	sp, #16
    1580:	af00      	add	r7, sp, #0
	 uint8_t health_msg[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
    1582:	f04f 0300 	mov.w	r3, #0
    1586:	713b      	strb	r3, [r7, #4]
    1588:	f04f 0300 	mov.w	r3, #0
    158c:	717b      	strb	r3, [r7, #5]
    158e:	f04f 0300 	mov.w	r3, #0
    1592:	71bb      	strb	r3, [r7, #6]
    1594:	f04f 0300 	mov.w	r3, #0
    1598:	71fb      	strb	r3, [r7, #7]
    159a:	f04f 0300 	mov.w	r3, #0
    159e:	723b      	strb	r3, [r7, #8]
    15a0:	f04f 0300 	mov.w	r3, #0
    15a4:	727b      	strb	r3, [r7, #9]
    15a6:	f04f 0300 	mov.w	r3, #0
    15aa:	72bb      	strb	r3, [r7, #10]
    15ac:	f04f 0300 	mov.w	r3, #0
    15b0:	72fb      	strb	r3, [r7, #11]
    15b2:	f04f 0300 	mov.w	r3, #0
    15b6:	733b      	strb	r3, [r7, #12]
    15b8:	f04f 0300 	mov.w	r3, #0
    15bc:	737b      	strb	r3, [r7, #13]
	 health_msg[4] = myTank.health;
    15be:	f240 53cc 	movw	r3, #1484	; 0x5cc
    15c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15c6:	685b      	ldr	r3, [r3, #4]
    15c8:	b2db      	uxtb	r3, r3
    15ca:	723b      	strb	r3, [r7, #8]
	 MSS_UART_polled_tx(&g_mss_uart1, health_msg, sizeof(health_msg) );
    15cc:	f107 0304 	add.w	r3, r7, #4
    15d0:	f240 50d8 	movw	r0, #1496	; 0x5d8
    15d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15d8:	4619      	mov	r1, r3
    15da:	f04f 020a 	mov.w	r2, #10
    15de:	f000 fa13 	bl	1a08 <MSS_UART_polled_tx>
}
    15e2:	f107 0710 	add.w	r7, r7, #16
    15e6:	46bd      	mov	sp, r7
    15e8:	bd80      	pop	{r7, pc}
    15ea:	bf00      	nop

000015ec <reset>:
	for ( dC = 0; dC < time; dC++ ){
		temp = dC;
	}
}

void reset() {
    15ec:	b580      	push	{r7, lr}
    15ee:	af00      	add	r7, sp, #0
	myTank.health = myTank.MAX_HEALTH;
    15f0:	f240 53cc 	movw	r3, #1484	; 0x5cc
    15f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15f8:	681a      	ldr	r2, [r3, #0]
    15fa:	f240 53cc 	movw	r3, #1484	; 0x5cc
    15fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1602:	605a      	str	r2, [r3, #4]
	greenLED();
    1604:	f7ff fd8a 	bl	111c <greenLED>
	printToXBee();
    1608:	f7ff ffb8 	bl	157c <printToXBee>

}
    160c:	bd80      	pop	{r7, pc}
    160e:	bf00      	nop

00001610 <getHit>:
void getHit( ) {
    1610:	b580      	push	{r7, lr}
    1612:	af00      	add	r7, sp, #0

    if (myTank.health == 0) {
    1614:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1618:	f2c2 0300 	movt	r3, #8192	; 0x2000
    161c:	685b      	ldr	r3, [r3, #4]
    161e:	2b00      	cmp	r3, #0
    1620:	d00e      	beq.n	1640 <getHit+0x30>
    	return;
    }

    myTank.health = myTank.health - 5;
    1622:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1626:	f2c2 0300 	movt	r3, #8192	; 0x2000
    162a:	685b      	ldr	r3, [r3, #4]
    162c:	f1a3 0205 	sub.w	r2, r3, #5
    1630:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1638:	605a      	str	r2, [r3, #4]
	printToXBee();
    163a:	f7ff ff9f 	bl	157c <printToXBee>
    163e:	e000      	b.n	1642 <getHit+0x32>

}
void getHit( ) {

    if (myTank.health == 0) {
    	return;
    1640:	bf00      	nop
    }

    myTank.health = myTank.health - 5;
	printToXBee();
}
    1642:	bd80      	pop	{r7, pc}

00001644 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    1644:	b480      	push	{r7}
    1646:	b083      	sub	sp, #12
    1648:	af00      	add	r7, sp, #0
    164a:	6078      	str	r0, [r7, #4]
    return -1;
    164c:	f04f 33ff 	mov.w	r3, #4294967295
}
    1650:	4618      	mov	r0, r3
    1652:	f107 070c 	add.w	r7, r7, #12
    1656:	46bd      	mov	sp, r7
    1658:	bc80      	pop	{r7}
    165a:	4770      	bx	lr

0000165c <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    165c:	b480      	push	{r7}
    165e:	b083      	sub	sp, #12
    1660:	af00      	add	r7, sp, #0
    1662:	6078      	str	r0, [r7, #4]
    1664:	e7fe      	b.n	1664 <_exit+0x8>
    1666:	bf00      	nop

00001668 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    1668:	b480      	push	{r7}
    166a:	b083      	sub	sp, #12
    166c:	af00      	add	r7, sp, #0
    166e:	6078      	str	r0, [r7, #4]
    1670:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    1672:	683b      	ldr	r3, [r7, #0]
    1674:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    1678:	605a      	str	r2, [r3, #4]
    return 0;
    167a:	f04f 0300 	mov.w	r3, #0
}
    167e:	4618      	mov	r0, r3
    1680:	f107 070c 	add.w	r7, r7, #12
    1684:	46bd      	mov	sp, r7
    1686:	bc80      	pop	{r7}
    1688:	4770      	bx	lr
    168a:	bf00      	nop

0000168c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    168c:	b480      	push	{r7}
    168e:	b083      	sub	sp, #12
    1690:	af00      	add	r7, sp, #0
    1692:	6078      	str	r0, [r7, #4]
    return 1;
    1694:	f04f 0301 	mov.w	r3, #1
}
    1698:	4618      	mov	r0, r3
    169a:	f107 070c 	add.w	r7, r7, #12
    169e:	46bd      	mov	sp, r7
    16a0:	bc80      	pop	{r7}
    16a2:	4770      	bx	lr

000016a4 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    16a4:	b480      	push	{r7}
    16a6:	b085      	sub	sp, #20
    16a8:	af00      	add	r7, sp, #0
    16aa:	60f8      	str	r0, [r7, #12]
    16ac:	60b9      	str	r1, [r7, #8]
    16ae:	607a      	str	r2, [r7, #4]
    return 0;
    16b0:	f04f 0300 	mov.w	r3, #0
}
    16b4:	4618      	mov	r0, r3
    16b6:	f107 0714 	add.w	r7, r7, #20
    16ba:	46bd      	mov	sp, r7
    16bc:	bc80      	pop	{r7}
    16be:	4770      	bx	lr

000016c0 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    16c0:	b480      	push	{r7}
    16c2:	b085      	sub	sp, #20
    16c4:	af00      	add	r7, sp, #0
    16c6:	60f8      	str	r0, [r7, #12]
    16c8:	60b9      	str	r1, [r7, #8]
    16ca:	607a      	str	r2, [r7, #4]
    return 0;
    16cc:	f04f 0300 	mov.w	r3, #0
}
    16d0:	4618      	mov	r0, r3
    16d2:	f107 0714 	add.w	r7, r7, #20
    16d6:	46bd      	mov	sp, r7
    16d8:	bc80      	pop	{r7}
    16da:	4770      	bx	lr

000016dc <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    16dc:	b480      	push	{r7}
    16de:	b085      	sub	sp, #20
    16e0:	af00      	add	r7, sp, #0
    16e2:	60f8      	str	r0, [r7, #12]
    16e4:	60b9      	str	r1, [r7, #8]
    16e6:	607a      	str	r2, [r7, #4]
    16e8:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
    16ea:	f04f 0300 	mov.w	r3, #0
#endif  /* ACTEL_STDIO_THRU_UART */
}
    16ee:	4618      	mov	r0, r3
    16f0:	f107 0714 	add.w	r7, r7, #20
    16f4:	46bd      	mov	sp, r7
    16f6:	bc80      	pop	{r7}
    16f8:	4770      	bx	lr
    16fa:	bf00      	nop

000016fc <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    16fc:	b580      	push	{r7, lr}
    16fe:	b084      	sub	sp, #16
    1700:	af00      	add	r7, sp, #0
    1702:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    1704:	f240 532c 	movw	r3, #1324	; 0x52c
    1708:	f2c2 0300 	movt	r3, #8192	; 0x2000
    170c:	681b      	ldr	r3, [r3, #0]
    170e:	2b00      	cmp	r3, #0
    1710:	d108      	bne.n	1724 <_sbrk+0x28>
    {
      heap_end = &_end;
    1712:	f240 532c 	movw	r3, #1324	; 0x52c
    1716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    171a:	f240 7238 	movw	r2, #1848	; 0x738
    171e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1722:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    1724:	f240 532c 	movw	r3, #1324	; 0x52c
    1728:	f2c2 0300 	movt	r3, #8192	; 0x2000
    172c:	681b      	ldr	r3, [r3, #0]
    172e:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1730:	f3ef 8308 	mrs	r3, MSP
    1734:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    1736:	f240 532c 	movw	r3, #1324	; 0x52c
    173a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    173e:	681a      	ldr	r2, [r3, #0]
    1740:	687b      	ldr	r3, [r7, #4]
    1742:	441a      	add	r2, r3
    1744:	68fb      	ldr	r3, [r7, #12]
    1746:	429a      	cmp	r2, r3
    1748:	d90f      	bls.n	176a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    174a:	f04f 0000 	mov.w	r0, #0
    174e:	f04f 0101 	mov.w	r1, #1
    1752:	f245 52b8 	movw	r2, #21944	; 0x55b8
    1756:	f2c0 0200 	movt	r2, #0
    175a:	f04f 0319 	mov.w	r3, #25
    175e:	f7ff ffbd 	bl	16dc <_write_r>
      _exit (1);
    1762:	f04f 0001 	mov.w	r0, #1
    1766:	f7ff ff79 	bl	165c <_exit>
    }
  
    heap_end += incr;
    176a:	f240 532c 	movw	r3, #1324	; 0x52c
    176e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1772:	681a      	ldr	r2, [r3, #0]
    1774:	687b      	ldr	r3, [r7, #4]
    1776:	441a      	add	r2, r3
    1778:	f240 532c 	movw	r3, #1324	; 0x52c
    177c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1780:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    1782:	68bb      	ldr	r3, [r7, #8]
}
    1784:	4618      	mov	r0, r3
    1786:	f107 0710 	add.w	r7, r7, #16
    178a:	46bd      	mov	sp, r7
    178c:	bd80      	pop	{r7, pc}
    178e:	bf00      	nop

00001790 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1790:	b480      	push	{r7}
    1792:	b083      	sub	sp, #12
    1794:	af00      	add	r7, sp, #0
    1796:	4603      	mov	r3, r0
    1798:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    179a:	f24e 1300 	movw	r3, #57600	; 0xe100
    179e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    17a2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    17a6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    17aa:	88f9      	ldrh	r1, [r7, #6]
    17ac:	f001 011f 	and.w	r1, r1, #31
    17b0:	f04f 0001 	mov.w	r0, #1
    17b4:	fa00 f101 	lsl.w	r1, r0, r1
    17b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    17bc:	f107 070c 	add.w	r7, r7, #12
    17c0:	46bd      	mov	sp, r7
    17c2:	bc80      	pop	{r7}
    17c4:	4770      	bx	lr
    17c6:	bf00      	nop

000017c8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    17c8:	b480      	push	{r7}
    17ca:	b083      	sub	sp, #12
    17cc:	af00      	add	r7, sp, #0
    17ce:	4603      	mov	r3, r0
    17d0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    17d2:	f24e 1300 	movw	r3, #57600	; 0xe100
    17d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    17da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    17de:	ea4f 1252 	mov.w	r2, r2, lsr #5
    17e2:	88f9      	ldrh	r1, [r7, #6]
    17e4:	f001 011f 	and.w	r1, r1, #31
    17e8:	f04f 0001 	mov.w	r0, #1
    17ec:	fa00 f101 	lsl.w	r1, r0, r1
    17f0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    17f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    17f8:	f107 070c 	add.w	r7, r7, #12
    17fc:	46bd      	mov	sp, r7
    17fe:	bc80      	pop	{r7}
    1800:	4770      	bx	lr
    1802:	bf00      	nop

00001804 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1804:	b580      	push	{r7, lr}
    1806:	b088      	sub	sp, #32
    1808:	af00      	add	r7, sp, #0
    180a:	60f8      	str	r0, [r7, #12]
    180c:	60b9      	str	r1, [r7, #8]
    180e:	4613      	mov	r3, r2
    1810:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1812:	f04f 0301 	mov.w	r3, #1
    1816:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1818:	f04f 0300 	mov.w	r3, #0
    181c:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    181e:	68fa      	ldr	r2, [r7, #12]
    1820:	f240 6300 	movw	r3, #1536	; 0x600
    1824:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1828:	429a      	cmp	r2, r3
    182a:	d007      	beq.n	183c <MSS_UART_init+0x38>
    182c:	68fa      	ldr	r2, [r7, #12]
    182e:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1832:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1836:	429a      	cmp	r2, r3
    1838:	d000      	beq.n	183c <MSS_UART_init+0x38>
    183a:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    183c:	68bb      	ldr	r3, [r7, #8]
    183e:	2b00      	cmp	r3, #0
    1840:	d100      	bne.n	1844 <MSS_UART_init+0x40>
    1842:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1844:	f001 ff44 	bl	36d0 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1848:	68fa      	ldr	r2, [r7, #12]
    184a:	f240 6300 	movw	r3, #1536	; 0x600
    184e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1852:	429a      	cmp	r2, r3
    1854:	d12e      	bne.n	18b4 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1856:	68fb      	ldr	r3, [r7, #12]
    1858:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    185c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    185e:	68fb      	ldr	r3, [r7, #12]
    1860:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1864:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1866:	68fb      	ldr	r3, [r7, #12]
    1868:	f04f 020a 	mov.w	r2, #10
    186c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    186e:	f240 0314 	movw	r3, #20
    1872:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1876:	681b      	ldr	r3, [r3, #0]
    1878:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    187a:	f242 0300 	movw	r3, #8192	; 0x2000
    187e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1882:	f242 0200 	movw	r2, #8192	; 0x2000
    1886:	f2ce 0204 	movt	r2, #57348	; 0xe004
    188a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    188c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1890:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1892:	f04f 000a 	mov.w	r0, #10
    1896:	f7ff ff97 	bl	17c8 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    189a:	f242 0300 	movw	r3, #8192	; 0x2000
    189e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    18a2:	f242 0200 	movw	r2, #8192	; 0x2000
    18a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    18aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
    18ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    18b0:	631a      	str	r2, [r3, #48]	; 0x30
    18b2:	e031      	b.n	1918 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    18b4:	68fa      	ldr	r2, [r7, #12]
    18b6:	f240 0300 	movw	r3, #0
    18ba:	f2c4 0301 	movt	r3, #16385	; 0x4001
    18be:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    18c0:	68fa      	ldr	r2, [r7, #12]
    18c2:	f240 0300 	movw	r3, #0
    18c6:	f2c4 2320 	movt	r3, #16928	; 0x4220
    18ca:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    18cc:	68fb      	ldr	r3, [r7, #12]
    18ce:	f04f 020b 	mov.w	r2, #11
    18d2:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    18d4:	f240 0318 	movw	r3, #24
    18d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18dc:	681b      	ldr	r3, [r3, #0]
    18de:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    18e0:	f242 0300 	movw	r3, #8192	; 0x2000
    18e4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    18e8:	f242 0200 	movw	r2, #8192	; 0x2000
    18ec:	f2ce 0204 	movt	r2, #57348	; 0xe004
    18f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    18f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    18f6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    18f8:	f04f 000b 	mov.w	r0, #11
    18fc:	f7ff ff64 	bl	17c8 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1900:	f242 0300 	movw	r3, #8192	; 0x2000
    1904:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1908:	f242 0200 	movw	r2, #8192	; 0x2000
    190c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1910:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1912:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1916:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1918:	68fb      	ldr	r3, [r7, #12]
    191a:	681b      	ldr	r3, [r3, #0]
    191c:	f04f 0200 	mov.w	r2, #0
    1920:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1922:	68bb      	ldr	r3, [r7, #8]
    1924:	2b00      	cmp	r3, #0
    1926:	d021      	beq.n	196c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1928:	69ba      	ldr	r2, [r7, #24]
    192a:	68bb      	ldr	r3, [r7, #8]
    192c:	fbb2 f3f3 	udiv	r3, r2, r3
    1930:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1932:	69fb      	ldr	r3, [r7, #28]
    1934:	f003 0308 	and.w	r3, r3, #8
    1938:	2b00      	cmp	r3, #0
    193a:	d006      	beq.n	194a <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    193c:	69fb      	ldr	r3, [r7, #28]
    193e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1942:	f103 0301 	add.w	r3, r3, #1
    1946:	61fb      	str	r3, [r7, #28]
    1948:	e003      	b.n	1952 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    194a:	69fb      	ldr	r3, [r7, #28]
    194c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1950:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1952:	69fa      	ldr	r2, [r7, #28]
    1954:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1958:	429a      	cmp	r2, r3
    195a:	d900      	bls.n	195e <MSS_UART_init+0x15a>
    195c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    195e:	69fa      	ldr	r2, [r7, #28]
    1960:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1964:	429a      	cmp	r2, r3
    1966:	d801      	bhi.n	196c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1968:	69fb      	ldr	r3, [r7, #28]
    196a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    196c:	68fb      	ldr	r3, [r7, #12]
    196e:	685b      	ldr	r3, [r3, #4]
    1970:	f04f 0201 	mov.w	r2, #1
    1974:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1978:	68fb      	ldr	r3, [r7, #12]
    197a:	681b      	ldr	r3, [r3, #0]
    197c:	8afa      	ldrh	r2, [r7, #22]
    197e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1982:	b292      	uxth	r2, r2
    1984:	b2d2      	uxtb	r2, r2
    1986:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1988:	68fb      	ldr	r3, [r7, #12]
    198a:	681b      	ldr	r3, [r3, #0]
    198c:	8afa      	ldrh	r2, [r7, #22]
    198e:	b2d2      	uxtb	r2, r2
    1990:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1992:	68fb      	ldr	r3, [r7, #12]
    1994:	685b      	ldr	r3, [r3, #4]
    1996:	f04f 0200 	mov.w	r2, #0
    199a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    199e:	68fb      	ldr	r3, [r7, #12]
    19a0:	681b      	ldr	r3, [r3, #0]
    19a2:	79fa      	ldrb	r2, [r7, #7]
    19a4:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    19a6:	68fb      	ldr	r3, [r7, #12]
    19a8:	681b      	ldr	r3, [r3, #0]
    19aa:	f04f 020e 	mov.w	r2, #14
    19ae:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    19b0:	68fb      	ldr	r3, [r7, #12]
    19b2:	685b      	ldr	r3, [r3, #4]
    19b4:	f04f 0200 	mov.w	r2, #0
    19b8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    19bc:	68fb      	ldr	r3, [r7, #12]
    19be:	f04f 0200 	mov.w	r2, #0
    19c2:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    19c4:	68fb      	ldr	r3, [r7, #12]
    19c6:	f04f 0200 	mov.w	r2, #0
    19ca:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    19cc:	68fb      	ldr	r3, [r7, #12]
    19ce:	f04f 0200 	mov.w	r2, #0
    19d2:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    19d4:	68fb      	ldr	r3, [r7, #12]
    19d6:	f04f 0200 	mov.w	r2, #0
    19da:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    19dc:	68fa      	ldr	r2, [r7, #12]
    19de:	f641 43e5 	movw	r3, #7397	; 0x1ce5
    19e2:	f2c0 0300 	movt	r3, #0
    19e6:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    19e8:	68fb      	ldr	r3, [r7, #12]
    19ea:	f04f 0200 	mov.w	r2, #0
    19ee:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    19f0:	68fb      	ldr	r3, [r7, #12]
    19f2:	f04f 0200 	mov.w	r2, #0
    19f6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    19f8:	68fb      	ldr	r3, [r7, #12]
    19fa:	f04f 0200 	mov.w	r2, #0
    19fe:	729a      	strb	r2, [r3, #10]
}
    1a00:	f107 0720 	add.w	r7, r7, #32
    1a04:	46bd      	mov	sp, r7
    1a06:	bd80      	pop	{r7, pc}

00001a08 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1a08:	b480      	push	{r7}
    1a0a:	b089      	sub	sp, #36	; 0x24
    1a0c:	af00      	add	r7, sp, #0
    1a0e:	60f8      	str	r0, [r7, #12]
    1a10:	60b9      	str	r1, [r7, #8]
    1a12:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1a14:	f04f 0300 	mov.w	r3, #0
    1a18:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1a1a:	68fa      	ldr	r2, [r7, #12]
    1a1c:	f240 6300 	movw	r3, #1536	; 0x600
    1a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a24:	429a      	cmp	r2, r3
    1a26:	d007      	beq.n	1a38 <MSS_UART_polled_tx+0x30>
    1a28:	68fa      	ldr	r2, [r7, #12]
    1a2a:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a32:	429a      	cmp	r2, r3
    1a34:	d000      	beq.n	1a38 <MSS_UART_polled_tx+0x30>
    1a36:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1a38:	68bb      	ldr	r3, [r7, #8]
    1a3a:	2b00      	cmp	r3, #0
    1a3c:	d100      	bne.n	1a40 <MSS_UART_polled_tx+0x38>
    1a3e:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1a40:	687b      	ldr	r3, [r7, #4]
    1a42:	2b00      	cmp	r3, #0
    1a44:	d100      	bne.n	1a48 <MSS_UART_polled_tx+0x40>
    1a46:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1a48:	68fa      	ldr	r2, [r7, #12]
    1a4a:	f240 6300 	movw	r3, #1536	; 0x600
    1a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a52:	429a      	cmp	r2, r3
    1a54:	d006      	beq.n	1a64 <MSS_UART_polled_tx+0x5c>
    1a56:	68fa      	ldr	r2, [r7, #12]
    1a58:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a60:	429a      	cmp	r2, r3
    1a62:	d13d      	bne.n	1ae0 <MSS_UART_polled_tx+0xd8>
    1a64:	68bb      	ldr	r3, [r7, #8]
    1a66:	2b00      	cmp	r3, #0
    1a68:	d03a      	beq.n	1ae0 <MSS_UART_polled_tx+0xd8>
    1a6a:	687b      	ldr	r3, [r7, #4]
    1a6c:	2b00      	cmp	r3, #0
    1a6e:	d037      	beq.n	1ae0 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1a70:	68fb      	ldr	r3, [r7, #12]
    1a72:	681b      	ldr	r3, [r3, #0]
    1a74:	7d1b      	ldrb	r3, [r3, #20]
    1a76:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1a78:	68fb      	ldr	r3, [r7, #12]
    1a7a:	7a9a      	ldrb	r2, [r3, #10]
    1a7c:	7efb      	ldrb	r3, [r7, #27]
    1a7e:	ea42 0303 	orr.w	r3, r2, r3
    1a82:	b2da      	uxtb	r2, r3
    1a84:	68fb      	ldr	r3, [r7, #12]
    1a86:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1a88:	7efb      	ldrb	r3, [r7, #27]
    1a8a:	f003 0320 	and.w	r3, r3, #32
    1a8e:	2b00      	cmp	r3, #0
    1a90:	d023      	beq.n	1ada <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    1a92:	f04f 0310 	mov.w	r3, #16
    1a96:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1a98:	687b      	ldr	r3, [r7, #4]
    1a9a:	2b0f      	cmp	r3, #15
    1a9c:	d801      	bhi.n	1aa2 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    1a9e:	687b      	ldr	r3, [r7, #4]
    1aa0:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1aa2:	f04f 0300 	mov.w	r3, #0
    1aa6:	617b      	str	r3, [r7, #20]
    1aa8:	e00e      	b.n	1ac8 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1aaa:	68fb      	ldr	r3, [r7, #12]
    1aac:	681b      	ldr	r3, [r3, #0]
    1aae:	68b9      	ldr	r1, [r7, #8]
    1ab0:	693a      	ldr	r2, [r7, #16]
    1ab2:	440a      	add	r2, r1
    1ab4:	7812      	ldrb	r2, [r2, #0]
    1ab6:	701a      	strb	r2, [r3, #0]
    1ab8:	693b      	ldr	r3, [r7, #16]
    1aba:	f103 0301 	add.w	r3, r3, #1
    1abe:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1ac0:	697b      	ldr	r3, [r7, #20]
    1ac2:	f103 0301 	add.w	r3, r3, #1
    1ac6:	617b      	str	r3, [r7, #20]
    1ac8:	697a      	ldr	r2, [r7, #20]
    1aca:	69fb      	ldr	r3, [r7, #28]
    1acc:	429a      	cmp	r2, r3
    1ace:	d3ec      	bcc.n	1aaa <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1ad0:	687a      	ldr	r2, [r7, #4]
    1ad2:	697b      	ldr	r3, [r7, #20]
    1ad4:	ebc3 0302 	rsb	r3, r3, r2
    1ad8:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1ada:	687b      	ldr	r3, [r7, #4]
    1adc:	2b00      	cmp	r3, #0
    1ade:	d1c7      	bne.n	1a70 <MSS_UART_polled_tx+0x68>
    }
}
    1ae0:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1ae4:	46bd      	mov	sp, r7
    1ae6:	bc80      	pop	{r7}
    1ae8:	4770      	bx	lr
    1aea:	bf00      	nop

00001aec <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    1aec:	b480      	push	{r7}
    1aee:	b087      	sub	sp, #28
    1af0:	af00      	add	r7, sp, #0
    1af2:	60f8      	str	r0, [r7, #12]
    1af4:	60b9      	str	r1, [r7, #8]
    1af6:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    1af8:	f04f 0300 	mov.w	r3, #0
    1afc:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    1afe:	f04f 0300 	mov.w	r3, #0
    1b02:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1b04:	68fa      	ldr	r2, [r7, #12]
    1b06:	f240 6300 	movw	r3, #1536	; 0x600
    1b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b0e:	429a      	cmp	r2, r3
    1b10:	d007      	beq.n	1b22 <MSS_UART_get_rx+0x36>
    1b12:	68fa      	ldr	r2, [r7, #12]
    1b14:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b1c:	429a      	cmp	r2, r3
    1b1e:	d000      	beq.n	1b22 <MSS_UART_get_rx+0x36>
    1b20:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    1b22:	68bb      	ldr	r3, [r7, #8]
    1b24:	2b00      	cmp	r3, #0
    1b26:	d100      	bne.n	1b2a <MSS_UART_get_rx+0x3e>
    1b28:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    1b2a:	687b      	ldr	r3, [r7, #4]
    1b2c:	2b00      	cmp	r3, #0
    1b2e:	d100      	bne.n	1b32 <MSS_UART_get_rx+0x46>
    1b30:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1b32:	68fa      	ldr	r2, [r7, #12]
    1b34:	f240 6300 	movw	r3, #1536	; 0x600
    1b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b3c:	429a      	cmp	r2, r3
    1b3e:	d006      	beq.n	1b4e <MSS_UART_get_rx+0x62>
    1b40:	68fa      	ldr	r2, [r7, #12]
    1b42:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b4a:	429a      	cmp	r2, r3
    1b4c:	d134      	bne.n	1bb8 <MSS_UART_get_rx+0xcc>
    1b4e:	68bb      	ldr	r3, [r7, #8]
    1b50:	2b00      	cmp	r3, #0
    1b52:	d031      	beq.n	1bb8 <MSS_UART_get_rx+0xcc>
    1b54:	687b      	ldr	r3, [r7, #4]
    1b56:	2b00      	cmp	r3, #0
    1b58:	d02e      	beq.n	1bb8 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    1b5a:	68fb      	ldr	r3, [r7, #12]
    1b5c:	681b      	ldr	r3, [r3, #0]
    1b5e:	7d1b      	ldrb	r3, [r3, #20]
    1b60:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    1b62:	68fb      	ldr	r3, [r7, #12]
    1b64:	7a9a      	ldrb	r2, [r3, #10]
    1b66:	7dfb      	ldrb	r3, [r7, #23]
    1b68:	ea42 0303 	orr.w	r3, r2, r3
    1b6c:	b2da      	uxtb	r2, r3
    1b6e:	68fb      	ldr	r3, [r7, #12]
    1b70:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1b72:	e017      	b.n	1ba4 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    1b74:	68ba      	ldr	r2, [r7, #8]
    1b76:	693b      	ldr	r3, [r7, #16]
    1b78:	4413      	add	r3, r2
    1b7a:	68fa      	ldr	r2, [r7, #12]
    1b7c:	6812      	ldr	r2, [r2, #0]
    1b7e:	7812      	ldrb	r2, [r2, #0]
    1b80:	b2d2      	uxtb	r2, r2
    1b82:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    1b84:	693b      	ldr	r3, [r7, #16]
    1b86:	f103 0301 	add.w	r3, r3, #1
    1b8a:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    1b8c:	68fb      	ldr	r3, [r7, #12]
    1b8e:	681b      	ldr	r3, [r3, #0]
    1b90:	7d1b      	ldrb	r3, [r3, #20]
    1b92:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    1b94:	68fb      	ldr	r3, [r7, #12]
    1b96:	7a9a      	ldrb	r2, [r3, #10]
    1b98:	7dfb      	ldrb	r3, [r7, #23]
    1b9a:	ea42 0303 	orr.w	r3, r2, r3
    1b9e:	b2da      	uxtb	r2, r3
    1ba0:	68fb      	ldr	r3, [r7, #12]
    1ba2:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1ba4:	7dfb      	ldrb	r3, [r7, #23]
    1ba6:	f003 0301 	and.w	r3, r3, #1
    1baa:	b2db      	uxtb	r3, r3
    1bac:	2b00      	cmp	r3, #0
    1bae:	d003      	beq.n	1bb8 <MSS_UART_get_rx+0xcc>
    1bb0:	693a      	ldr	r2, [r7, #16]
    1bb2:	687b      	ldr	r3, [r7, #4]
    1bb4:	429a      	cmp	r2, r3
    1bb6:	d3dd      	bcc.n	1b74 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    1bb8:	693b      	ldr	r3, [r7, #16]
}
    1bba:	4618      	mov	r0, r3
    1bbc:	f107 071c 	add.w	r7, r7, #28
    1bc0:	46bd      	mov	sp, r7
    1bc2:	bc80      	pop	{r7}
    1bc4:	4770      	bx	lr
    1bc6:	bf00      	nop

00001bc8 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    1bc8:	b580      	push	{r7, lr}
    1bca:	b084      	sub	sp, #16
    1bcc:	af00      	add	r7, sp, #0
    1bce:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1bd0:	687a      	ldr	r2, [r7, #4]
    1bd2:	f240 6300 	movw	r3, #1536	; 0x600
    1bd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bda:	429a      	cmp	r2, r3
    1bdc:	d007      	beq.n	1bee <MSS_UART_isr+0x26>
    1bde:	687a      	ldr	r2, [r7, #4]
    1be0:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1be8:	429a      	cmp	r2, r3
    1bea:	d000      	beq.n	1bee <MSS_UART_isr+0x26>
    1bec:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1bee:	687a      	ldr	r2, [r7, #4]
    1bf0:	f240 6300 	movw	r3, #1536	; 0x600
    1bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bf8:	429a      	cmp	r2, r3
    1bfa:	d006      	beq.n	1c0a <MSS_UART_isr+0x42>
    1bfc:	687a      	ldr	r2, [r7, #4]
    1bfe:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c06:	429a      	cmp	r2, r3
    1c08:	d167      	bne.n	1cda <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    1c0a:	687b      	ldr	r3, [r7, #4]
    1c0c:	681b      	ldr	r3, [r3, #0]
    1c0e:	7a1b      	ldrb	r3, [r3, #8]
    1c10:	b2db      	uxtb	r3, r3
    1c12:	f003 030f 	and.w	r3, r3, #15
    1c16:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    1c18:	7bfb      	ldrb	r3, [r7, #15]
    1c1a:	2b0c      	cmp	r3, #12
    1c1c:	d854      	bhi.n	1cc8 <MSS_UART_isr+0x100>
    1c1e:	a201      	add	r2, pc, #4	; (adr r2, 1c24 <MSS_UART_isr+0x5c>)
    1c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1c24:	00001c59 	.word	0x00001c59
    1c28:	00001cc9 	.word	0x00001cc9
    1c2c:	00001c75 	.word	0x00001c75
    1c30:	00001cc9 	.word	0x00001cc9
    1c34:	00001c91 	.word	0x00001c91
    1c38:	00001cc9 	.word	0x00001cc9
    1c3c:	00001cad 	.word	0x00001cad
    1c40:	00001cc9 	.word	0x00001cc9
    1c44:	00001cc9 	.word	0x00001cc9
    1c48:	00001cc9 	.word	0x00001cc9
    1c4c:	00001cc9 	.word	0x00001cc9
    1c50:	00001cc9 	.word	0x00001cc9
    1c54:	00001c91 	.word	0x00001c91
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1c58:	687b      	ldr	r3, [r7, #4]
    1c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1c5c:	2b00      	cmp	r3, #0
    1c5e:	d100      	bne.n	1c62 <MSS_UART_isr+0x9a>
    1c60:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    1c62:	687b      	ldr	r3, [r7, #4]
    1c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1c66:	2b00      	cmp	r3, #0
    1c68:	d030      	beq.n	1ccc <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    1c6a:	687b      	ldr	r3, [r7, #4]
    1c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1c6e:	6878      	ldr	r0, [r7, #4]
    1c70:	4798      	blx	r3
                }
            }
            break;
    1c72:	e032      	b.n	1cda <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    1c74:	687b      	ldr	r3, [r7, #4]
    1c76:	6a1b      	ldr	r3, [r3, #32]
    1c78:	2b00      	cmp	r3, #0
    1c7a:	d100      	bne.n	1c7e <MSS_UART_isr+0xb6>
    1c7c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    1c7e:	687b      	ldr	r3, [r7, #4]
    1c80:	6a1b      	ldr	r3, [r3, #32]
    1c82:	2b00      	cmp	r3, #0
    1c84:	d024      	beq.n	1cd0 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    1c86:	687b      	ldr	r3, [r7, #4]
    1c88:	6a1b      	ldr	r3, [r3, #32]
    1c8a:	6878      	ldr	r0, [r7, #4]
    1c8c:	4798      	blx	r3
                }
            }
            break;
    1c8e:	e024      	b.n	1cda <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    1c90:	687b      	ldr	r3, [r7, #4]
    1c92:	69db      	ldr	r3, [r3, #28]
    1c94:	2b00      	cmp	r3, #0
    1c96:	d100      	bne.n	1c9a <MSS_UART_isr+0xd2>
    1c98:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    1c9a:	687b      	ldr	r3, [r7, #4]
    1c9c:	69db      	ldr	r3, [r3, #28]
    1c9e:	2b00      	cmp	r3, #0
    1ca0:	d018      	beq.n	1cd4 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    1ca2:	687b      	ldr	r3, [r7, #4]
    1ca4:	69db      	ldr	r3, [r3, #28]
    1ca6:	6878      	ldr	r0, [r7, #4]
    1ca8:	4798      	blx	r3
                }
            }
            break;
    1caa:	e016      	b.n	1cda <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    1cac:	687b      	ldr	r3, [r7, #4]
    1cae:	699b      	ldr	r3, [r3, #24]
    1cb0:	2b00      	cmp	r3, #0
    1cb2:	d100      	bne.n	1cb6 <MSS_UART_isr+0xee>
    1cb4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    1cb6:	687b      	ldr	r3, [r7, #4]
    1cb8:	699b      	ldr	r3, [r3, #24]
    1cba:	2b00      	cmp	r3, #0
    1cbc:	d00c      	beq.n	1cd8 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    1cbe:	687b      	ldr	r3, [r7, #4]
    1cc0:	699b      	ldr	r3, [r3, #24]
    1cc2:	6878      	ldr	r0, [r7, #4]
    1cc4:	4798      	blx	r3
                }
            }
            break;
    1cc6:	e008      	b.n	1cda <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1cc8:	be00      	bkpt	0x0000
    1cca:	e006      	b.n	1cda <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    1ccc:	bf00      	nop
    1cce:	e004      	b.n	1cda <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    1cd0:	bf00      	nop
    1cd2:	e002      	b.n	1cda <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    1cd4:	bf00      	nop
    1cd6:	e000      	b.n	1cda <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    1cd8:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    1cda:	f107 0710 	add.w	r7, r7, #16
    1cde:	46bd      	mov	sp, r7
    1ce0:	bd80      	pop	{r7, pc}
    1ce2:	bf00      	nop

00001ce4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1ce4:	b480      	push	{r7}
    1ce6:	b087      	sub	sp, #28
    1ce8:	af00      	add	r7, sp, #0
    1cea:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1cec:	687a      	ldr	r2, [r7, #4]
    1cee:	f240 6300 	movw	r3, #1536	; 0x600
    1cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cf6:	429a      	cmp	r2, r3
    1cf8:	d007      	beq.n	1d0a <default_tx_handler+0x26>
    1cfa:	687a      	ldr	r2, [r7, #4]
    1cfc:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1d00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d04:	429a      	cmp	r2, r3
    1d06:	d000      	beq.n	1d0a <default_tx_handler+0x26>
    1d08:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1d0a:	687b      	ldr	r3, [r7, #4]
    1d0c:	68db      	ldr	r3, [r3, #12]
    1d0e:	2b00      	cmp	r3, #0
    1d10:	d100      	bne.n	1d14 <default_tx_handler+0x30>
    1d12:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    1d14:	687b      	ldr	r3, [r7, #4]
    1d16:	691b      	ldr	r3, [r3, #16]
    1d18:	2b00      	cmp	r3, #0
    1d1a:	d100      	bne.n	1d1e <default_tx_handler+0x3a>
    1d1c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1d1e:	687a      	ldr	r2, [r7, #4]
    1d20:	f240 6300 	movw	r3, #1536	; 0x600
    1d24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d28:	429a      	cmp	r2, r3
    1d2a:	d006      	beq.n	1d3a <default_tx_handler+0x56>
    1d2c:	687a      	ldr	r2, [r7, #4]
    1d2e:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d36:	429a      	cmp	r2, r3
    1d38:	d152      	bne.n	1de0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    1d3a:	687b      	ldr	r3, [r7, #4]
    1d3c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1d3e:	2b00      	cmp	r3, #0
    1d40:	d04e      	beq.n	1de0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    1d42:	687b      	ldr	r3, [r7, #4]
    1d44:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1d46:	2b00      	cmp	r3, #0
    1d48:	d04a      	beq.n	1de0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1d4a:	687b      	ldr	r3, [r7, #4]
    1d4c:	681b      	ldr	r3, [r3, #0]
    1d4e:	7d1b      	ldrb	r3, [r3, #20]
    1d50:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    1d52:	687b      	ldr	r3, [r7, #4]
    1d54:	7a9a      	ldrb	r2, [r3, #10]
    1d56:	7afb      	ldrb	r3, [r7, #11]
    1d58:	ea42 0303 	orr.w	r3, r2, r3
    1d5c:	b2da      	uxtb	r2, r3
    1d5e:	687b      	ldr	r3, [r7, #4]
    1d60:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1d62:	7afb      	ldrb	r3, [r7, #11]
    1d64:	f003 0320 	and.w	r3, r3, #32
    1d68:	2b00      	cmp	r3, #0
    1d6a:	d029      	beq.n	1dc0 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    1d6c:	f04f 0310 	mov.w	r3, #16
    1d70:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1d72:	687b      	ldr	r3, [r7, #4]
    1d74:	691a      	ldr	r2, [r3, #16]
    1d76:	687b      	ldr	r3, [r7, #4]
    1d78:	695b      	ldr	r3, [r3, #20]
    1d7a:	ebc3 0302 	rsb	r3, r3, r2
    1d7e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    1d80:	697b      	ldr	r3, [r7, #20]
    1d82:	2b0f      	cmp	r3, #15
    1d84:	d801      	bhi.n	1d8a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    1d86:	697b      	ldr	r3, [r7, #20]
    1d88:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1d8a:	f04f 0300 	mov.w	r3, #0
    1d8e:	60fb      	str	r3, [r7, #12]
    1d90:	e012      	b.n	1db8 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    1d92:	687b      	ldr	r3, [r7, #4]
    1d94:	681b      	ldr	r3, [r3, #0]
    1d96:	687a      	ldr	r2, [r7, #4]
    1d98:	68d1      	ldr	r1, [r2, #12]
    1d9a:	687a      	ldr	r2, [r7, #4]
    1d9c:	6952      	ldr	r2, [r2, #20]
    1d9e:	440a      	add	r2, r1
    1da0:	7812      	ldrb	r2, [r2, #0]
    1da2:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    1da4:	687b      	ldr	r3, [r7, #4]
    1da6:	695b      	ldr	r3, [r3, #20]
    1da8:	f103 0201 	add.w	r2, r3, #1
    1dac:	687b      	ldr	r3, [r7, #4]
    1dae:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1db0:	68fb      	ldr	r3, [r7, #12]
    1db2:	f103 0301 	add.w	r3, r3, #1
    1db6:	60fb      	str	r3, [r7, #12]
    1db8:	68fa      	ldr	r2, [r7, #12]
    1dba:	693b      	ldr	r3, [r7, #16]
    1dbc:	429a      	cmp	r2, r3
    1dbe:	d3e8      	bcc.n	1d92 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1dc0:	687b      	ldr	r3, [r7, #4]
    1dc2:	695a      	ldr	r2, [r3, #20]
    1dc4:	687b      	ldr	r3, [r7, #4]
    1dc6:	691b      	ldr	r3, [r3, #16]
    1dc8:	429a      	cmp	r2, r3
    1dca:	d109      	bne.n	1de0 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    1dcc:	687b      	ldr	r3, [r7, #4]
    1dce:	f04f 0200 	mov.w	r2, #0
    1dd2:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1dd4:	687b      	ldr	r3, [r7, #4]
    1dd6:	685b      	ldr	r3, [r3, #4]
    1dd8:	f04f 0200 	mov.w	r2, #0
    1ddc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    1de0:	f107 071c 	add.w	r7, r7, #28
    1de4:	46bd      	mov	sp, r7
    1de6:	bc80      	pop	{r7}
    1de8:	4770      	bx	lr
    1dea:	bf00      	nop

00001dec <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    1dec:	b580      	push	{r7, lr}
    1dee:	b084      	sub	sp, #16
    1df0:	af00      	add	r7, sp, #0
    1df2:	60f8      	str	r0, [r7, #12]
    1df4:	60b9      	str	r1, [r7, #8]
    1df6:	4613      	mov	r3, r2
    1df8:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1dfa:	68fa      	ldr	r2, [r7, #12]
    1dfc:	f240 6300 	movw	r3, #1536	; 0x600
    1e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e04:	429a      	cmp	r2, r3
    1e06:	d007      	beq.n	1e18 <MSS_UART_set_rx_handler+0x2c>
    1e08:	68fa      	ldr	r2, [r7, #12]
    1e0a:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e12:	429a      	cmp	r2, r3
    1e14:	d000      	beq.n	1e18 <MSS_UART_set_rx_handler+0x2c>
    1e16:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1e18:	68bb      	ldr	r3, [r7, #8]
    1e1a:	2b00      	cmp	r3, #0
    1e1c:	d100      	bne.n	1e20 <MSS_UART_set_rx_handler+0x34>
    1e1e:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    1e20:	79fb      	ldrb	r3, [r7, #7]
    1e22:	2bc0      	cmp	r3, #192	; 0xc0
    1e24:	d900      	bls.n	1e28 <MSS_UART_set_rx_handler+0x3c>
    1e26:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1e28:	68fa      	ldr	r2, [r7, #12]
    1e2a:	f240 6300 	movw	r3, #1536	; 0x600
    1e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e32:	429a      	cmp	r2, r3
    1e34:	d006      	beq.n	1e44 <MSS_UART_set_rx_handler+0x58>
    1e36:	68fa      	ldr	r2, [r7, #12]
    1e38:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1e3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e40:	429a      	cmp	r2, r3
    1e42:	d123      	bne.n	1e8c <MSS_UART_set_rx_handler+0xa0>
    1e44:	68bb      	ldr	r3, [r7, #8]
    1e46:	2b00      	cmp	r3, #0
    1e48:	d020      	beq.n	1e8c <MSS_UART_set_rx_handler+0xa0>
    1e4a:	79fb      	ldrb	r3, [r7, #7]
    1e4c:	2bc0      	cmp	r3, #192	; 0xc0
    1e4e:	d81d      	bhi.n	1e8c <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    1e50:	68fb      	ldr	r3, [r7, #12]
    1e52:	68ba      	ldr	r2, [r7, #8]
    1e54:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1e56:	68fb      	ldr	r3, [r7, #12]
    1e58:	681a      	ldr	r2, [r3, #0]
    1e5a:	79fb      	ldrb	r3, [r7, #7]
    1e5c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    1e60:	f043 030a 	orr.w	r3, r3, #10
    1e64:	b2db      	uxtb	r3, r3
    1e66:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1e68:	68fb      	ldr	r3, [r7, #12]
    1e6a:	891b      	ldrh	r3, [r3, #8]
    1e6c:	b21b      	sxth	r3, r3
    1e6e:	4618      	mov	r0, r3
    1e70:	f7ff fcaa 	bl	17c8 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1e74:	68fb      	ldr	r3, [r7, #12]
    1e76:	685b      	ldr	r3, [r3, #4]
    1e78:	f04f 0201 	mov.w	r2, #1
    1e7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1e80:	68fb      	ldr	r3, [r7, #12]
    1e82:	891b      	ldrh	r3, [r3, #8]
    1e84:	b21b      	sxth	r3, r3
    1e86:	4618      	mov	r0, r3
    1e88:	f7ff fc82 	bl	1790 <NVIC_EnableIRQ>
    }
}
    1e8c:	f107 0710 	add.w	r7, r7, #16
    1e90:	46bd      	mov	sp, r7
    1e92:	bd80      	pop	{r7, pc}

00001e94 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1e94:	4668      	mov	r0, sp
    1e96:	f020 0107 	bic.w	r1, r0, #7
    1e9a:	468d      	mov	sp, r1
    1e9c:	b589      	push	{r0, r3, r7, lr}
    1e9e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    1ea0:	f240 6000 	movw	r0, #1536	; 0x600
    1ea4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ea8:	f7ff fe8e 	bl	1bc8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    1eac:	f04f 000a 	mov.w	r0, #10
    1eb0:	f7ff fc8a 	bl	17c8 <NVIC_ClearPendingIRQ>
}
    1eb4:	46bd      	mov	sp, r7
    1eb6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1eba:	4685      	mov	sp, r0
    1ebc:	4770      	bx	lr
    1ebe:	bf00      	nop

00001ec0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1ec0:	4668      	mov	r0, sp
    1ec2:	f020 0107 	bic.w	r1, r0, #7
    1ec6:	468d      	mov	sp, r1
    1ec8:	b589      	push	{r0, r3, r7, lr}
    1eca:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    1ecc:	f240 50d8 	movw	r0, #1496	; 0x5d8
    1ed0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ed4:	f7ff fe78 	bl	1bc8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    1ed8:	f04f 000b 	mov.w	r0, #11
    1edc:	f7ff fc74 	bl	17c8 <NVIC_ClearPendingIRQ>
}
    1ee0:	46bd      	mov	sp, r7
    1ee2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1ee6:	4685      	mov	sp, r0
    1ee8:	4770      	bx	lr
    1eea:	bf00      	nop

00001eec <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1eec:	b480      	push	{r7}
    1eee:	b083      	sub	sp, #12
    1ef0:	af00      	add	r7, sp, #0
    1ef2:	4603      	mov	r3, r0
    1ef4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1ef6:	f24e 1300 	movw	r3, #57600	; 0xe100
    1efa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1efe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1f02:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1f06:	88f9      	ldrh	r1, [r7, #6]
    1f08:	f001 011f 	and.w	r1, r1, #31
    1f0c:	f04f 0001 	mov.w	r0, #1
    1f10:	fa00 f101 	lsl.w	r1, r0, r1
    1f14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1f18:	f107 070c 	add.w	r7, r7, #12
    1f1c:	46bd      	mov	sp, r7
    1f1e:	bc80      	pop	{r7}
    1f20:	4770      	bx	lr
    1f22:	bf00      	nop

00001f24 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1f24:	b480      	push	{r7}
    1f26:	b083      	sub	sp, #12
    1f28:	af00      	add	r7, sp, #0
    1f2a:	4603      	mov	r3, r0
    1f2c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1f2e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1f32:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1f36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1f3a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1f3e:	88f9      	ldrh	r1, [r7, #6]
    1f40:	f001 011f 	and.w	r1, r1, #31
    1f44:	f04f 0001 	mov.w	r0, #1
    1f48:	fa00 f101 	lsl.w	r1, r0, r1
    1f4c:	f102 0220 	add.w	r2, r2, #32
    1f50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1f54:	f107 070c 	add.w	r7, r7, #12
    1f58:	46bd      	mov	sp, r7
    1f5a:	bc80      	pop	{r7}
    1f5c:	4770      	bx	lr
    1f5e:	bf00      	nop

00001f60 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1f60:	b480      	push	{r7}
    1f62:	b083      	sub	sp, #12
    1f64:	af00      	add	r7, sp, #0
    1f66:	4603      	mov	r3, r0
    1f68:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1f6a:	f24e 1300 	movw	r3, #57600	; 0xe100
    1f6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1f72:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1f76:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1f7a:	88f9      	ldrh	r1, [r7, #6]
    1f7c:	f001 011f 	and.w	r1, r1, #31
    1f80:	f04f 0001 	mov.w	r0, #1
    1f84:	fa00 f101 	lsl.w	r1, r0, r1
    1f88:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1f8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1f90:	f107 070c 	add.w	r7, r7, #12
    1f94:	46bd      	mov	sp, r7
    1f96:	bc80      	pop	{r7}
    1f98:	4770      	bx	lr
    1f9a:	bf00      	nop

00001f9c <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    1f9c:	b580      	push	{r7, lr}
    1f9e:	b084      	sub	sp, #16
    1fa0:	af00      	add	r7, sp, #0
    1fa2:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1fa4:	687a      	ldr	r2, [r7, #4]
    1fa6:	f240 63ac 	movw	r3, #1708	; 0x6ac
    1faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fae:	429a      	cmp	r2, r3
    1fb0:	d007      	beq.n	1fc2 <MSS_SPI_init+0x26>
    1fb2:	687a      	ldr	r2, [r7, #4]
    1fb4:	f240 6328 	movw	r3, #1576	; 0x628
    1fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fbc:	429a      	cmp	r2, r3
    1fbe:	d000      	beq.n	1fc2 <MSS_SPI_init+0x26>
    1fc0:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    1fc2:	687b      	ldr	r3, [r7, #4]
    1fc4:	889b      	ldrh	r3, [r3, #4]
    1fc6:	b21b      	sxth	r3, r3
    1fc8:	4618      	mov	r0, r3
    1fca:	f7ff ffab 	bl	1f24 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    1fce:	6878      	ldr	r0, [r7, #4]
    1fd0:	f04f 0100 	mov.w	r1, #0
    1fd4:	f04f 0284 	mov.w	r2, #132	; 0x84
    1fd8:	f001 fd1a 	bl	3a10 <memset>
    
    this_spi->cmd_done = 1u;
    1fdc:	687b      	ldr	r3, [r7, #4]
    1fde:	f04f 0201 	mov.w	r2, #1
    1fe2:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    1fe4:	f04f 0300 	mov.w	r3, #0
    1fe8:	81fb      	strh	r3, [r7, #14]
    1fea:	e00d      	b.n	2008 <MAIN_STACK_SIZE+0x8>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    1fec:	89fb      	ldrh	r3, [r7, #14]
    1fee:	687a      	ldr	r2, [r7, #4]
    1ff0:	f103 0306 	add.w	r3, r3, #6
    1ff4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1ff8:	4413      	add	r3, r2
    1ffa:	f04f 32ff 	mov.w	r2, #4294967295
    1ffe:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2000:	89fb      	ldrh	r3, [r7, #14]
    2002:	f103 0301 	add.w	r3, r3, #1
    2006:	81fb      	strh	r3, [r7, #14]
    2008:	89fb      	ldrh	r3, [r7, #14]
    200a:	2b07      	cmp	r3, #7
    200c:	d9ee      	bls.n	1fec <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    200e:	687a      	ldr	r2, [r7, #4]
    2010:	f240 63ac 	movw	r3, #1708	; 0x6ac
    2014:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2018:	429a      	cmp	r2, r3
    201a:	d126      	bne.n	206a <MAIN_STACK_SIZE+0x6a>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    201c:	687a      	ldr	r2, [r7, #4]
    201e:	f241 0300 	movw	r3, #4096	; 0x1000
    2022:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2026:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    2028:	687b      	ldr	r3, [r7, #4]
    202a:	f04f 020c 	mov.w	r2, #12
    202e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    2030:	f242 0300 	movw	r3, #8192	; 0x2000
    2034:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2038:	f242 0200 	movw	r2, #8192	; 0x2000
    203c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2040:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2042:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2046:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    2048:	f04f 000c 	mov.w	r0, #12
    204c:	f7ff ff88 	bl	1f60 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2050:	f242 0300 	movw	r3, #8192	; 0x2000
    2054:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2058:	f242 0200 	movw	r2, #8192	; 0x2000
    205c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2060:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2062:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2066:	631a      	str	r2, [r3, #48]	; 0x30
    2068:	e025      	b.n	20b6 <MAIN_STACK_SIZE+0xb6>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    206a:	687a      	ldr	r2, [r7, #4]
    206c:	f241 0300 	movw	r3, #4096	; 0x1000
    2070:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2074:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2076:	687b      	ldr	r3, [r7, #4]
    2078:	f04f 020d 	mov.w	r2, #13
    207c:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    207e:	f242 0300 	movw	r3, #8192	; 0x2000
    2082:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2086:	f242 0200 	movw	r2, #8192	; 0x2000
    208a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    208e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2090:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    2094:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    2096:	f04f 000d 	mov.w	r0, #13
    209a:	f7ff ff61 	bl	1f60 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    209e:	f242 0300 	movw	r3, #8192	; 0x2000
    20a2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20a6:	f242 0200 	movw	r2, #8192	; 0x2000
    20aa:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    20b4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    20b6:	687b      	ldr	r3, [r7, #4]
    20b8:	681b      	ldr	r3, [r3, #0]
    20ba:	687a      	ldr	r2, [r7, #4]
    20bc:	6812      	ldr	r2, [r2, #0]
    20be:	6812      	ldr	r2, [r2, #0]
    20c0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    20c4:	601a      	str	r2, [r3, #0]
}
    20c6:	f107 0710 	add.w	r7, r7, #16
    20ca:	46bd      	mov	sp, r7
    20cc:	bd80      	pop	{r7, pc}
    20ce:	bf00      	nop

000020d0 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    20d0:	b580      	push	{r7, lr}
    20d2:	b08a      	sub	sp, #40	; 0x28
    20d4:	af00      	add	r7, sp, #0
    20d6:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    20d8:	687b      	ldr	r3, [r7, #4]
    20da:	681b      	ldr	r3, [r3, #0]
    20dc:	681b      	ldr	r3, [r3, #0]
    20de:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    20e0:	687b      	ldr	r3, [r7, #4]
    20e2:	681b      	ldr	r3, [r3, #0]
    20e4:	699b      	ldr	r3, [r3, #24]
    20e6:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    20e8:	687b      	ldr	r3, [r7, #4]
    20ea:	681b      	ldr	r3, [r3, #0]
    20ec:	685b      	ldr	r3, [r3, #4]
    20ee:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    20f0:	687b      	ldr	r3, [r7, #4]
    20f2:	681b      	ldr	r3, [r3, #0]
    20f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    20f6:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    20f8:	687b      	ldr	r3, [r7, #4]
    20fa:	681b      	ldr	r3, [r3, #0]
    20fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    20fe:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    2100:	687b      	ldr	r3, [r7, #4]
    2102:	681b      	ldr	r3, [r3, #0]
    2104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    2106:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    2108:	687b      	ldr	r3, [r7, #4]
    210a:	681b      	ldr	r3, [r3, #0]
    210c:	69db      	ldr	r3, [r3, #28]
    210e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    2110:	687a      	ldr	r2, [r7, #4]
    2112:	f240 63ac 	movw	r3, #1708	; 0x6ac
    2116:	f2c2 0300 	movt	r3, #8192	; 0x2000
    211a:	429a      	cmp	r2, r3
    211c:	d12e      	bne.n	217c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    211e:	687a      	ldr	r2, [r7, #4]
    2120:	f241 0300 	movw	r3, #4096	; 0x1000
    2124:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2128:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    212a:	687b      	ldr	r3, [r7, #4]
    212c:	f04f 020c 	mov.w	r2, #12
    2130:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    2132:	f242 0300 	movw	r3, #8192	; 0x2000
    2136:	f2ce 0304 	movt	r3, #57348	; 0xe004
    213a:	f242 0200 	movw	r2, #8192	; 0x2000
    213e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2142:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2144:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2148:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    214a:	f04f 000c 	mov.w	r0, #12
    214e:	f7ff ff07 	bl	1f60 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2152:	f242 0300 	movw	r3, #8192	; 0x2000
    2156:	f2ce 0304 	movt	r3, #57348	; 0xe004
    215a:	f242 0200 	movw	r2, #8192	; 0x2000
    215e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2162:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2164:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2168:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    216a:	687b      	ldr	r3, [r7, #4]
    216c:	681b      	ldr	r3, [r3, #0]
    216e:	687a      	ldr	r2, [r7, #4]
    2170:	6812      	ldr	r2, [r2, #0]
    2172:	6812      	ldr	r2, [r2, #0]
    2174:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2178:	601a      	str	r2, [r3, #0]
    217a:	e02d      	b.n	21d8 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    217c:	687a      	ldr	r2, [r7, #4]
    217e:	f241 0300 	movw	r3, #4096	; 0x1000
    2182:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2186:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2188:	687b      	ldr	r3, [r7, #4]
    218a:	f04f 020d 	mov.w	r2, #13
    218e:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2190:	f242 0300 	movw	r3, #8192	; 0x2000
    2194:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2198:	f242 0200 	movw	r2, #8192	; 0x2000
    219c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    21a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    21a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    21a6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    21a8:	f04f 000d 	mov.w	r0, #13
    21ac:	f7ff fed8 	bl	1f60 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    21b0:	f242 0300 	movw	r3, #8192	; 0x2000
    21b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    21b8:	f242 0200 	movw	r2, #8192	; 0x2000
    21bc:	f2ce 0204 	movt	r2, #57348	; 0xe004
    21c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    21c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    21c6:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    21c8:	687b      	ldr	r3, [r7, #4]
    21ca:	681b      	ldr	r3, [r3, #0]
    21cc:	687a      	ldr	r2, [r7, #4]
    21ce:	6812      	ldr	r2, [r2, #0]
    21d0:	6812      	ldr	r2, [r2, #0]
    21d2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    21d6:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    21d8:	68fb      	ldr	r3, [r7, #12]
    21da:	f023 0301 	bic.w	r3, r3, #1
    21de:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    21e0:	687b      	ldr	r3, [r7, #4]
    21e2:	681b      	ldr	r3, [r3, #0]
    21e4:	68fa      	ldr	r2, [r7, #12]
    21e6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    21e8:	687b      	ldr	r3, [r7, #4]
    21ea:	681b      	ldr	r3, [r3, #0]
    21ec:	693a      	ldr	r2, [r7, #16]
    21ee:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    21f0:	687b      	ldr	r3, [r7, #4]
    21f2:	681b      	ldr	r3, [r3, #0]
    21f4:	697a      	ldr	r2, [r7, #20]
    21f6:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    21f8:	687b      	ldr	r3, [r7, #4]
    21fa:	681b      	ldr	r3, [r3, #0]
    21fc:	687a      	ldr	r2, [r7, #4]
    21fe:	6812      	ldr	r2, [r2, #0]
    2200:	6812      	ldr	r2, [r2, #0]
    2202:	f042 0201 	orr.w	r2, r2, #1
    2206:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    2208:	687b      	ldr	r3, [r7, #4]
    220a:	681b      	ldr	r3, [r3, #0]
    220c:	69ba      	ldr	r2, [r7, #24]
    220e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    2210:	687b      	ldr	r3, [r7, #4]
    2212:	681b      	ldr	r3, [r3, #0]
    2214:	69fa      	ldr	r2, [r7, #28]
    2216:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    2218:	687b      	ldr	r3, [r7, #4]
    221a:	681b      	ldr	r3, [r3, #0]
    221c:	6a3a      	ldr	r2, [r7, #32]
    221e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    2220:	687b      	ldr	r3, [r7, #4]
    2222:	681b      	ldr	r3, [r3, #0]
    2224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2226:	61da      	str	r2, [r3, #28]
}
    2228:	f107 0728 	add.w	r7, r7, #40	; 0x28
    222c:	46bd      	mov	sp, r7
    222e:	bd80      	pop	{r7, pc}

00002230 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    2230:	b580      	push	{r7, lr}
    2232:	b084      	sub	sp, #16
    2234:	af00      	add	r7, sp, #0
    2236:	60f8      	str	r0, [r7, #12]
    2238:	607a      	str	r2, [r7, #4]
    223a:	460a      	mov	r2, r1
    223c:	72fa      	strb	r2, [r7, #11]
    223e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2240:	68fa      	ldr	r2, [r7, #12]
    2242:	f240 63ac 	movw	r3, #1708	; 0x6ac
    2246:	f2c2 0300 	movt	r3, #8192	; 0x2000
    224a:	429a      	cmp	r2, r3
    224c:	d007      	beq.n	225e <MSS_SPI_configure_master_mode+0x2e>
    224e:	68fa      	ldr	r2, [r7, #12]
    2250:	f240 6328 	movw	r3, #1576	; 0x628
    2254:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2258:	429a      	cmp	r2, r3
    225a:	d000      	beq.n	225e <MSS_SPI_configure_master_mode+0x2e>
    225c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    225e:	7afb      	ldrb	r3, [r7, #11]
    2260:	2b07      	cmp	r3, #7
    2262:	d900      	bls.n	2266 <MSS_SPI_configure_master_mode+0x36>
    2264:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    2266:	7e3b      	ldrb	r3, [r7, #24]
    2268:	2b20      	cmp	r3, #32
    226a:	d900      	bls.n	226e <MSS_SPI_configure_master_mode+0x3e>
    226c:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    226e:	68fb      	ldr	r3, [r7, #12]
    2270:	889b      	ldrh	r3, [r3, #4]
    2272:	b21b      	sxth	r3, r3
    2274:	4618      	mov	r0, r3
    2276:	f7ff fe55 	bl	1f24 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    227a:	68fb      	ldr	r3, [r7, #12]
    227c:	f04f 0200 	mov.w	r2, #0
    2280:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2284:	68fb      	ldr	r3, [r7, #12]
    2286:	681b      	ldr	r3, [r3, #0]
    2288:	68fa      	ldr	r2, [r7, #12]
    228a:	6812      	ldr	r2, [r2, #0]
    228c:	6812      	ldr	r2, [r2, #0]
    228e:	f022 0201 	bic.w	r2, r2, #1
    2292:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    2294:	68fb      	ldr	r3, [r7, #12]
    2296:	681b      	ldr	r3, [r3, #0]
    2298:	68fa      	ldr	r2, [r7, #12]
    229a:	6812      	ldr	r2, [r2, #0]
    229c:	6812      	ldr	r2, [r2, #0]
    229e:	f042 0202 	orr.w	r2, r2, #2
    22a2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    22a4:	68fb      	ldr	r3, [r7, #12]
    22a6:	681b      	ldr	r3, [r3, #0]
    22a8:	68fa      	ldr	r2, [r7, #12]
    22aa:	6812      	ldr	r2, [r2, #0]
    22ac:	6812      	ldr	r2, [r2, #0]
    22ae:	f042 0201 	orr.w	r2, r2, #1
    22b2:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    22b4:	7afb      	ldrb	r3, [r7, #11]
    22b6:	2b07      	cmp	r3, #7
    22b8:	d83f      	bhi.n	233a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    22ba:	687b      	ldr	r3, [r7, #4]
    22bc:	2b00      	cmp	r3, #0
    22be:	d00b      	beq.n	22d8 <MSS_SPI_configure_master_mode+0xa8>
    22c0:	687b      	ldr	r3, [r7, #4]
    22c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    22c6:	d007      	beq.n	22d8 <MSS_SPI_configure_master_mode+0xa8>
    22c8:	687b      	ldr	r3, [r7, #4]
    22ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    22ce:	d003      	beq.n	22d8 <MSS_SPI_configure_master_mode+0xa8>
    22d0:	687b      	ldr	r3, [r7, #4]
    22d2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    22d6:	d10f      	bne.n	22f8 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    22d8:	7afa      	ldrb	r2, [r7, #11]
    22da:	6879      	ldr	r1, [r7, #4]
    22dc:	f240 1302 	movw	r3, #258	; 0x102
    22e0:	f2c2 4300 	movt	r3, #9216	; 0x2400
    22e4:	ea41 0303 	orr.w	r3, r1, r3
    22e8:	68f9      	ldr	r1, [r7, #12]
    22ea:	f102 0206 	add.w	r2, r2, #6
    22ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    22f2:	440a      	add	r2, r1
    22f4:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    22f6:	e00e      	b.n	2316 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    22f8:	7afa      	ldrb	r2, [r7, #11]
    22fa:	6879      	ldr	r1, [r7, #4]
    22fc:	f240 1302 	movw	r3, #258	; 0x102
    2300:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2304:	ea41 0303 	orr.w	r3, r1, r3
    2308:	68f9      	ldr	r1, [r7, #12]
    230a:	f102 0206 	add.w	r2, r2, #6
    230e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2312:	440a      	add	r2, r1
    2314:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    2316:	7afb      	ldrb	r3, [r7, #11]
    2318:	68fa      	ldr	r2, [r7, #12]
    231a:	f103 0306 	add.w	r3, r3, #6
    231e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2322:	4413      	add	r3, r2
    2324:	7e3a      	ldrb	r2, [r7, #24]
    2326:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    2328:	7afb      	ldrb	r3, [r7, #11]
    232a:	68fa      	ldr	r2, [r7, #12]
    232c:	f103 0306 	add.w	r3, r3, #6
    2330:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2334:	4413      	add	r3, r2
    2336:	78fa      	ldrb	r2, [r7, #3]
    2338:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    233a:	68fb      	ldr	r3, [r7, #12]
    233c:	889b      	ldrh	r3, [r3, #4]
    233e:	b21b      	sxth	r3, r3
    2340:	4618      	mov	r0, r3
    2342:	f7ff fdd3 	bl	1eec <NVIC_EnableIRQ>
}
    2346:	f107 0710 	add.w	r7, r7, #16
    234a:	46bd      	mov	sp, r7
    234c:	bd80      	pop	{r7, pc}
    234e:	bf00      	nop

00002350 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2350:	b580      	push	{r7, lr}
    2352:	b084      	sub	sp, #16
    2354:	af00      	add	r7, sp, #0
    2356:	6078      	str	r0, [r7, #4]
    2358:	460b      	mov	r3, r1
    235a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    235c:	687a      	ldr	r2, [r7, #4]
    235e:	f240 63ac 	movw	r3, #1708	; 0x6ac
    2362:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2366:	429a      	cmp	r2, r3
    2368:	d007      	beq.n	237a <MSS_SPI_set_slave_select+0x2a>
    236a:	687a      	ldr	r2, [r7, #4]
    236c:	f240 6328 	movw	r3, #1576	; 0x628
    2370:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2374:	429a      	cmp	r2, r3
    2376:	d000      	beq.n	237a <MSS_SPI_set_slave_select+0x2a>
    2378:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    237a:	687b      	ldr	r3, [r7, #4]
    237c:	681b      	ldr	r3, [r3, #0]
    237e:	681b      	ldr	r3, [r3, #0]
    2380:	f003 0302 	and.w	r3, r3, #2
    2384:	2b00      	cmp	r3, #0
    2386:	d100      	bne.n	238a <MSS_SPI_set_slave_select+0x3a>
    2388:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    238a:	78fb      	ldrb	r3, [r7, #3]
    238c:	687a      	ldr	r2, [r7, #4]
    238e:	f103 0306 	add.w	r3, r3, #6
    2392:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2396:	4413      	add	r3, r2
    2398:	685b      	ldr	r3, [r3, #4]
    239a:	f1b3 3fff 	cmp.w	r3, #4294967295
    239e:	d100      	bne.n	23a2 <MSS_SPI_set_slave_select+0x52>
    23a0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    23a2:	687b      	ldr	r3, [r7, #4]
    23a4:	889b      	ldrh	r3, [r3, #4]
    23a6:	b21b      	sxth	r3, r3
    23a8:	4618      	mov	r0, r3
    23aa:	f7ff fdbb 	bl	1f24 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    23ae:	687b      	ldr	r3, [r7, #4]
    23b0:	681b      	ldr	r3, [r3, #0]
    23b2:	689b      	ldr	r3, [r3, #8]
    23b4:	f003 0304 	and.w	r3, r3, #4
    23b8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    23ba:	68fb      	ldr	r3, [r7, #12]
    23bc:	2b00      	cmp	r3, #0
    23be:	d002      	beq.n	23c6 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    23c0:	6878      	ldr	r0, [r7, #4]
    23c2:	f7ff fe85 	bl	20d0 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    23c6:	687b      	ldr	r3, [r7, #4]
    23c8:	681b      	ldr	r3, [r3, #0]
    23ca:	687a      	ldr	r2, [r7, #4]
    23cc:	6812      	ldr	r2, [r2, #0]
    23ce:	6812      	ldr	r2, [r2, #0]
    23d0:	f022 0201 	bic.w	r2, r2, #1
    23d4:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    23d6:	687b      	ldr	r3, [r7, #4]
    23d8:	681a      	ldr	r2, [r3, #0]
    23da:	78fb      	ldrb	r3, [r7, #3]
    23dc:	6879      	ldr	r1, [r7, #4]
    23de:	f103 0306 	add.w	r3, r3, #6
    23e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    23e6:	440b      	add	r3, r1
    23e8:	685b      	ldr	r3, [r3, #4]
    23ea:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    23ec:	687b      	ldr	r3, [r7, #4]
    23ee:	681a      	ldr	r2, [r3, #0]
    23f0:	78fb      	ldrb	r3, [r7, #3]
    23f2:	6879      	ldr	r1, [r7, #4]
    23f4:	f103 0306 	add.w	r3, r3, #6
    23f8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    23fc:	440b      	add	r3, r1
    23fe:	7a5b      	ldrb	r3, [r3, #9]
    2400:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    2402:	687b      	ldr	r3, [r7, #4]
    2404:	681a      	ldr	r2, [r3, #0]
    2406:	78fb      	ldrb	r3, [r7, #3]
    2408:	6879      	ldr	r1, [r7, #4]
    240a:	f103 0306 	add.w	r3, r3, #6
    240e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2412:	440b      	add	r3, r1
    2414:	7a1b      	ldrb	r3, [r3, #8]
    2416:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2418:	687b      	ldr	r3, [r7, #4]
    241a:	681b      	ldr	r3, [r3, #0]
    241c:	687a      	ldr	r2, [r7, #4]
    241e:	6812      	ldr	r2, [r2, #0]
    2420:	6812      	ldr	r2, [r2, #0]
    2422:	f042 0201 	orr.w	r2, r2, #1
    2426:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    2428:	687b      	ldr	r3, [r7, #4]
    242a:	681b      	ldr	r3, [r3, #0]
    242c:	687a      	ldr	r2, [r7, #4]
    242e:	6812      	ldr	r2, [r2, #0]
    2430:	69d1      	ldr	r1, [r2, #28]
    2432:	78fa      	ldrb	r2, [r7, #3]
    2434:	f04f 0001 	mov.w	r0, #1
    2438:	fa00 f202 	lsl.w	r2, r0, r2
    243c:	ea41 0202 	orr.w	r2, r1, r2
    2440:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2442:	687b      	ldr	r3, [r7, #4]
    2444:	889b      	ldrh	r3, [r3, #4]
    2446:	b21b      	sxth	r3, r3
    2448:	4618      	mov	r0, r3
    244a:	f7ff fd4f 	bl	1eec <NVIC_EnableIRQ>
}
    244e:	f107 0710 	add.w	r7, r7, #16
    2452:	46bd      	mov	sp, r7
    2454:	bd80      	pop	{r7, pc}
    2456:	bf00      	nop

00002458 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2458:	b580      	push	{r7, lr}
    245a:	b084      	sub	sp, #16
    245c:	af00      	add	r7, sp, #0
    245e:	6078      	str	r0, [r7, #4]
    2460:	460b      	mov	r3, r1
    2462:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2464:	687a      	ldr	r2, [r7, #4]
    2466:	f240 63ac 	movw	r3, #1708	; 0x6ac
    246a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    246e:	429a      	cmp	r2, r3
    2470:	d007      	beq.n	2482 <MSS_SPI_clear_slave_select+0x2a>
    2472:	687a      	ldr	r2, [r7, #4]
    2474:	f240 6328 	movw	r3, #1576	; 0x628
    2478:	f2c2 0300 	movt	r3, #8192	; 0x2000
    247c:	429a      	cmp	r2, r3
    247e:	d000      	beq.n	2482 <MSS_SPI_clear_slave_select+0x2a>
    2480:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2482:	687b      	ldr	r3, [r7, #4]
    2484:	681b      	ldr	r3, [r3, #0]
    2486:	681b      	ldr	r3, [r3, #0]
    2488:	f003 0302 	and.w	r3, r3, #2
    248c:	2b00      	cmp	r3, #0
    248e:	d100      	bne.n	2492 <MSS_SPI_clear_slave_select+0x3a>
    2490:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2492:	687b      	ldr	r3, [r7, #4]
    2494:	889b      	ldrh	r3, [r3, #4]
    2496:	b21b      	sxth	r3, r3
    2498:	4618      	mov	r0, r3
    249a:	f7ff fd43 	bl	1f24 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    249e:	687b      	ldr	r3, [r7, #4]
    24a0:	681b      	ldr	r3, [r3, #0]
    24a2:	689b      	ldr	r3, [r3, #8]
    24a4:	f003 0304 	and.w	r3, r3, #4
    24a8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    24aa:	68fb      	ldr	r3, [r7, #12]
    24ac:	2b00      	cmp	r3, #0
    24ae:	d002      	beq.n	24b6 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    24b0:	6878      	ldr	r0, [r7, #4]
    24b2:	f7ff fe0d 	bl	20d0 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    24b6:	687b      	ldr	r3, [r7, #4]
    24b8:	681b      	ldr	r3, [r3, #0]
    24ba:	687a      	ldr	r2, [r7, #4]
    24bc:	6812      	ldr	r2, [r2, #0]
    24be:	69d1      	ldr	r1, [r2, #28]
    24c0:	78fa      	ldrb	r2, [r7, #3]
    24c2:	f04f 0001 	mov.w	r0, #1
    24c6:	fa00 f202 	lsl.w	r2, r0, r2
    24ca:	ea6f 0202 	mvn.w	r2, r2
    24ce:	ea01 0202 	and.w	r2, r1, r2
    24d2:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    24d4:	687b      	ldr	r3, [r7, #4]
    24d6:	889b      	ldrh	r3, [r3, #4]
    24d8:	b21b      	sxth	r3, r3
    24da:	4618      	mov	r0, r3
    24dc:	f7ff fd06 	bl	1eec <NVIC_EnableIRQ>
}
    24e0:	f107 0710 	add.w	r7, r7, #16
    24e4:	46bd      	mov	sp, r7
    24e6:	bd80      	pop	{r7, pc}

000024e8 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    24e8:	b580      	push	{r7, lr}
    24ea:	b08e      	sub	sp, #56	; 0x38
    24ec:	af00      	add	r7, sp, #0
    24ee:	60f8      	str	r0, [r7, #12]
    24f0:	60b9      	str	r1, [r7, #8]
    24f2:	603b      	str	r3, [r7, #0]
    24f4:	4613      	mov	r3, r2
    24f6:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    24f8:	f04f 0300 	mov.w	r3, #0
    24fc:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    24fe:	f04f 0300 	mov.w	r3, #0
    2502:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2504:	68fa      	ldr	r2, [r7, #12]
    2506:	f240 63ac 	movw	r3, #1708	; 0x6ac
    250a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    250e:	429a      	cmp	r2, r3
    2510:	d007      	beq.n	2522 <MSS_SPI_transfer_block+0x3a>
    2512:	68fa      	ldr	r2, [r7, #12]
    2514:	f240 6328 	movw	r3, #1576	; 0x628
    2518:	f2c2 0300 	movt	r3, #8192	; 0x2000
    251c:	429a      	cmp	r2, r3
    251e:	d000      	beq.n	2522 <MSS_SPI_transfer_block+0x3a>
    2520:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2522:	68fb      	ldr	r3, [r7, #12]
    2524:	681b      	ldr	r3, [r3, #0]
    2526:	681b      	ldr	r3, [r3, #0]
    2528:	f003 0302 	and.w	r3, r3, #2
    252c:	2b00      	cmp	r3, #0
    252e:	d100      	bne.n	2532 <MSS_SPI_transfer_block+0x4a>
    2530:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    2532:	88fa      	ldrh	r2, [r7, #6]
    2534:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    2538:	4413      	add	r3, r2
    253a:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    253c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    253e:	2b00      	cmp	r3, #0
    2540:	d103      	bne.n	254a <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    2542:	f04f 0301 	mov.w	r3, #1
    2546:	623b      	str	r3, [r7, #32]
    2548:	e001      	b.n	254e <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    254a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    254c:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    254e:	68fb      	ldr	r3, [r7, #12]
    2550:	681b      	ldr	r3, [r3, #0]
    2552:	68fa      	ldr	r2, [r7, #12]
    2554:	6812      	ldr	r2, [r2, #0]
    2556:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2558:	f042 020c 	orr.w	r2, r2, #12
    255c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    255e:	68fb      	ldr	r3, [r7, #12]
    2560:	681b      	ldr	r3, [r3, #0]
    2562:	689b      	ldr	r3, [r3, #8]
    2564:	f003 0304 	and.w	r3, r3, #4
    2568:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    256a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    256c:	2b00      	cmp	r3, #0
    256e:	d002      	beq.n	2576 <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    2570:	68f8      	ldr	r0, [r7, #12]
    2572:	f7ff fdad 	bl	20d0 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2576:	68fb      	ldr	r3, [r7, #12]
    2578:	681b      	ldr	r3, [r3, #0]
    257a:	68fa      	ldr	r2, [r7, #12]
    257c:	6812      	ldr	r2, [r2, #0]
    257e:	6812      	ldr	r2, [r2, #0]
    2580:	f022 0201 	bic.w	r2, r2, #1
    2584:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    2586:	68fb      	ldr	r3, [r7, #12]
    2588:	6819      	ldr	r1, [r3, #0]
    258a:	68fb      	ldr	r3, [r7, #12]
    258c:	681b      	ldr	r3, [r3, #0]
    258e:	681b      	ldr	r3, [r3, #0]
    2590:	f240 02ff 	movw	r2, #255	; 0xff
    2594:	f6cf 7200 	movt	r2, #65280	; 0xff00
    2598:	ea03 0202 	and.w	r2, r3, r2
    259c:	6a3b      	ldr	r3, [r7, #32]
    259e:	ea4f 2003 	mov.w	r0, r3, lsl #8
    25a2:	f64f 7300 	movw	r3, #65280	; 0xff00
    25a6:	f2c0 03ff 	movt	r3, #255	; 0xff
    25aa:	ea00 0303 	and.w	r3, r0, r3
    25ae:	ea42 0303 	orr.w	r3, r2, r3
    25b2:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    25b4:	68fb      	ldr	r3, [r7, #12]
    25b6:	681b      	ldr	r3, [r3, #0]
    25b8:	f04f 0208 	mov.w	r2, #8
    25bc:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    25be:	68fb      	ldr	r3, [r7, #12]
    25c0:	681b      	ldr	r3, [r3, #0]
    25c2:	68fa      	ldr	r2, [r7, #12]
    25c4:	6812      	ldr	r2, [r2, #0]
    25c6:	6812      	ldr	r2, [r2, #0]
    25c8:	f042 0201 	orr.w	r2, r2, #1
    25cc:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    25ce:	68fb      	ldr	r3, [r7, #12]
    25d0:	681b      	ldr	r3, [r3, #0]
    25d2:	689b      	ldr	r3, [r3, #8]
    25d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    25d8:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
    25da:	e009      	b.n	25f0 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    25dc:	68fb      	ldr	r3, [r7, #12]
    25de:	681b      	ldr	r3, [r3, #0]
    25e0:	691b      	ldr	r3, [r3, #16]
    25e2:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    25e4:	68fb      	ldr	r3, [r7, #12]
    25e6:	681b      	ldr	r3, [r3, #0]
    25e8:	689b      	ldr	r3, [r3, #8]
    25ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
    25ee:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    25f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    25f2:	2b00      	cmp	r3, #0
    25f4:	d0f2      	beq.n	25dc <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    25f6:	f04f 0300 	mov.w	r3, #0
    25fa:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    25fc:	f04f 0300 	mov.w	r3, #0
    2600:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    2602:	8bba      	ldrh	r2, [r7, #28]
    2604:	88fb      	ldrh	r3, [r7, #6]
    2606:	429a      	cmp	r2, r3
    2608:	d20f      	bcs.n	262a <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    260a:	68fb      	ldr	r3, [r7, #12]
    260c:	681b      	ldr	r3, [r3, #0]
    260e:	8bb9      	ldrh	r1, [r7, #28]
    2610:	68ba      	ldr	r2, [r7, #8]
    2612:	440a      	add	r2, r1
    2614:	7812      	ldrb	r2, [r2, #0]
    2616:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    2618:	8bbb      	ldrh	r3, [r7, #28]
    261a:	f103 0301 	add.w	r3, r3, #1
    261e:	83bb      	strh	r3, [r7, #28]
        ++transit;
    2620:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2622:	f103 0301 	add.w	r3, r3, #1
    2626:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    2628:	e06a      	b.n	2700 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    262a:	8bba      	ldrh	r2, [r7, #28]
    262c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    262e:	429a      	cmp	r2, r3
    2630:	d266      	bcs.n	2700 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    2632:	68fb      	ldr	r3, [r7, #12]
    2634:	681b      	ldr	r3, [r3, #0]
    2636:	f04f 0200 	mov.w	r2, #0
    263a:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    263c:	8bbb      	ldrh	r3, [r7, #28]
    263e:	f103 0301 	add.w	r3, r3, #1
    2642:	83bb      	strh	r3, [r7, #28]
            ++transit;
    2644:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2646:	f103 0301 	add.w	r3, r3, #1
    264a:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    264c:	e058      	b.n	2700 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    264e:	68fb      	ldr	r3, [r7, #12]
    2650:	681b      	ldr	r3, [r3, #0]
    2652:	689b      	ldr	r3, [r3, #8]
    2654:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2658:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
    265a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    265c:	2b00      	cmp	r3, #0
    265e:	d11e      	bne.n	269e <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    2660:	68fb      	ldr	r3, [r7, #12]
    2662:	681b      	ldr	r3, [r3, #0]
    2664:	691b      	ldr	r3, [r3, #16]
    2666:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    2668:	8b7a      	ldrh	r2, [r7, #26]
    266a:	88fb      	ldrh	r3, [r7, #6]
    266c:	429a      	cmp	r2, r3
    266e:	d30e      	bcc.n	268e <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    2670:	8bfa      	ldrh	r2, [r7, #30]
    2672:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    2676:	429a      	cmp	r2, r3
    2678:	d205      	bcs.n	2686 <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    267a:	8bfa      	ldrh	r2, [r7, #30]
    267c:	683b      	ldr	r3, [r7, #0]
    267e:	4413      	add	r3, r2
    2680:	697a      	ldr	r2, [r7, #20]
    2682:	b2d2      	uxtb	r2, r2
    2684:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    2686:	8bfb      	ldrh	r3, [r7, #30]
    2688:	f103 0301 	add.w	r3, r3, #1
    268c:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    268e:	8b7b      	ldrh	r3, [r7, #26]
    2690:	f103 0301 	add.w	r3, r3, #1
    2694:	837b      	strh	r3, [r7, #26]
            --transit;
    2696:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2698:	f103 33ff 	add.w	r3, r3, #4294967295
    269c:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    269e:	68fb      	ldr	r3, [r7, #12]
    26a0:	681b      	ldr	r3, [r3, #0]
    26a2:	689b      	ldr	r3, [r3, #8]
    26a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
    26a8:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
    26aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
    26ac:	2b00      	cmp	r3, #0
    26ae:	d127      	bne.n	2700 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    26b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    26b2:	2b03      	cmp	r3, #3
    26b4:	d824      	bhi.n	2700 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    26b6:	8bba      	ldrh	r2, [r7, #28]
    26b8:	88fb      	ldrh	r3, [r7, #6]
    26ba:	429a      	cmp	r2, r3
    26bc:	d20f      	bcs.n	26de <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    26be:	68fb      	ldr	r3, [r7, #12]
    26c0:	681b      	ldr	r3, [r3, #0]
    26c2:	8bb9      	ldrh	r1, [r7, #28]
    26c4:	68ba      	ldr	r2, [r7, #8]
    26c6:	440a      	add	r2, r1
    26c8:	7812      	ldrb	r2, [r2, #0]
    26ca:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    26cc:	8bbb      	ldrh	r3, [r7, #28]
    26ce:	f103 0301 	add.w	r3, r3, #1
    26d2:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    26d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    26d6:	f103 0301 	add.w	r3, r3, #1
    26da:	84fb      	strh	r3, [r7, #38]	; 0x26
    26dc:	e010      	b.n	2700 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    26de:	8bba      	ldrh	r2, [r7, #28]
    26e0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    26e2:	429a      	cmp	r2, r3
    26e4:	d20c      	bcs.n	2700 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    26e6:	68fb      	ldr	r3, [r7, #12]
    26e8:	681b      	ldr	r3, [r3, #0]
    26ea:	f04f 0200 	mov.w	r2, #0
    26ee:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    26f0:	8bbb      	ldrh	r3, [r7, #28]
    26f2:	f103 0301 	add.w	r3, r3, #1
    26f6:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    26f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    26fa:	f103 0301 	add.w	r3, r3, #1
    26fe:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    2700:	8b7a      	ldrh	r2, [r7, #26]
    2702:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2704:	429a      	cmp	r2, r3
    2706:	d3a2      	bcc.n	264e <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    2708:	f107 0738 	add.w	r7, r7, #56	; 0x38
    270c:	46bd      	mov	sp, r7
    270e:	bd80      	pop	{r7, pc}

00002710 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2710:	b480      	push	{r7}
    2712:	b085      	sub	sp, #20
    2714:	af00      	add	r7, sp, #0
    2716:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    2718:	f04f 0300 	mov.w	r3, #0
    271c:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    271e:	e00e      	b.n	273e <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    2720:	687b      	ldr	r3, [r7, #4]
    2722:	681b      	ldr	r3, [r3, #0]
    2724:	687a      	ldr	r2, [r7, #4]
    2726:	6891      	ldr	r1, [r2, #8]
    2728:	687a      	ldr	r2, [r7, #4]
    272a:	6912      	ldr	r2, [r2, #16]
    272c:	440a      	add	r2, r1
    272e:	7812      	ldrb	r2, [r2, #0]
    2730:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    2732:	687b      	ldr	r3, [r7, #4]
    2734:	691b      	ldr	r3, [r3, #16]
    2736:	f103 0201 	add.w	r2, r3, #1
    273a:	687b      	ldr	r3, [r7, #4]
    273c:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    273e:	687b      	ldr	r3, [r7, #4]
    2740:	681b      	ldr	r3, [r3, #0]
    2742:	689b      	ldr	r3, [r3, #8]
    2744:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2748:	2b00      	cmp	r3, #0
    274a:	d105      	bne.n	2758 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    274c:	687b      	ldr	r3, [r7, #4]
    274e:	691a      	ldr	r2, [r3, #16]
    2750:	687b      	ldr	r3, [r7, #4]
    2752:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2754:	429a      	cmp	r2, r3
    2756:	d3e3      	bcc.n	2720 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    2758:	687b      	ldr	r3, [r7, #4]
    275a:	691a      	ldr	r2, [r3, #16]
    275c:	687b      	ldr	r3, [r7, #4]
    275e:	68db      	ldr	r3, [r3, #12]
    2760:	429a      	cmp	r2, r3
    2762:	d31c      	bcc.n	279e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2764:	e00e      	b.n	2784 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    2766:	687b      	ldr	r3, [r7, #4]
    2768:	681b      	ldr	r3, [r3, #0]
    276a:	687a      	ldr	r2, [r7, #4]
    276c:	6951      	ldr	r1, [r2, #20]
    276e:	687a      	ldr	r2, [r7, #4]
    2770:	69d2      	ldr	r2, [r2, #28]
    2772:	440a      	add	r2, r1
    2774:	7812      	ldrb	r2, [r2, #0]
    2776:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    2778:	687b      	ldr	r3, [r7, #4]
    277a:	69db      	ldr	r3, [r3, #28]
    277c:	f103 0201 	add.w	r2, r3, #1
    2780:	687b      	ldr	r3, [r7, #4]
    2782:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2784:	687b      	ldr	r3, [r7, #4]
    2786:	681b      	ldr	r3, [r3, #0]
    2788:	689b      	ldr	r3, [r3, #8]
    278a:	f403 7380 	and.w	r3, r3, #256	; 0x100
    278e:	2b00      	cmp	r3, #0
    2790:	d105      	bne.n	279e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    2792:	687b      	ldr	r3, [r7, #4]
    2794:	69da      	ldr	r2, [r3, #28]
    2796:	687b      	ldr	r3, [r7, #4]
    2798:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    279a:	429a      	cmp	r2, r3
    279c:	d3e3      	bcc.n	2766 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    279e:	687b      	ldr	r3, [r7, #4]
    27a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    27a2:	2b00      	cmp	r3, #0
    27a4:	d01f      	beq.n	27e6 <fill_slave_tx_fifo+0xd6>
    27a6:	687b      	ldr	r3, [r7, #4]
    27a8:	691a      	ldr	r2, [r3, #16]
    27aa:	687b      	ldr	r3, [r7, #4]
    27ac:	68db      	ldr	r3, [r3, #12]
    27ae:	429a      	cmp	r2, r3
    27b0:	d319      	bcc.n	27e6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    27b2:	687b      	ldr	r3, [r7, #4]
    27b4:	69da      	ldr	r2, [r3, #28]
    27b6:	687b      	ldr	r3, [r7, #4]
    27b8:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    27ba:	429a      	cmp	r2, r3
    27bc:	d313      	bcc.n	27e6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    27be:	e008      	b.n	27d2 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    27c0:	687b      	ldr	r3, [r7, #4]
    27c2:	681b      	ldr	r3, [r3, #0]
    27c4:	f04f 0200 	mov.w	r2, #0
    27c8:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    27ca:	68fb      	ldr	r3, [r7, #12]
    27cc:	f103 0301 	add.w	r3, r3, #1
    27d0:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    27d2:	687b      	ldr	r3, [r7, #4]
    27d4:	681b      	ldr	r3, [r3, #0]
    27d6:	689b      	ldr	r3, [r3, #8]
    27d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
    27dc:	2b00      	cmp	r3, #0
    27de:	d102      	bne.n	27e6 <fill_slave_tx_fifo+0xd6>
    27e0:	68fb      	ldr	r3, [r7, #12]
    27e2:	2b1f      	cmp	r3, #31
    27e4:	d9ec      	bls.n	27c0 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    27e6:	f107 0714 	add.w	r7, r7, #20
    27ea:	46bd      	mov	sp, r7
    27ec:	bc80      	pop	{r7}
    27ee:	4770      	bx	lr

000027f0 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    27f0:	b580      	push	{r7, lr}
    27f2:	b084      	sub	sp, #16
    27f4:	af00      	add	r7, sp, #0
    27f6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    27f8:	687b      	ldr	r3, [r7, #4]
    27fa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    27fe:	2b02      	cmp	r3, #2
    2800:	d115      	bne.n	282e <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2802:	e00c      	b.n	281e <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    2804:	687b      	ldr	r3, [r7, #4]
    2806:	681b      	ldr	r3, [r3, #0]
    2808:	691b      	ldr	r3, [r3, #16]
    280a:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    280c:	687b      	ldr	r3, [r7, #4]
    280e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2810:	2b00      	cmp	r3, #0
    2812:	d004      	beq.n	281e <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    2814:	687b      	ldr	r3, [r7, #4]
    2816:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2818:	68fa      	ldr	r2, [r7, #12]
    281a:	4610      	mov	r0, r2
    281c:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    281e:	687b      	ldr	r3, [r7, #4]
    2820:	681b      	ldr	r3, [r3, #0]
    2822:	689b      	ldr	r3, [r3, #8]
    2824:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2828:	2b00      	cmp	r3, #0
    282a:	d0eb      	beq.n	2804 <read_slave_rx_fifo+0x14>
    282c:	e032      	b.n	2894 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    282e:	687b      	ldr	r3, [r7, #4]
    2830:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2834:	2b01      	cmp	r3, #1
    2836:	d125      	bne.n	2884 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2838:	e017      	b.n	286a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    283a:	687b      	ldr	r3, [r7, #4]
    283c:	681b      	ldr	r3, [r3, #0]
    283e:	691b      	ldr	r3, [r3, #16]
    2840:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    2842:	687b      	ldr	r3, [r7, #4]
    2844:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2846:	687b      	ldr	r3, [r7, #4]
    2848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    284a:	429a      	cmp	r2, r3
    284c:	d207      	bcs.n	285e <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    284e:	687b      	ldr	r3, [r7, #4]
    2850:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2852:	687b      	ldr	r3, [r7, #4]
    2854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2856:	4413      	add	r3, r2
    2858:	68fa      	ldr	r2, [r7, #12]
    285a:	b2d2      	uxtb	r2, r2
    285c:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    285e:	687b      	ldr	r3, [r7, #4]
    2860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2862:	f103 0201 	add.w	r2, r3, #1
    2866:	687b      	ldr	r3, [r7, #4]
    2868:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    286a:	687b      	ldr	r3, [r7, #4]
    286c:	681b      	ldr	r3, [r3, #0]
    286e:	689b      	ldr	r3, [r3, #8]
    2870:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2874:	2b00      	cmp	r3, #0
    2876:	d0e0      	beq.n	283a <read_slave_rx_fifo+0x4a>
    2878:	e00c      	b.n	2894 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    287a:	687b      	ldr	r3, [r7, #4]
    287c:	681b      	ldr	r3, [r3, #0]
    287e:	691b      	ldr	r3, [r3, #16]
    2880:	60fb      	str	r3, [r7, #12]
    2882:	e000      	b.n	2886 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2884:	bf00      	nop
    2886:	687b      	ldr	r3, [r7, #4]
    2888:	681b      	ldr	r3, [r3, #0]
    288a:	689b      	ldr	r3, [r3, #8]
    288c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2890:	2b00      	cmp	r3, #0
    2892:	d0f2      	beq.n	287a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    2894:	f107 0710 	add.w	r7, r7, #16
    2898:	46bd      	mov	sp, r7
    289a:	bd80      	pop	{r7, pc}

0000289c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    289c:	b580      	push	{r7, lr}
    289e:	b086      	sub	sp, #24
    28a0:	af00      	add	r7, sp, #0
    28a2:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    28a4:	687b      	ldr	r3, [r7, #4]
    28a6:	681b      	ldr	r3, [r3, #0]
    28a8:	f103 0320 	add.w	r3, r3, #32
    28ac:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    28ae:	687a      	ldr	r2, [r7, #4]
    28b0:	f240 63ac 	movw	r3, #1708	; 0x6ac
    28b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28b8:	429a      	cmp	r2, r3
    28ba:	d007      	beq.n	28cc <mss_spi_isr+0x30>
    28bc:	687a      	ldr	r2, [r7, #4]
    28be:	f240 6328 	movw	r3, #1576	; 0x628
    28c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28c6:	429a      	cmp	r2, r3
    28c8:	d000      	beq.n	28cc <mss_spi_isr+0x30>
    28ca:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    28cc:	693b      	ldr	r3, [r7, #16]
    28ce:	681b      	ldr	r3, [r3, #0]
    28d0:	f003 0302 	and.w	r3, r3, #2
    28d4:	2b00      	cmp	r3, #0
    28d6:	d052      	beq.n	297e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    28d8:	687b      	ldr	r3, [r7, #4]
    28da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    28de:	2b02      	cmp	r3, #2
    28e0:	d115      	bne.n	290e <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    28e2:	e00c      	b.n	28fe <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    28e4:	687b      	ldr	r3, [r7, #4]
    28e6:	681b      	ldr	r3, [r3, #0]
    28e8:	691b      	ldr	r3, [r3, #16]
    28ea:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    28ec:	687b      	ldr	r3, [r7, #4]
    28ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    28f0:	2b00      	cmp	r3, #0
    28f2:	d004      	beq.n	28fe <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    28f4:	687b      	ldr	r3, [r7, #4]
    28f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    28f8:	68fa      	ldr	r2, [r7, #12]
    28fa:	4610      	mov	r0, r2
    28fc:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    28fe:	687b      	ldr	r3, [r7, #4]
    2900:	681b      	ldr	r3, [r3, #0]
    2902:	689b      	ldr	r3, [r3, #8]
    2904:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2908:	2b00      	cmp	r3, #0
    290a:	d0eb      	beq.n	28e4 <mss_spi_isr+0x48>
    290c:	e032      	b.n	2974 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    290e:	687b      	ldr	r3, [r7, #4]
    2910:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2914:	2b01      	cmp	r3, #1
    2916:	d125      	bne.n	2964 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2918:	e017      	b.n	294a <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    291a:	687b      	ldr	r3, [r7, #4]
    291c:	681b      	ldr	r3, [r3, #0]
    291e:	691b      	ldr	r3, [r3, #16]
    2920:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    2922:	687b      	ldr	r3, [r7, #4]
    2924:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2926:	687b      	ldr	r3, [r7, #4]
    2928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    292a:	429a      	cmp	r2, r3
    292c:	d207      	bcs.n	293e <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    292e:	687b      	ldr	r3, [r7, #4]
    2930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2932:	687b      	ldr	r3, [r7, #4]
    2934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2936:	4413      	add	r3, r2
    2938:	68fa      	ldr	r2, [r7, #12]
    293a:	b2d2      	uxtb	r2, r2
    293c:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    293e:	687b      	ldr	r3, [r7, #4]
    2940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2942:	f103 0201 	add.w	r2, r3, #1
    2946:	687b      	ldr	r3, [r7, #4]
    2948:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    294a:	687b      	ldr	r3, [r7, #4]
    294c:	681b      	ldr	r3, [r3, #0]
    294e:	689b      	ldr	r3, [r3, #8]
    2950:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2954:	2b00      	cmp	r3, #0
    2956:	d0e0      	beq.n	291a <mss_spi_isr+0x7e>
    2958:	e00c      	b.n	2974 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    295a:	687b      	ldr	r3, [r7, #4]
    295c:	681b      	ldr	r3, [r3, #0]
    295e:	691b      	ldr	r3, [r3, #16]
    2960:	60fb      	str	r3, [r7, #12]
    2962:	e000      	b.n	2966 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2964:	bf00      	nop
    2966:	687b      	ldr	r3, [r7, #4]
    2968:	681b      	ldr	r3, [r3, #0]
    296a:	689b      	ldr	r3, [r3, #8]
    296c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2970:	2b00      	cmp	r3, #0
    2972:	d0f2      	beq.n	295a <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    2974:	687b      	ldr	r3, [r7, #4]
    2976:	681b      	ldr	r3, [r3, #0]
    2978:	f04f 0202 	mov.w	r2, #2
    297c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    297e:	693b      	ldr	r3, [r7, #16]
    2980:	681b      	ldr	r3, [r3, #0]
    2982:	f003 0301 	and.w	r3, r3, #1
    2986:	b2db      	uxtb	r3, r3
    2988:	2b00      	cmp	r3, #0
    298a:	d012      	beq.n	29b2 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    298c:	687b      	ldr	r3, [r7, #4]
    298e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2992:	2b02      	cmp	r3, #2
    2994:	d105      	bne.n	29a2 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2996:	687b      	ldr	r3, [r7, #4]
    2998:	681b      	ldr	r3, [r3, #0]
    299a:	687a      	ldr	r2, [r7, #4]
    299c:	6f92      	ldr	r2, [r2, #120]	; 0x78
    299e:	615a      	str	r2, [r3, #20]
    29a0:	e002      	b.n	29a8 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    29a2:	6878      	ldr	r0, [r7, #4]
    29a4:	f7ff feb4 	bl	2710 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    29a8:	687b      	ldr	r3, [r7, #4]
    29aa:	681b      	ldr	r3, [r3, #0]
    29ac:	f04f 0201 	mov.w	r2, #1
    29b0:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    29b2:	693b      	ldr	r3, [r7, #16]
    29b4:	681b      	ldr	r3, [r3, #0]
    29b6:	f003 0310 	and.w	r3, r3, #16
    29ba:	2b00      	cmp	r3, #0
    29bc:	d023      	beq.n	2a06 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    29be:	6878      	ldr	r0, [r7, #4]
    29c0:	f7ff ff16 	bl	27f0 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    29c4:	687b      	ldr	r3, [r7, #4]
    29c6:	6a1b      	ldr	r3, [r3, #32]
    29c8:	2b00      	cmp	r3, #0
    29ca:	d00b      	beq.n	29e4 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    29cc:	687b      	ldr	r3, [r7, #4]
    29ce:	6a1b      	ldr	r3, [r3, #32]
    29d0:	687a      	ldr	r2, [r7, #4]
    29d2:	6a91      	ldr	r1, [r2, #40]	; 0x28
    29d4:	687a      	ldr	r2, [r7, #4]
    29d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    29d8:	4608      	mov	r0, r1
    29da:	4611      	mov	r1, r2
    29dc:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    29de:	6878      	ldr	r0, [r7, #4]
    29e0:	f7ff fe96 	bl	2710 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    29e4:	687b      	ldr	r3, [r7, #4]
    29e6:	f04f 0201 	mov.w	r2, #1
    29ea:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    29ec:	687b      	ldr	r3, [r7, #4]
    29ee:	681b      	ldr	r3, [r3, #0]
    29f0:	687a      	ldr	r2, [r7, #4]
    29f2:	6812      	ldr	r2, [r2, #0]
    29f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    29f6:	f022 0210 	bic.w	r2, r2, #16
    29fa:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    29fc:	687b      	ldr	r3, [r7, #4]
    29fe:	681b      	ldr	r3, [r3, #0]
    2a00:	f04f 0210 	mov.w	r2, #16
    2a04:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    2a06:	693b      	ldr	r3, [r7, #16]
    2a08:	681b      	ldr	r3, [r3, #0]
    2a0a:	f003 0304 	and.w	r3, r3, #4
    2a0e:	2b00      	cmp	r3, #0
    2a10:	d00f      	beq.n	2a32 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    2a12:	687b      	ldr	r3, [r7, #4]
    2a14:	681b      	ldr	r3, [r3, #0]
    2a16:	687a      	ldr	r2, [r7, #4]
    2a18:	6812      	ldr	r2, [r2, #0]
    2a1a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2a1c:	f042 0204 	orr.w	r2, r2, #4
    2a20:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    2a22:	6878      	ldr	r0, [r7, #4]
    2a24:	f7ff fb54 	bl	20d0 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    2a28:	687b      	ldr	r3, [r7, #4]
    2a2a:	681b      	ldr	r3, [r3, #0]
    2a2c:	f04f 0204 	mov.w	r2, #4
    2a30:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    2a32:	693b      	ldr	r3, [r7, #16]
    2a34:	681b      	ldr	r3, [r3, #0]
    2a36:	f003 0308 	and.w	r3, r3, #8
    2a3a:	2b00      	cmp	r3, #0
    2a3c:	d031      	beq.n	2aa2 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    2a3e:	687b      	ldr	r3, [r7, #4]
    2a40:	681b      	ldr	r3, [r3, #0]
    2a42:	687a      	ldr	r2, [r7, #4]
    2a44:	6812      	ldr	r2, [r2, #0]
    2a46:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2a48:	f042 0208 	orr.w	r2, r2, #8
    2a4c:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2a4e:	687b      	ldr	r3, [r7, #4]
    2a50:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2a54:	2b02      	cmp	r3, #2
    2a56:	d113      	bne.n	2a80 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2a58:	687b      	ldr	r3, [r7, #4]
    2a5a:	681a      	ldr	r2, [r3, #0]
    2a5c:	687b      	ldr	r3, [r7, #4]
    2a5e:	681b      	ldr	r3, [r3, #0]
    2a60:	6819      	ldr	r1, [r3, #0]
    2a62:	f240 03ff 	movw	r3, #255	; 0xff
    2a66:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2a6a:	ea01 0303 	and.w	r3, r1, r3
    2a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2a72:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2a74:	687b      	ldr	r3, [r7, #4]
    2a76:	681b      	ldr	r3, [r3, #0]
    2a78:	687a      	ldr	r2, [r7, #4]
    2a7a:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2a7c:	615a      	str	r2, [r3, #20]
    2a7e:	e00b      	b.n	2a98 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    2a80:	687b      	ldr	r3, [r7, #4]
    2a82:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2a86:	2b01      	cmp	r3, #1
    2a88:	d106      	bne.n	2a98 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    2a8a:	687b      	ldr	r3, [r7, #4]
    2a8c:	f04f 0200 	mov.w	r2, #0
    2a90:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    2a92:	6878      	ldr	r0, [r7, #4]
    2a94:	f7ff fe3c 	bl	2710 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    2a98:	687b      	ldr	r3, [r7, #4]
    2a9a:	681b      	ldr	r3, [r3, #0]
    2a9c:	f04f 0208 	mov.w	r2, #8
    2aa0:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    2aa2:	693b      	ldr	r3, [r7, #16]
    2aa4:	681b      	ldr	r3, [r3, #0]
    2aa6:	f003 0320 	and.w	r3, r3, #32
    2aaa:	2b00      	cmp	r3, #0
    2aac:	d049      	beq.n	2b42 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    2aae:	6878      	ldr	r0, [r7, #4]
    2ab0:	f7ff fe9e 	bl	27f0 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    2ab4:	687b      	ldr	r3, [r7, #4]
    2ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2ab8:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    2aba:	687b      	ldr	r3, [r7, #4]
    2abc:	6a1b      	ldr	r3, [r3, #32]
    2abe:	2b00      	cmp	r3, #0
    2ac0:	d01c      	beq.n	2afc <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    2ac2:	687b      	ldr	r3, [r7, #4]
    2ac4:	f04f 0200 	mov.w	r2, #0
    2ac8:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    2aca:	687b      	ldr	r3, [r7, #4]
    2acc:	f04f 0200 	mov.w	r2, #0
    2ad0:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    2ad2:	687b      	ldr	r3, [r7, #4]
    2ad4:	f04f 0200 	mov.w	r2, #0
    2ad8:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    2ada:	687b      	ldr	r3, [r7, #4]
    2adc:	f04f 0200 	mov.w	r2, #0
    2ae0:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2ae2:	687b      	ldr	r3, [r7, #4]
    2ae4:	681b      	ldr	r3, [r3, #0]
    2ae6:	f04f 0210 	mov.w	r2, #16
    2aea:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    2aec:	687b      	ldr	r3, [r7, #4]
    2aee:	681b      	ldr	r3, [r3, #0]
    2af0:	687a      	ldr	r2, [r7, #4]
    2af2:	6812      	ldr	r2, [r2, #0]
    2af4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2af6:	f042 0210 	orr.w	r2, r2, #16
    2afa:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    2afc:	687b      	ldr	r3, [r7, #4]
    2afe:	f04f 0200 	mov.w	r2, #0
    2b02:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2b04:	687b      	ldr	r3, [r7, #4]
    2b06:	681b      	ldr	r3, [r3, #0]
    2b08:	687a      	ldr	r2, [r7, #4]
    2b0a:	6812      	ldr	r2, [r2, #0]
    2b0c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2b0e:	f042 020c 	orr.w	r2, r2, #12
    2b12:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    2b14:	6878      	ldr	r0, [r7, #4]
    2b16:	f7ff fdfb 	bl	2710 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    2b1a:	687b      	ldr	r3, [r7, #4]
    2b1c:	f04f 0200 	mov.w	r2, #0
    2b20:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    2b22:	687b      	ldr	r3, [r7, #4]
    2b24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2b26:	2b00      	cmp	r3, #0
    2b28:	d006      	beq.n	2b38 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    2b2a:	687b      	ldr	r3, [r7, #4]
    2b2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2b2e:	687a      	ldr	r2, [r7, #4]
    2b30:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2b32:	4610      	mov	r0, r2
    2b34:	6979      	ldr	r1, [r7, #20]
    2b36:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    2b38:	687b      	ldr	r3, [r7, #4]
    2b3a:	681b      	ldr	r3, [r3, #0]
    2b3c:	f04f 0220 	mov.w	r2, #32
    2b40:	60da      	str	r2, [r3, #12]
    }
}
    2b42:	f107 0718 	add.w	r7, r7, #24
    2b46:	46bd      	mov	sp, r7
    2b48:	bd80      	pop	{r7, pc}
    2b4a:	bf00      	nop

00002b4c <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    2b4c:	4668      	mov	r0, sp
    2b4e:	f020 0107 	bic.w	r1, r0, #7
    2b52:	468d      	mov	sp, r1
    2b54:	b589      	push	{r0, r3, r7, lr}
    2b56:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    2b58:	f240 60ac 	movw	r0, #1708	; 0x6ac
    2b5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2b60:	f7ff fe9c 	bl	289c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    2b64:	f04f 000c 	mov.w	r0, #12
    2b68:	f7ff f9fa 	bl	1f60 <NVIC_ClearPendingIRQ>
}
    2b6c:	46bd      	mov	sp, r7
    2b6e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b72:	4685      	mov	sp, r0
    2b74:	4770      	bx	lr
    2b76:	bf00      	nop

00002b78 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    2b78:	4668      	mov	r0, sp
    2b7a:	f020 0107 	bic.w	r1, r0, #7
    2b7e:	468d      	mov	sp, r1
    2b80:	b589      	push	{r0, r3, r7, lr}
    2b82:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    2b84:	f240 6028 	movw	r0, #1576	; 0x628
    2b88:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2b8c:	f7ff fe86 	bl	289c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    2b90:	f04f 000d 	mov.w	r0, #13
    2b94:	f7ff f9e4 	bl	1f60 <NVIC_ClearPendingIRQ>
}
    2b98:	46bd      	mov	sp, r7
    2b9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b9e:	4685      	mov	sp, r0
    2ba0:	4770      	bx	lr
    2ba2:	bf00      	nop

00002ba4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2ba4:	b480      	push	{r7}
    2ba6:	b083      	sub	sp, #12
    2ba8:	af00      	add	r7, sp, #0
    2baa:	4603      	mov	r3, r0
    2bac:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2bae:	f24e 1300 	movw	r3, #57600	; 0xe100
    2bb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2bb6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2bba:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2bbe:	88f9      	ldrh	r1, [r7, #6]
    2bc0:	f001 011f 	and.w	r1, r1, #31
    2bc4:	f04f 0001 	mov.w	r0, #1
    2bc8:	fa00 f101 	lsl.w	r1, r0, r1
    2bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2bd0:	f107 070c 	add.w	r7, r7, #12
    2bd4:	46bd      	mov	sp, r7
    2bd6:	bc80      	pop	{r7}
    2bd8:	4770      	bx	lr
    2bda:	bf00      	nop

00002bdc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2bdc:	b480      	push	{r7}
    2bde:	b083      	sub	sp, #12
    2be0:	af00      	add	r7, sp, #0
    2be2:	4603      	mov	r3, r0
    2be4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2be6:	f24e 1300 	movw	r3, #57600	; 0xe100
    2bea:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2bee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2bf2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2bf6:	88f9      	ldrh	r1, [r7, #6]
    2bf8:	f001 011f 	and.w	r1, r1, #31
    2bfc:	f04f 0001 	mov.w	r0, #1
    2c00:	fa00 f101 	lsl.w	r1, r0, r1
    2c04:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2c08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2c0c:	f107 070c 	add.w	r7, r7, #12
    2c10:	46bd      	mov	sp, r7
    2c12:	bc80      	pop	{r7}
    2c14:	4770      	bx	lr
    2c16:	bf00      	nop

00002c18 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2c18:	b480      	push	{r7}
    2c1a:	b085      	sub	sp, #20
    2c1c:	af00      	add	r7, sp, #0
    2c1e:	4603      	mov	r3, r0
    2c20:	6039      	str	r1, [r7, #0]
    2c22:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2c24:	79fb      	ldrb	r3, [r7, #7]
    2c26:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2c28:	68fb      	ldr	r3, [r7, #12]
    2c2a:	2b1f      	cmp	r3, #31
    2c2c:	d900      	bls.n	2c30 <MSS_GPIO_config+0x18>
    2c2e:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2c30:	68fb      	ldr	r3, [r7, #12]
    2c32:	2b1f      	cmp	r3, #31
    2c34:	d808      	bhi.n	2c48 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    2c36:	68fa      	ldr	r2, [r7, #12]
    2c38:	f245 53d4 	movw	r3, #21972	; 0x55d4
    2c3c:	f2c0 0300 	movt	r3, #0
    2c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2c44:	683a      	ldr	r2, [r7, #0]
    2c46:	601a      	str	r2, [r3, #0]
    }
}
    2c48:	f107 0714 	add.w	r7, r7, #20
    2c4c:	46bd      	mov	sp, r7
    2c4e:	bc80      	pop	{r7}
    2c50:	4770      	bx	lr
    2c52:	bf00      	nop

00002c54 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    2c54:	b480      	push	{r7}
    2c56:	b085      	sub	sp, #20
    2c58:	af00      	add	r7, sp, #0
    2c5a:	4602      	mov	r2, r0
    2c5c:	460b      	mov	r3, r1
    2c5e:	71fa      	strb	r2, [r7, #7]
    2c60:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    2c62:	79fb      	ldrb	r3, [r7, #7]
    2c64:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2c66:	68fb      	ldr	r3, [r7, #12]
    2c68:	2b1f      	cmp	r3, #31
    2c6a:	d900      	bls.n	2c6e <MSS_GPIO_set_output+0x1a>
    2c6c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2c6e:	68fb      	ldr	r3, [r7, #12]
    2c70:	2b1f      	cmp	r3, #31
    2c72:	d809      	bhi.n	2c88 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    2c74:	f240 0300 	movw	r3, #0
    2c78:	f2c4 2326 	movt	r3, #16934	; 0x4226
    2c7c:	68fa      	ldr	r2, [r7, #12]
    2c7e:	79b9      	ldrb	r1, [r7, #6]
    2c80:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    2c84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    2c88:	f107 0714 	add.w	r7, r7, #20
    2c8c:	46bd      	mov	sp, r7
    2c8e:	bc80      	pop	{r7}
    2c90:	4770      	bx	lr
    2c92:	bf00      	nop

00002c94 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    2c94:	b580      	push	{r7, lr}
    2c96:	b084      	sub	sp, #16
    2c98:	af00      	add	r7, sp, #0
    2c9a:	4603      	mov	r3, r0
    2c9c:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    2c9e:	79fb      	ldrb	r3, [r7, #7]
    2ca0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2ca2:	68fb      	ldr	r3, [r7, #12]
    2ca4:	2b1f      	cmp	r3, #31
    2ca6:	d900      	bls.n	2caa <MSS_GPIO_enable_irq+0x16>
    2ca8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2caa:	68fb      	ldr	r3, [r7, #12]
    2cac:	2b1f      	cmp	r3, #31
    2cae:	d81e      	bhi.n	2cee <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    2cb0:	68fa      	ldr	r2, [r7, #12]
    2cb2:	f245 53d4 	movw	r3, #21972	; 0x55d4
    2cb6:	f2c0 0300 	movt	r3, #0
    2cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2cbe:	681b      	ldr	r3, [r3, #0]
    2cc0:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    2cc2:	68fa      	ldr	r2, [r7, #12]
    2cc4:	f245 53d4 	movw	r3, #21972	; 0x55d4
    2cc8:	f2c0 0300 	movt	r3, #0
    2ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2cd0:	68ba      	ldr	r2, [r7, #8]
    2cd2:	f042 0208 	orr.w	r2, r2, #8
    2cd6:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    2cd8:	68fa      	ldr	r2, [r7, #12]
    2cda:	f245 6354 	movw	r3, #22100	; 0x5654
    2cde:	f2c0 0300 	movt	r3, #0
    2ce2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2ce6:	b21b      	sxth	r3, r3
    2ce8:	4618      	mov	r0, r3
    2cea:	f7ff ff5b 	bl	2ba4 <NVIC_EnableIRQ>
    }
}
    2cee:	f107 0710 	add.w	r7, r7, #16
    2cf2:	46bd      	mov	sp, r7
    2cf4:	bd80      	pop	{r7, pc}
    2cf6:	bf00      	nop

00002cf8 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    2cf8:	b580      	push	{r7, lr}
    2cfa:	b084      	sub	sp, #16
    2cfc:	af00      	add	r7, sp, #0
    2cfe:	4603      	mov	r3, r0
    2d00:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2d02:	79fb      	ldrb	r3, [r7, #7]
    2d04:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2d06:	68fb      	ldr	r3, [r7, #12]
    2d08:	2b1f      	cmp	r3, #31
    2d0a:	d900      	bls.n	2d0e <MSS_GPIO_clear_irq+0x16>
    2d0c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2d0e:	68fb      	ldr	r3, [r7, #12]
    2d10:	2b1f      	cmp	r3, #31
    2d12:	d815      	bhi.n	2d40 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    2d14:	f243 0300 	movw	r3, #12288	; 0x3000
    2d18:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2d1c:	68fa      	ldr	r2, [r7, #12]
    2d1e:	f04f 0101 	mov.w	r1, #1
    2d22:	fa01 f202 	lsl.w	r2, r1, r2
    2d26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    2d2a:	68fa      	ldr	r2, [r7, #12]
    2d2c:	f245 6354 	movw	r3, #22100	; 0x5654
    2d30:	f2c0 0300 	movt	r3, #0
    2d34:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2d38:	b21b      	sxth	r3, r3
    2d3a:	4618      	mov	r0, r3
    2d3c:	f7ff ff4e 	bl	2bdc <NVIC_ClearPendingIRQ>
    }
}
    2d40:	f107 0710 	add.w	r7, r7, #16
    2d44:	46bd      	mov	sp, r7
    2d46:	bd80      	pop	{r7, pc}

00002d48 <UART_init>:
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
    2d48:	b580      	push	{r7, lr}
    2d4a:	b090      	sub	sp, #64	; 0x40
    2d4c:	af00      	add	r7, sp, #0
    2d4e:	60f8      	str	r0, [r7, #12]
    2d50:	60b9      	str	r1, [r7, #8]
    2d52:	80fa      	strh	r2, [r7, #6]
    2d54:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
    2d56:	68fb      	ldr	r3, [r7, #12]
    2d58:	2b00      	cmp	r3, #0
    2d5a:	d123      	bne.n	2da4 <UART_init+0x5c>
    2d5c:	f245 6394 	movw	r3, #22164	; 0x5694
    2d60:	f2c0 0300 	movt	r3, #0
    2d64:	f107 0c14 	add.w	ip, r7, #20
    2d68:	469e      	mov	lr, r3
    2d6a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2d6e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2d72:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2d76:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2d7a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2d7e:	f8cc 0000 	str.w	r0, [ip]
    2d82:	f10c 0c04 	add.w	ip, ip, #4
    2d86:	f8ac 1000 	strh.w	r1, [ip]
    2d8a:	f10c 0c02 	add.w	ip, ip, #2
    2d8e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2d92:	f88c 3000 	strb.w	r3, [ip]
    2d96:	f107 0314 	add.w	r3, r7, #20
    2d9a:	4618      	mov	r0, r3
    2d9c:	f04f 0130 	mov.w	r1, #48	; 0x30
    2da0:	f000 fdb2 	bl	3908 <HAL_assert_fail>
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    2da4:	797b      	ldrb	r3, [r7, #5]
    2da6:	2b07      	cmp	r3, #7
    2da8:	d923      	bls.n	2df2 <UART_init+0xaa>
    2daa:	f245 6394 	movw	r3, #22164	; 0x5694
    2dae:	f2c0 0300 	movt	r3, #0
    2db2:	f107 0c14 	add.w	ip, r7, #20
    2db6:	469e      	mov	lr, r3
    2db8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2dbc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2dc0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2dc4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2dc8:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2dcc:	f8cc 0000 	str.w	r0, [ip]
    2dd0:	f10c 0c04 	add.w	ip, ip, #4
    2dd4:	f8ac 1000 	strh.w	r1, [ip]
    2dd8:	f10c 0c02 	add.w	ip, ip, #2
    2ddc:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2de0:	f88c 3000 	strb.w	r3, [ip]
    2de4:	f107 0314 	add.w	r3, r7, #20
    2de8:	4618      	mov	r0, r3
    2dea:	f04f 0131 	mov.w	r1, #49	; 0x31
    2dee:	f000 fd8b 	bl	3908 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    2df2:	88fa      	ldrh	r2, [r7, #6]
    2df4:	f641 73ff 	movw	r3, #8191	; 0x1fff
    2df8:	429a      	cmp	r2, r3
    2dfa:	d923      	bls.n	2e44 <UART_init+0xfc>
    2dfc:	f245 6394 	movw	r3, #22164	; 0x5694
    2e00:	f2c0 0300 	movt	r3, #0
    2e04:	f107 0c14 	add.w	ip, r7, #20
    2e08:	469e      	mov	lr, r3
    2e0a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2e0e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2e12:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2e16:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2e1a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2e1e:	f8cc 0000 	str.w	r0, [ip]
    2e22:	f10c 0c04 	add.w	ip, ip, #4
    2e26:	f8ac 1000 	strh.w	r1, [ip]
    2e2a:	f10c 0c02 	add.w	ip, ip, #2
    2e2e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2e32:	f88c 3000 	strb.w	r3, [ip]
    2e36:	f107 0314 	add.w	r3, r7, #20
    2e3a:	4618      	mov	r0, r3
    2e3c:	f04f 0132 	mov.w	r1, #50	; 0x32
    2e40:	f000 fd62 	bl	3908 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    2e44:	68fb      	ldr	r3, [r7, #12]
    2e46:	2b00      	cmp	r3, #0
    2e48:	f000 80c7 	beq.w	2fda <UART_init+0x292>
    2e4c:	797b      	ldrb	r3, [r7, #5]
    2e4e:	2b07      	cmp	r3, #7
    2e50:	f200 80c3 	bhi.w	2fda <UART_init+0x292>
    2e54:	88fa      	ldrh	r2, [r7, #6]
    2e56:	f641 73ff 	movw	r3, #8191	; 0x1fff
    2e5a:	429a      	cmp	r2, r3
    2e5c:	f200 80bd 	bhi.w	2fda <UART_init+0x292>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    2e60:	68bb      	ldr	r3, [r7, #8]
    2e62:	f103 0208 	add.w	r2, r3, #8
    2e66:	88fb      	ldrh	r3, [r7, #6]
    2e68:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    2e6c:	4610      	mov	r0, r2
    2e6e:	4619      	mov	r1, r3
    2e70:	f000 fd8e 	bl	3990 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    2e74:	68bb      	ldr	r3, [r7, #8]
    2e76:	f103 020c 	add.w	r2, r3, #12
    2e7a:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    2e7c:	88fb      	ldrh	r3, [r7, #6]
    2e7e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    2e82:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    2e86:	ea41 0303 	orr.w	r3, r1, r3
    2e8a:	4610      	mov	r0, r2
    2e8c:	4619      	mov	r1, r3
    2e8e:	f000 fd7f 	bl	3990 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    2e92:	68fb      	ldr	r3, [r7, #12]
    2e94:	68ba      	ldr	r2, [r7, #8]
    2e96:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    2e98:	68fb      	ldr	r3, [r7, #12]
    2e9a:	681b      	ldr	r3, [r3, #0]
    2e9c:	f103 0308 	add.w	r3, r3, #8
    2ea0:	4618      	mov	r0, r3
    2ea2:	f000 fd77 	bl	3994 <HW_get_8bit_reg>
    2ea6:	4603      	mov	r3, r0
    2ea8:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    2eaa:	68fb      	ldr	r3, [r7, #12]
    2eac:	681b      	ldr	r3, [r3, #0]
    2eae:	f103 030c 	add.w	r3, r3, #12
    2eb2:	4618      	mov	r0, r3
    2eb4:	f000 fd6e 	bl	3994 <HW_get_8bit_reg>
    2eb8:	4603      	mov	r3, r0
    2eba:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    2ebe:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    2ec2:	f023 0307 	bic.w	r3, r3, #7
    2ec6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    2eca:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    2ece:	ea4f 1343 	mov.w	r3, r3, lsl #5
    2ed2:	b29a      	uxth	r2, r3
    2ed4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    2ed6:	ea42 0303 	orr.w	r3, r2, r3
    2eda:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    2edc:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    2ee0:	f003 0307 	and.w	r3, r3, #7
    2ee4:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    2ee8:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    2eea:	88fb      	ldrh	r3, [r7, #6]
    2eec:	429a      	cmp	r2, r3
    2eee:	d023      	beq.n	2f38 <UART_init+0x1f0>
    2ef0:	f245 6394 	movw	r3, #22164	; 0x5694
    2ef4:	f2c0 0300 	movt	r3, #0
    2ef8:	f107 0c14 	add.w	ip, r7, #20
    2efc:	469e      	mov	lr, r3
    2efe:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2f02:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2f06:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2f0a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2f0e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2f12:	f8cc 0000 	str.w	r0, [ip]
    2f16:	f10c 0c04 	add.w	ip, ip, #4
    2f1a:	f8ac 1000 	strh.w	r1, [ip]
    2f1e:	f10c 0c02 	add.w	ip, ip, #2
    2f22:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2f26:	f88c 3000 	strb.w	r3, [ip]
    2f2a:	f107 0314 	add.w	r3, r7, #20
    2f2e:	4618      	mov	r0, r3
    2f30:	f04f 0154 	mov.w	r1, #84	; 0x54
    2f34:	f000 fce8 	bl	3908 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    2f38:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    2f3c:	797b      	ldrb	r3, [r7, #5]
    2f3e:	429a      	cmp	r2, r3
    2f40:	d023      	beq.n	2f8a <UART_init+0x242>
    2f42:	f245 6394 	movw	r3, #22164	; 0x5694
    2f46:	f2c0 0300 	movt	r3, #0
    2f4a:	f107 0c14 	add.w	ip, r7, #20
    2f4e:	469e      	mov	lr, r3
    2f50:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2f54:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2f58:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2f5c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2f60:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2f64:	f8cc 0000 	str.w	r0, [ip]
    2f68:	f10c 0c04 	add.w	ip, ip, #4
    2f6c:	f8ac 1000 	strh.w	r1, [ip]
    2f70:	f10c 0c02 	add.w	ip, ip, #2
    2f74:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2f78:	f88c 3000 	strb.w	r3, [ip]
    2f7c:	f107 0314 	add.w	r3, r7, #20
    2f80:	4618      	mov	r0, r3
    2f82:	f04f 0155 	mov.w	r1, #85	; 0x55
    2f86:	f000 fcbf 	bl	3908 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    2f8a:	68fb      	ldr	r3, [r7, #12]
    2f8c:	681b      	ldr	r3, [r3, #0]
    2f8e:	f103 0310 	add.w	r3, r3, #16
    2f92:	4618      	mov	r0, r3
    2f94:	f000 fcfe 	bl	3994 <HW_get_8bit_reg>
    2f98:	4603      	mov	r3, r0
    2f9a:	f003 0302 	and.w	r3, r3, #2
    2f9e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    2fa2:	e012      	b.n	2fca <UART_init+0x282>
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    2fa4:	68fb      	ldr	r3, [r7, #12]
    2fa6:	681b      	ldr	r3, [r3, #0]
    2fa8:	f103 0304 	add.w	r3, r3, #4
    2fac:	4618      	mov	r0, r3
    2fae:	f000 fcf1 	bl	3994 <HW_get_8bit_reg>
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    2fb2:	68fb      	ldr	r3, [r7, #12]
    2fb4:	681b      	ldr	r3, [r3, #0]
    2fb6:	f103 0310 	add.w	r3, r3, #16
    2fba:	4618      	mov	r0, r3
    2fbc:	f000 fcea 	bl	3994 <HW_get_8bit_reg>
    2fc0:	4603      	mov	r3, r0
    2fc2:	f003 0302 	and.w	r3, r3, #2
    2fc6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    2fca:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    2fce:	2b00      	cmp	r3, #0
    2fd0:	d1e8      	bne.n	2fa4 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    2fd2:	68fb      	ldr	r3, [r7, #12]
    2fd4:	f04f 0200 	mov.w	r2, #0
    2fd8:	711a      	strb	r2, [r3, #4]
    }
}
    2fda:	f107 0740 	add.w	r7, r7, #64	; 0x40
    2fde:	46bd      	mov	sp, r7
    2fe0:	bd80      	pop	{r7, pc}
    2fe2:	bf00      	nop

00002fe4 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2fe4:	b580      	push	{r7, lr}
    2fe6:	b090      	sub	sp, #64	; 0x40
    2fe8:	af00      	add	r7, sp, #0
    2fea:	60f8      	str	r0, [r7, #12]
    2fec:	60b9      	str	r1, [r7, #8]
    2fee:	607a      	str	r2, [r7, #4]
    size_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    2ff0:	68fb      	ldr	r3, [r7, #12]
    2ff2:	2b00      	cmp	r3, #0
    2ff4:	d123      	bne.n	303e <UART_send+0x5a>
    2ff6:	f245 6394 	movw	r3, #22164	; 0x5694
    2ffa:	f2c0 0300 	movt	r3, #0
    2ffe:	f107 0c10 	add.w	ip, r7, #16
    3002:	469e      	mov	lr, r3
    3004:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3008:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    300c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3010:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3014:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3018:	f8cc 0000 	str.w	r0, [ip]
    301c:	f10c 0c04 	add.w	ip, ip, #4
    3020:	f8ac 1000 	strh.w	r1, [ip]
    3024:	f10c 0c02 	add.w	ip, ip, #2
    3028:	ea4f 4311 	mov.w	r3, r1, lsr #16
    302c:	f88c 3000 	strb.w	r3, [ip]
    3030:	f107 0310 	add.w	r3, r7, #16
    3034:	4618      	mov	r0, r3
    3036:	f04f 017c 	mov.w	r1, #124	; 0x7c
    303a:	f000 fc65 	bl	3908 <HAL_assert_fail>
    HAL_ASSERT( tx_buffer != NULL_BUFFER )
    303e:	68bb      	ldr	r3, [r7, #8]
    3040:	2b00      	cmp	r3, #0
    3042:	d123      	bne.n	308c <UART_send+0xa8>
    3044:	f245 6394 	movw	r3, #22164	; 0x5694
    3048:	f2c0 0300 	movt	r3, #0
    304c:	f107 0c10 	add.w	ip, r7, #16
    3050:	469e      	mov	lr, r3
    3052:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3056:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    305a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    305e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3062:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3066:	f8cc 0000 	str.w	r0, [ip]
    306a:	f10c 0c04 	add.w	ip, ip, #4
    306e:	f8ac 1000 	strh.w	r1, [ip]
    3072:	f10c 0c02 	add.w	ip, ip, #2
    3076:	ea4f 4311 	mov.w	r3, r1, lsr #16
    307a:	f88c 3000 	strb.w	r3, [ip]
    307e:	f107 0310 	add.w	r3, r7, #16
    3082:	4618      	mov	r0, r3
    3084:	f04f 017d 	mov.w	r1, #125	; 0x7d
    3088:	f000 fc3e 	bl	3908 <HAL_assert_fail>
    HAL_ASSERT( tx_size > 0 )
    308c:	687b      	ldr	r3, [r7, #4]
    308e:	2b00      	cmp	r3, #0
    3090:	d123      	bne.n	30da <UART_send+0xf6>
    3092:	f245 6394 	movw	r3, #22164	; 0x5694
    3096:	f2c0 0300 	movt	r3, #0
    309a:	f107 0c10 	add.w	ip, r7, #16
    309e:	469e      	mov	lr, r3
    30a0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    30a4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    30a8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    30ac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    30b0:	e89e 0003 	ldmia.w	lr, {r0, r1}
    30b4:	f8cc 0000 	str.w	r0, [ip]
    30b8:	f10c 0c04 	add.w	ip, ip, #4
    30bc:	f8ac 1000 	strh.w	r1, [ip]
    30c0:	f10c 0c02 	add.w	ip, ip, #2
    30c4:	ea4f 4311 	mov.w	r3, r1, lsr #16
    30c8:	f88c 3000 	strb.w	r3, [ip]
    30cc:	f107 0310 	add.w	r3, r7, #16
    30d0:	4618      	mov	r0, r3
    30d2:	f04f 017e 	mov.w	r1, #126	; 0x7e
    30d6:	f000 fc17 	bl	3908 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    30da:	68fb      	ldr	r3, [r7, #12]
    30dc:	2b00      	cmp	r3, #0
    30de:	d02b      	beq.n	3138 <UART_send+0x154>
    30e0:	68bb      	ldr	r3, [r7, #8]
    30e2:	2b00      	cmp	r3, #0
    30e4:	d028      	beq.n	3138 <UART_send+0x154>
    30e6:	687b      	ldr	r3, [r7, #4]
    30e8:	2b00      	cmp	r3, #0
    30ea:	d025      	beq.n	3138 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    30ec:	f04f 0300 	mov.w	r3, #0
    30f0:	63bb      	str	r3, [r7, #56]	; 0x38
    30f2:	e01d      	b.n	3130 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    30f4:	68fb      	ldr	r3, [r7, #12]
    30f6:	681b      	ldr	r3, [r3, #0]
    30f8:	f103 0310 	add.w	r3, r3, #16
    30fc:	4618      	mov	r0, r3
    30fe:	f000 fc49 	bl	3994 <HW_get_8bit_reg>
    3102:	4603      	mov	r3, r0
    3104:	f003 0301 	and.w	r3, r3, #1
    3108:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    310c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    3110:	2b00      	cmp	r3, #0
    3112:	d0ef      	beq.n	30f4 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    3114:	68fb      	ldr	r3, [r7, #12]
    3116:	681a      	ldr	r2, [r3, #0]
                              (uint_fast8_t)tx_buffer[char_idx] );
    3118:	68b9      	ldr	r1, [r7, #8]
    311a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    311c:	440b      	add	r3, r1
    311e:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    3120:	4610      	mov	r0, r2
    3122:	4619      	mov	r1, r3
    3124:	f000 fc34 	bl	3990 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    3128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    312a:	f103 0301 	add.w	r3, r3, #1
    312e:	63bb      	str	r3, [r7, #56]	; 0x38
    3130:	6bba      	ldr	r2, [r7, #56]	; 0x38
    3132:	687b      	ldr	r3, [r7, #4]
    3134:	429a      	cmp	r2, r3
    3136:	d3dd      	bcc.n	30f4 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
                              (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    3138:	f107 0740 	add.w	r7, r7, #64	; 0x40
    313c:	46bd      	mov	sp, r7
    313e:	bd80      	pop	{r7, pc}

00003140 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
    3140:	b580      	push	{r7, lr}
    3142:	b0a4      	sub	sp, #144	; 0x90
    3144:	af00      	add	r7, sp, #0
    3146:	60f8      	str	r0, [r7, #12]
    3148:	60b9      	str	r1, [r7, #8]
    314a:	4613      	mov	r3, r2
    314c:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    314e:	68fb      	ldr	r3, [r7, #12]
    3150:	2b00      	cmp	r3, #0
    3152:	d117      	bne.n	3184 <SPI_init+0x44>
    3154:	f245 63bc 	movw	r3, #22204	; 0x56bc
    3158:	f2c0 0300 	movt	r3, #0
    315c:	f107 0c70 	add.w	ip, r7, #112	; 0x70
    3160:	469e      	mov	lr, r3
    3162:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3166:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    316a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    316e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3172:	f8ac 3000 	strh.w	r3, [ip]
    3176:	f107 0370 	add.w	r3, r7, #112	; 0x70
    317a:	4618      	mov	r0, r3
    317c:	f04f 0143 	mov.w	r1, #67	; 0x43
    3180:	f000 fbc2 	bl	3908 <HAL_assert_fail>
    HAL_ASSERT( NULL_ADDR != base_addr );
    3184:	68bb      	ldr	r3, [r7, #8]
    3186:	2b00      	cmp	r3, #0
    3188:	d117      	bne.n	31ba <SPI_init+0x7a>
    318a:	f245 63bc 	movw	r3, #22204	; 0x56bc
    318e:	f2c0 0300 	movt	r3, #0
    3192:	f107 0c50 	add.w	ip, r7, #80	; 0x50
    3196:	469e      	mov	lr, r3
    3198:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    319c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    31a0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    31a4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    31a8:	f8ac 3000 	strh.w	r3, [ip]
    31ac:	f107 0350 	add.w	r3, r7, #80	; 0x50
    31b0:	4618      	mov	r0, r3
    31b2:	f04f 0144 	mov.w	r1, #68	; 0x44
    31b6:	f000 fba7 	bl	3908 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
    31ba:	88fb      	ldrh	r3, [r7, #6]
    31bc:	2b20      	cmp	r3, #32
    31be:	d917      	bls.n	31f0 <SPI_init+0xb0>
    31c0:	f245 63bc 	movw	r3, #22204	; 0x56bc
    31c4:	f2c0 0300 	movt	r3, #0
    31c8:	f107 0c30 	add.w	ip, r7, #48	; 0x30
    31cc:	469e      	mov	lr, r3
    31ce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    31d2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    31d6:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    31da:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    31de:	f8ac 3000 	strh.w	r3, [ip]
    31e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
    31e6:	4618      	mov	r0, r3
    31e8:	f04f 0145 	mov.w	r1, #69	; 0x45
    31ec:	f000 fb8c 	bl	3908 <HAL_assert_fail>
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
    31f0:	88fb      	ldrh	r3, [r7, #6]
    31f2:	2b00      	cmp	r3, #0
    31f4:	d117      	bne.n	3226 <SPI_init+0xe6>
    31f6:	f245 63bc 	movw	r3, #22204	; 0x56bc
    31fa:	f2c0 0300 	movt	r3, #0
    31fe:	f107 0c10 	add.w	ip, r7, #16
    3202:	469e      	mov	lr, r3
    3204:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3208:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    320c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3210:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3214:	f8ac 3000 	strh.w	r3, [ip]
    3218:	f107 0310 	add.w	r3, r7, #16
    321c:	4618      	mov	r0, r3
    321e:	f04f 0146 	mov.w	r1, #70	; 0x46
    3222:	f000 fb71 	bl	3908 <HAL_assert_fail>

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
    3226:	68fb      	ldr	r3, [r7, #12]
    3228:	2b00      	cmp	r3, #0
    322a:	d052      	beq.n	32d2 <SPI_init+0x192>
    322c:	68bb      	ldr	r3, [r7, #8]
    322e:	2b00      	cmp	r3, #0
    3230:	d04f      	beq.n	32d2 <SPI_init+0x192>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
    3232:	68f8      	ldr	r0, [r7, #12]
    3234:	f04f 0100 	mov.w	r1, #0
    3238:	f04f 0248 	mov.w	r2, #72	; 0x48
    323c:	f000 fbe8 	bl	3a10 <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
    3240:	68fb      	ldr	r3, [r7, #12]
    3242:	68ba      	ldr	r2, [r7, #8]
    3244:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    3246:	88fb      	ldrh	r3, [r7, #6]
    3248:	2b20      	cmp	r3, #32
    324a:	d807      	bhi.n	325c <SPI_init+0x11c>
    324c:	88fb      	ldrh	r3, [r7, #6]
    324e:	2b00      	cmp	r3, #0
    3250:	d004      	beq.n	325c <SPI_init+0x11c>
        {
            this_spi->fifo_depth = fifo_depth;
    3252:	68fb      	ldr	r3, [r7, #12]
    3254:	88fa      	ldrh	r2, [r7, #6]
    3256:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    325a:	e004      	b.n	3266 <SPI_init+0x126>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
    325c:	68fb      	ldr	r3, [r7, #12]
    325e:	f04f 0201 	mov.w	r2, #1
    3262:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    3266:	68fb      	ldr	r3, [r7, #12]
    3268:	681b      	ldr	r3, [r3, #0]
    326a:	4618      	mov	r0, r3
    326c:	f04f 0100 	mov.w	r1, #0
    3270:	f04f 0201 	mov.w	r2, #1
    3274:	f04f 0300 	mov.w	r3, #0
    3278:	f000 fb8e 	bl	3998 <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
    327c:	68fb      	ldr	r3, [r7, #12]
    327e:	681b      	ldr	r3, [r3, #0]
    3280:	f103 0324 	add.w	r3, r3, #36	; 0x24
    3284:	4618      	mov	r0, r3
    3286:	f04f 0100 	mov.w	r1, #0
    328a:	f000 fb81 	bl	3990 <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    328e:	68fb      	ldr	r3, [r7, #12]
    3290:	681b      	ldr	r3, [r3, #0]
    3292:	f103 031c 	add.w	r3, r3, #28
    3296:	4618      	mov	r0, r3
    3298:	f04f 0103 	mov.w	r1, #3
    329c:	f000 fb78 	bl	3990 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    32a0:	68fb      	ldr	r3, [r7, #12]
    32a2:	681b      	ldr	r3, [r3, #0]
    32a4:	f103 0304 	add.w	r3, r3, #4
    32a8:	4618      	mov	r0, r3
    32aa:	f04f 01ff 	mov.w	r1, #255	; 0xff
    32ae:	f000 fb6f 	bl	3990 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    32b2:	68fb      	ldr	r3, [r7, #12]
    32b4:	681b      	ldr	r3, [r3, #0]
    32b6:	f103 0318 	add.w	r3, r3, #24
    32ba:	4618      	mov	r0, r3
    32bc:	f04f 0100 	mov.w	r1, #0
    32c0:	f000 fb66 	bl	3990 <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
    32c4:	68fb      	ldr	r3, [r7, #12]
    32c6:	681b      	ldr	r3, [r3, #0]
    32c8:	4618      	mov	r0, r3
    32ca:	f04f 0103 	mov.w	r1, #3
    32ce:	f000 fb5f 	bl	3990 <HW_set_8bit_reg>
    }
}
    32d2:	f107 0790 	add.w	r7, r7, #144	; 0x90
    32d6:	46bd      	mov	sp, r7
    32d8:	bd80      	pop	{r7, pc}
    32da:	bf00      	nop

000032dc <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
    32dc:	b580      	push	{r7, lr}
    32de:	b08a      	sub	sp, #40	; 0x28
    32e0:	af00      	add	r7, sp, #0
    32e2:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    32e4:	687b      	ldr	r3, [r7, #4]
    32e6:	2b00      	cmp	r3, #0
    32e8:	d117      	bne.n	331a <SPI_configure_master_mode+0x3e>
    32ea:	f245 63bc 	movw	r3, #22204	; 0x56bc
    32ee:	f2c0 0300 	movt	r3, #0
    32f2:	f107 0c08 	add.w	ip, r7, #8
    32f6:	469e      	mov	lr, r3
    32f8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    32fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3300:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3304:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3308:	f8ac 3000 	strh.w	r3, [ip]
    330c:	f107 0308 	add.w	r3, r7, #8
    3310:	4618      	mov	r0, r3
    3312:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    3316:	f000 faf7 	bl	3908 <HAL_assert_fail>
    
    if( NULL_INSTANCE != this_spi )
    331a:	687b      	ldr	r3, [r7, #4]
    331c:	2b00      	cmp	r3, #0
    331e:	d031      	beq.n	3384 <SPI_configure_master_mode+0xa8>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
    3320:	687b      	ldr	r3, [r7, #4]
    3322:	681b      	ldr	r3, [r3, #0]
    3324:	4618      	mov	r0, r3
    3326:	f04f 0100 	mov.w	r1, #0
    332a:	f04f 0201 	mov.w	r2, #1
    332e:	f04f 0300 	mov.w	r3, #0
    3332:	f000 fb31 	bl	3998 <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
    3336:	687b      	ldr	r3, [r7, #4]
    3338:	f04f 0200 	mov.w	r2, #0
    333c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    3340:	687b      	ldr	r3, [r7, #4]
    3342:	681b      	ldr	r3, [r3, #0]
    3344:	f103 031c 	add.w	r3, r3, #28
    3348:	4618      	mov	r0, r3
    334a:	f04f 0103 	mov.w	r1, #3
    334e:	f000 fb1f 	bl	3990 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    3352:	687b      	ldr	r3, [r7, #4]
    3354:	681b      	ldr	r3, [r3, #0]
    3356:	f103 0304 	add.w	r3, r3, #4
    335a:	4618      	mov	r0, r3
    335c:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3360:	f000 fb16 	bl	3990 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    3364:	687b      	ldr	r3, [r7, #4]
    3366:	681b      	ldr	r3, [r3, #0]
    3368:	f103 0318 	add.w	r3, r3, #24
    336c:	4618      	mov	r0, r3
    336e:	f04f 0100 	mov.w	r1, #0
    3372:	f000 fb0d 	bl	3990 <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
    3376:	687b      	ldr	r3, [r7, #4]
    3378:	681b      	ldr	r3, [r3, #0]
    337a:	4618      	mov	r0, r3
    337c:	f04f 0103 	mov.w	r1, #3
    3380:	f000 fb06 	bl	3990 <HW_set_8bit_reg>
    }
}
    3384:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3388:	46bd      	mov	sp, r7
    338a:	bd80      	pop	{r7, pc}

0000338c <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    338c:	b580      	push	{r7, lr}
    338e:	b092      	sub	sp, #72	; 0x48
    3390:	af00      	add	r7, sp, #0
    3392:	6078      	str	r0, [r7, #4]
    3394:	460b      	mov	r3, r1
    3396:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
    3398:	f04f 0300 	mov.w	r3, #0
    339c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    33a0:	687b      	ldr	r3, [r7, #4]
    33a2:	2b00      	cmp	r3, #0
    33a4:	d117      	bne.n	33d6 <SPI_set_slave_select+0x4a>
    33a6:	f245 63bc 	movw	r3, #22204	; 0x56bc
    33aa:	f2c0 0300 	movt	r3, #0
    33ae:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    33b2:	469e      	mov	lr, r3
    33b4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    33b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    33bc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    33c0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    33c4:	f8ac 3000 	strh.w	r3, [ip]
    33c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
    33cc:	4618      	mov	r0, r3
    33ce:	f04f 01c8 	mov.w	r1, #200	; 0xc8
    33d2:	f000 fa99 	bl	3908 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    33d6:	78fb      	ldrb	r3, [r7, #3]
    33d8:	2b07      	cmp	r3, #7
    33da:	d917      	bls.n	340c <SPI_set_slave_select+0x80>
    33dc:	f245 63bc 	movw	r3, #22204	; 0x56bc
    33e0:	f2c0 0300 	movt	r3, #0
    33e4:	f107 0c08 	add.w	ip, r7, #8
    33e8:	469e      	mov	lr, r3
    33ea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    33ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    33f2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    33f6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    33fa:	f8ac 3000 	strh.w	r3, [ip]
    33fe:	f107 0308 	add.w	r3, r7, #8
    3402:	4618      	mov	r0, r3
    3404:	f04f 01c9 	mov.w	r1, #201	; 0xc9
    3408:	f000 fa7e 	bl	3908 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    340c:	687b      	ldr	r3, [r7, #4]
    340e:	2b00      	cmp	r3, #0
    3410:	d03c      	beq.n	348c <SPI_set_slave_select+0x100>
    3412:	78fb      	ldrb	r3, [r7, #3]
    3414:	2b07      	cmp	r3, #7
    3416:	d839      	bhi.n	348c <SPI_set_slave_select+0x100>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    3418:	687b      	ldr	r3, [r7, #4]
    341a:	681b      	ldr	r3, [r3, #0]
    341c:	4618      	mov	r0, r3
    341e:	f04f 0101 	mov.w	r1, #1
    3422:	f04f 0202 	mov.w	r2, #2
    3426:	f000 fac5 	bl	39b4 <HW_get_8bit_reg_field>
    342a:	4603      	mov	r3, r0
    342c:	2b00      	cmp	r3, #0
    342e:	d02d      	beq.n	348c <SPI_set_slave_select+0x100>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
    3430:	687b      	ldr	r3, [r7, #4]
    3432:	681b      	ldr	r3, [r3, #0]
    3434:	f103 0320 	add.w	r3, r3, #32
    3438:	4618      	mov	r0, r3
    343a:	f04f 0104 	mov.w	r1, #4
    343e:	f04f 0210 	mov.w	r2, #16
    3442:	f000 fab7 	bl	39b4 <HW_get_8bit_reg_field>
    3446:	4603      	mov	r3, r0
    3448:	2b01      	cmp	r3, #1
    344a:	d102      	bne.n	3452 <SPI_set_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
    344c:	6878      	ldr	r0, [r7, #4]
    344e:	f000 f909 	bl	3664 <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
    3452:	687b      	ldr	r3, [r7, #4]
    3454:	681b      	ldr	r3, [r3, #0]
    3456:	f103 0324 	add.w	r3, r3, #36	; 0x24
    345a:	4618      	mov	r0, r3
    345c:	f000 fa9a 	bl	3994 <HW_get_8bit_reg>
    3460:	4603      	mov	r3, r0
    3462:	461a      	mov	r2, r3
    3464:	78fb      	ldrb	r3, [r7, #3]
    3466:	f04f 0101 	mov.w	r1, #1
    346a:	fa01 f303 	lsl.w	r3, r1, r3
    346e:	b2db      	uxtb	r3, r3
    3470:	ea42 0303 	orr.w	r3, r2, r3
    3474:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
    3478:	687b      	ldr	r3, [r7, #4]
    347a:	681b      	ldr	r3, [r3, #0]
    347c:	f103 0224 	add.w	r2, r3, #36	; 0x24
    3480:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    3484:	4610      	mov	r0, r2
    3486:	4619      	mov	r1, r3
    3488:	f000 fa82 	bl	3990 <HW_set_8bit_reg>
        }
    }
}
    348c:	f107 0748 	add.w	r7, r7, #72	; 0x48
    3490:	46bd      	mov	sp, r7
    3492:	bd80      	pop	{r7, pc}

00003494 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    3494:	b580      	push	{r7, lr}
    3496:	b092      	sub	sp, #72	; 0x48
    3498:	af00      	add	r7, sp, #0
    349a:	6078      	str	r0, [r7, #4]
    349c:	460b      	mov	r3, r1
    349e:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
    34a0:	f04f 0300 	mov.w	r3, #0
    34a4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    34a8:	687b      	ldr	r3, [r7, #4]
    34aa:	2b00      	cmp	r3, #0
    34ac:	d117      	bne.n	34de <SPI_clear_slave_select+0x4a>
    34ae:	f245 63bc 	movw	r3, #22204	; 0x56bc
    34b2:	f2c0 0300 	movt	r3, #0
    34b6:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    34ba:	469e      	mov	lr, r3
    34bc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    34c0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    34c4:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    34c8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    34cc:	f8ac 3000 	strh.w	r3, [ip]
    34d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
    34d4:	4618      	mov	r0, r3
    34d6:	f04f 01e8 	mov.w	r1, #232	; 0xe8
    34da:	f000 fa15 	bl	3908 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    34de:	78fb      	ldrb	r3, [r7, #3]
    34e0:	2b07      	cmp	r3, #7
    34e2:	d917      	bls.n	3514 <SPI_clear_slave_select+0x80>
    34e4:	f245 63bc 	movw	r3, #22204	; 0x56bc
    34e8:	f2c0 0300 	movt	r3, #0
    34ec:	f107 0c08 	add.w	ip, r7, #8
    34f0:	469e      	mov	lr, r3
    34f2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    34f6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    34fa:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    34fe:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3502:	f8ac 3000 	strh.w	r3, [ip]
    3506:	f107 0308 	add.w	r3, r7, #8
    350a:	4618      	mov	r0, r3
    350c:	f04f 01e9 	mov.w	r1, #233	; 0xe9
    3510:	f000 f9fa 	bl	3908 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    3514:	687b      	ldr	r3, [r7, #4]
    3516:	2b00      	cmp	r3, #0
    3518:	d03f      	beq.n	359a <SPI_clear_slave_select+0x106>
    351a:	78fb      	ldrb	r3, [r7, #3]
    351c:	2b07      	cmp	r3, #7
    351e:	d83c      	bhi.n	359a <SPI_clear_slave_select+0x106>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    3520:	687b      	ldr	r3, [r7, #4]
    3522:	681b      	ldr	r3, [r3, #0]
    3524:	4618      	mov	r0, r3
    3526:	f04f 0101 	mov.w	r1, #1
    352a:	f04f 0202 	mov.w	r2, #2
    352e:	f000 fa41 	bl	39b4 <HW_get_8bit_reg_field>
    3532:	4603      	mov	r3, r0
    3534:	2b00      	cmp	r3, #0
    3536:	d030      	beq.n	359a <SPI_clear_slave_select+0x106>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    3538:	687b      	ldr	r3, [r7, #4]
    353a:	681b      	ldr	r3, [r3, #0]
    353c:	f103 0320 	add.w	r3, r3, #32
    3540:	4618      	mov	r0, r3
    3542:	f04f 0104 	mov.w	r1, #4
    3546:	f04f 0210 	mov.w	r2, #16
    354a:	f000 fa33 	bl	39b4 <HW_get_8bit_reg_field>
    354e:	4603      	mov	r3, r0
    3550:	2b01      	cmp	r3, #1
    3552:	d102      	bne.n	355a <SPI_clear_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
    3554:	6878      	ldr	r0, [r7, #4]
    3556:	f000 f885 	bl	3664 <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
    355a:	687b      	ldr	r3, [r7, #4]
    355c:	681b      	ldr	r3, [r3, #0]
    355e:	f103 0324 	add.w	r3, r3, #36	; 0x24
    3562:	4618      	mov	r0, r3
    3564:	f000 fa16 	bl	3994 <HW_get_8bit_reg>
    3568:	4603      	mov	r3, r0
    356a:	461a      	mov	r2, r3
    356c:	78fb      	ldrb	r3, [r7, #3]
    356e:	f04f 0101 	mov.w	r1, #1
    3572:	fa01 f303 	lsl.w	r3, r1, r3
    3576:	b2db      	uxtb	r3, r3
    3578:	ea6f 0303 	mvn.w	r3, r3
    357c:	b2db      	uxtb	r3, r3
    357e:	ea02 0303 	and.w	r3, r2, r3
    3582:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
    3586:	687b      	ldr	r3, [r7, #4]
    3588:	681b      	ldr	r3, [r3, #0]
    358a:	f103 0224 	add.w	r2, r3, #36	; 0x24
    358e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    3592:	4610      	mov	r0, r2
    3594:	4619      	mov	r1, r3
    3596:	f000 f9fb 	bl	3990 <HW_set_8bit_reg>
        }
    }
}
    359a:	f107 0748 	add.w	r7, r7, #72	; 0x48
    359e:	46bd      	mov	sp, r7
    35a0:	bd80      	pop	{r7, pc}
    35a2:	bf00      	nop

000035a4 <SPI_transfer_frame>:
uint32_t SPI_transfer_frame
(
    spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    35a4:	b580      	push	{r7, lr}
    35a6:	b08c      	sub	sp, #48	; 0x30
    35a8:	af00      	add	r7, sp, #0
    35aa:	6078      	str	r0, [r7, #4]
    35ac:	6039      	str	r1, [r7, #0]
    volatile uint32_t rx_data = 0u; /* Ensure consistent return value if in slave mode */
    35ae:	f04f 0300 	mov.w	r3, #0
    35b2:	62fb      	str	r3, [r7, #44]	; 0x2c

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    35b4:	687b      	ldr	r3, [r7, #4]
    35b6:	2b00      	cmp	r3, #0
    35b8:	d117      	bne.n	35ea <SPI_transfer_frame+0x46>
    35ba:	f245 63bc 	movw	r3, #22204	; 0x56bc
    35be:	f2c0 0300 	movt	r3, #0
    35c2:	f107 0c0c 	add.w	ip, r7, #12
    35c6:	469e      	mov	lr, r3
    35c8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    35cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    35d0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    35d4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    35d8:	f8ac 3000 	strh.w	r3, [ip]
    35dc:	f107 030c 	add.w	r3, r7, #12
    35e0:	4618      	mov	r0, r3
    35e2:	f44f 7184 	mov.w	r1, #264	; 0x108
    35e6:	f000 f98f 	bl	3908 <HAL_assert_fail>

    if( NULL_INSTANCE != this_spi )
    35ea:	687b      	ldr	r3, [r7, #4]
    35ec:	2b00      	cmp	r3, #0
    35ee:	d033      	beq.n	3658 <SPI_transfer_frame+0xb4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    35f0:	687b      	ldr	r3, [r7, #4]
    35f2:	681b      	ldr	r3, [r3, #0]
    35f4:	4618      	mov	r0, r3
    35f6:	f04f 0101 	mov.w	r1, #1
    35fa:	f04f 0202 	mov.w	r2, #2
    35fe:	f000 f9d9 	bl	39b4 <HW_get_8bit_reg_field>
    3602:	4603      	mov	r3, r0
    3604:	2b00      	cmp	r3, #0
    3606:	d027      	beq.n	3658 <SPI_transfer_frame+0xb4>
        {
            /* Flush the receive and transmit FIFOs by resetting both */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK);
    3608:	687b      	ldr	r3, [r7, #4]
    360a:	681b      	ldr	r3, [r3, #0]
    360c:	f103 031c 	add.w	r3, r3, #28
    3610:	4618      	mov	r0, r3
    3612:	f04f 0103 	mov.w	r1, #3
    3616:	f000 f9bb 	bl	3990 <HW_set_8bit_reg>

            /* Send frame. */
            HAL_set_32bit_reg( this_spi->base_addr, TXLAST, tx_bits );
    361a:	687b      	ldr	r3, [r7, #4]
    361c:	681b      	ldr	r3, [r3, #0]
    361e:	f103 0328 	add.w	r3, r3, #40	; 0x28
    3622:	4618      	mov	r0, r3
    3624:	6839      	ldr	r1, [r7, #0]
    3626:	f000 f983 	bl	3930 <HW_set_32bit_reg>

            /* Wait for frame Tx to complete. */
            while ( ENABLE != HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_DONE ) )
    362a:	687b      	ldr	r3, [r7, #4]
    362c:	681b      	ldr	r3, [r3, #0]
    362e:	f103 0320 	add.w	r3, r3, #32
    3632:	4618      	mov	r0, r3
    3634:	f04f 0101 	mov.w	r1, #1
    3638:	f04f 0202 	mov.w	r2, #2
    363c:	f000 f9ba 	bl	39b4 <HW_get_8bit_reg_field>
    3640:	4603      	mov	r3, r0
    3642:	2b01      	cmp	r3, #1
    3644:	d1f1      	bne.n	362a <SPI_transfer_frame+0x86>
            {
                ;
            }

            /* Read received frame. */
            rx_data = HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    3646:	687b      	ldr	r3, [r7, #4]
    3648:	681b      	ldr	r3, [r3, #0]
    364a:	f103 0308 	add.w	r3, r3, #8
    364e:	4618      	mov	r0, r3
    3650:	f000 f970 	bl	3934 <HW_get_32bit_reg>
    3654:	4603      	mov	r3, r0
    3656:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
    }

    /* Finally, return the frame we received from the slave or 0 */
    return( rx_data );
    3658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    365a:	4618      	mov	r0, r3
    365c:	f107 0730 	add.w	r7, r7, #48	; 0x30
    3660:	46bd      	mov	sp, r7
    3662:	bd80      	pop	{r7, pc}

00003664 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
    3664:	b580      	push	{r7, lr}
    3666:	b082      	sub	sp, #8
    3668:	af00      	add	r7, sp, #0
    366a:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    366c:	687b      	ldr	r3, [r7, #4]
    366e:	681b      	ldr	r3, [r3, #0]
    3670:	4618      	mov	r0, r3
    3672:	f04f 0100 	mov.w	r1, #0
    3676:	f04f 0201 	mov.w	r2, #1
    367a:	f04f 0300 	mov.w	r3, #0
    367e:	f000 f98b 	bl	3998 <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    3682:	687b      	ldr	r3, [r7, #4]
    3684:	681b      	ldr	r3, [r3, #0]
    3686:	f103 031c 	add.w	r3, r3, #28
    368a:	4618      	mov	r0, r3
    368c:	f04f 0103 	mov.w	r1, #3
    3690:	f000 f97e 	bl	3990 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    3694:	687b      	ldr	r3, [r7, #4]
    3696:	681b      	ldr	r3, [r3, #0]
    3698:	f103 0304 	add.w	r3, r3, #4
    369c:	4618      	mov	r0, r3
    369e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    36a2:	f000 f975 	bl	3990 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    36a6:	687b      	ldr	r3, [r7, #4]
    36a8:	681b      	ldr	r3, [r3, #0]
    36aa:	4618      	mov	r0, r3
    36ac:	f04f 0100 	mov.w	r1, #0
    36b0:	f04f 0201 	mov.w	r2, #1
    36b4:	f04f 0301 	mov.w	r3, #1
    36b8:	f000 f96e 	bl	3998 <HW_set_8bit_reg_field>
}
    36bc:	f107 0708 	add.w	r7, r7, #8
    36c0:	46bd      	mov	sp, r7
    36c2:	bd80      	pop	{r7, pc}

000036c4 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    36c4:	b480      	push	{r7}
    36c6:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    36c8:	46bd      	mov	sp, r7
    36ca:	bc80      	pop	{r7}
    36cc:	4770      	bx	lr
    36ce:	bf00      	nop

000036d0 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    36d0:	b580      	push	{r7, lr}
    36d2:	b08a      	sub	sp, #40	; 0x28
    36d4:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    36d6:	f245 63dc 	movw	r3, #22236	; 0x56dc
    36da:	f2c0 0300 	movt	r3, #0
    36de:	46bc      	mov	ip, r7
    36e0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    36e2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    36e6:	f242 0300 	movw	r3, #8192	; 0x2000
    36ea:	f2ce 0304 	movt	r3, #57348	; 0xe004
    36ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    36f0:	ea4f 0393 	mov.w	r3, r3, lsr #2
    36f4:	f003 0303 	and.w	r3, r3, #3
    36f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    36fc:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3700:	4413      	add	r3, r2
    3702:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3706:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    3708:	f242 0300 	movw	r3, #8192	; 0x2000
    370c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3710:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3712:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3716:	f003 0303 	and.w	r3, r3, #3
    371a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    371e:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3722:	4413      	add	r3, r2
    3724:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3728:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    372a:	f242 0300 	movw	r3, #8192	; 0x2000
    372e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3732:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3734:	ea4f 1393 	mov.w	r3, r3, lsr #6
    3738:	f003 0303 	and.w	r3, r3, #3
    373c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3740:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3744:	4413      	add	r3, r2
    3746:	f853 3c28 	ldr.w	r3, [r3, #-40]
    374a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    374c:	f242 0300 	movw	r3, #8192	; 0x2000
    3750:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3756:	ea4f 2313 	mov.w	r3, r3, lsr #8
    375a:	f003 031f 	and.w	r3, r3, #31
    375e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    3760:	f242 0300 	movw	r3, #8192	; 0x2000
    3764:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    376a:	ea4f 3353 	mov.w	r3, r3, lsr #13
    376e:	f003 0301 	and.w	r3, r3, #1
    3772:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    3774:	6a3b      	ldr	r3, [r7, #32]
    3776:	f103 0301 	add.w	r3, r3, #1
    377a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    377c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    377e:	2b00      	cmp	r3, #0
    3780:	d003      	beq.n	378a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    3782:	69fb      	ldr	r3, [r7, #28]
    3784:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3788:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    378a:	f000 f849 	bl	3820 <GetSystemClock>
    378e:	4602      	mov	r2, r0
    3790:	f240 0310 	movw	r3, #16
    3794:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3798:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    379a:	f240 0310 	movw	r3, #16
    379e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37a2:	681a      	ldr	r2, [r3, #0]
    37a4:	693b      	ldr	r3, [r7, #16]
    37a6:	fbb2 f2f3 	udiv	r2, r2, r3
    37aa:	f240 0314 	movw	r3, #20
    37ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37b2:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    37b4:	f240 0310 	movw	r3, #16
    37b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37bc:	681a      	ldr	r2, [r3, #0]
    37be:	697b      	ldr	r3, [r7, #20]
    37c0:	fbb2 f2f3 	udiv	r2, r2, r3
    37c4:	f240 0318 	movw	r3, #24
    37c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37cc:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    37ce:	f240 0310 	movw	r3, #16
    37d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37d6:	681a      	ldr	r2, [r3, #0]
    37d8:	69bb      	ldr	r3, [r7, #24]
    37da:	fbb2 f2f3 	udiv	r2, r2, r3
    37de:	f240 031c 	movw	r3, #28
    37e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37e6:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    37e8:	f240 0310 	movw	r3, #16
    37ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37f0:	681a      	ldr	r2, [r3, #0]
    37f2:	69fb      	ldr	r3, [r7, #28]
    37f4:	fbb2 f2f3 	udiv	r2, r2, r3
    37f8:	f240 0320 	movw	r3, #32
    37fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3800:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    3802:	f240 0310 	movw	r3, #16
    3806:	f2c2 0300 	movt	r3, #8192	; 0x2000
    380a:	681a      	ldr	r2, [r3, #0]
    380c:	f240 030c 	movw	r3, #12
    3810:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3814:	601a      	str	r2, [r3, #0]
}
    3816:	f107 0728 	add.w	r7, r7, #40	; 0x28
    381a:	46bd      	mov	sp, r7
    381c:	bd80      	pop	{r7, pc}
    381e:	bf00      	nop

00003820 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    3820:	b480      	push	{r7}
    3822:	b08b      	sub	sp, #44	; 0x2c
    3824:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    3826:	f04f 0300 	mov.w	r3, #0
    382a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    382c:	f640 031c 	movw	r3, #2076	; 0x81c
    3830:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3834:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    3836:	f240 2330 	movw	r3, #560	; 0x230
    383a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    383e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    3840:	68fb      	ldr	r3, [r7, #12]
    3842:	681b      	ldr	r3, [r3, #0]
    3844:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    3848:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    384a:	693a      	ldr	r2, [r7, #16]
    384c:	f241 13cf 	movw	r3, #4559	; 0x11cf
    3850:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    3854:	429a      	cmp	r2, r3
    3856:	d108      	bne.n	386a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    3858:	f64e 732c 	movw	r3, #61228	; 0xef2c
    385c:	f2c6 0301 	movt	r3, #24577	; 0x6001
    3860:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    3862:	697b      	ldr	r3, [r7, #20]
    3864:	681b      	ldr	r3, [r3, #0]
    3866:	607b      	str	r3, [r7, #4]
    3868:	e03d      	b.n	38e6 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    386a:	68bb      	ldr	r3, [r7, #8]
    386c:	681a      	ldr	r2, [r3, #0]
    386e:	f244 3341 	movw	r3, #17217	; 0x4341
    3872:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    3876:	429a      	cmp	r2, r3
    3878:	d135      	bne.n	38e6 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    387a:	f640 0340 	movw	r3, #2112	; 0x840
    387e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3882:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    3884:	69bb      	ldr	r3, [r7, #24]
    3886:	681b      	ldr	r3, [r3, #0]
    3888:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    388a:	69fb      	ldr	r3, [r7, #28]
    388c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    3890:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    3892:	69fa      	ldr	r2, [r7, #28]
    3894:	f240 3300 	movw	r3, #768	; 0x300
    3898:	f2c0 0301 	movt	r3, #1
    389c:	429a      	cmp	r2, r3
    389e:	d922      	bls.n	38e6 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    38a0:	69fa      	ldr	r2, [r7, #28]
    38a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    38a6:	f2c0 0301 	movt	r3, #1
    38aa:	429a      	cmp	r2, r3
    38ac:	d808      	bhi.n	38c0 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    38ae:	f241 632c 	movw	r3, #5676	; 0x162c
    38b2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    38b6:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    38b8:	6a3b      	ldr	r3, [r7, #32]
    38ba:	681b      	ldr	r3, [r3, #0]
    38bc:	607b      	str	r3, [r7, #4]
    38be:	e012      	b.n	38e6 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    38c0:	69fa      	ldr	r2, [r7, #28]
    38c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    38c6:	f2c0 0302 	movt	r3, #2
    38ca:	429a      	cmp	r2, r3
    38cc:	d808      	bhi.n	38e0 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    38ce:	f641 63ac 	movw	r3, #7852	; 0x1eac
    38d2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    38d6:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    38d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    38da:	681b      	ldr	r3, [r3, #0]
    38dc:	607b      	str	r3, [r7, #4]
    38de:	e002      	b.n	38e6 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    38e0:	f04f 0300 	mov.w	r3, #0
    38e4:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    38e6:	687b      	ldr	r3, [r7, #4]
    38e8:	2b00      	cmp	r3, #0
    38ea:	d105      	bne.n	38f8 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    38ec:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    38ee:	f647 0340 	movw	r3, #30784	; 0x7840
    38f2:	f2c0 137d 	movt	r3, #381	; 0x17d
    38f6:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    38f8:	687b      	ldr	r3, [r7, #4]
}
    38fa:	4618      	mov	r0, r3
    38fc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    3900:	46bd      	mov	sp, r7
    3902:	bc80      	pop	{r7}
    3904:	4770      	bx	lr
    3906:	bf00      	nop

00003908 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    3908:	b480      	push	{r7}
    390a:	b087      	sub	sp, #28
    390c:	af00      	add	r7, sp, #0
    390e:	6078      	str	r0, [r7, #4]
    3910:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    3912:	687b      	ldr	r3, [r7, #4]
    3914:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    3916:	683b      	ldr	r3, [r7, #0]
    3918:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    391a:	697b      	ldr	r3, [r7, #20]
    391c:	781b      	ldrb	r3, [r3, #0]
    391e:	b2db      	uxtb	r3, r3
    3920:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    3922:	693b      	ldr	r3, [r7, #16]
    3924:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    3926:	68bb      	ldr	r3, [r7, #8]
    3928:	f103 0301 	add.w	r3, r3, #1
    392c:	60bb      	str	r3, [r7, #8]
    }
    392e:	e7f0      	b.n	3912 <HAL_assert_fail+0xa>

00003930 <HW_set_32bit_reg>:
    3930:	6001      	str	r1, [r0, #0]
    3932:	4770      	bx	lr

00003934 <HW_get_32bit_reg>:
    3934:	6800      	ldr	r0, [r0, #0]
    3936:	4770      	bx	lr

00003938 <HW_set_32bit_reg_field>:
    3938:	b50e      	push	{r1, r2, r3, lr}
    393a:	fa03 f301 	lsl.w	r3, r3, r1
    393e:	ea03 0302 	and.w	r3, r3, r2
    3942:	6801      	ldr	r1, [r0, #0]
    3944:	ea6f 0202 	mvn.w	r2, r2
    3948:	ea01 0102 	and.w	r1, r1, r2
    394c:	ea41 0103 	orr.w	r1, r1, r3
    3950:	6001      	str	r1, [r0, #0]
    3952:	bd0e      	pop	{r1, r2, r3, pc}

00003954 <HW_get_32bit_reg_field>:
    3954:	6800      	ldr	r0, [r0, #0]
    3956:	ea00 0002 	and.w	r0, r0, r2
    395a:	fa20 f001 	lsr.w	r0, r0, r1
    395e:	4770      	bx	lr

00003960 <HW_set_16bit_reg>:
    3960:	8001      	strh	r1, [r0, #0]
    3962:	4770      	bx	lr

00003964 <HW_get_16bit_reg>:
    3964:	8800      	ldrh	r0, [r0, #0]
    3966:	4770      	bx	lr

00003968 <HW_set_16bit_reg_field>:
    3968:	b50e      	push	{r1, r2, r3, lr}
    396a:	fa03 f301 	lsl.w	r3, r3, r1
    396e:	ea03 0302 	and.w	r3, r3, r2
    3972:	8801      	ldrh	r1, [r0, #0]
    3974:	ea6f 0202 	mvn.w	r2, r2
    3978:	ea01 0102 	and.w	r1, r1, r2
    397c:	ea41 0103 	orr.w	r1, r1, r3
    3980:	8001      	strh	r1, [r0, #0]
    3982:	bd0e      	pop	{r1, r2, r3, pc}

00003984 <HW_get_16bit_reg_field>:
    3984:	8800      	ldrh	r0, [r0, #0]
    3986:	ea00 0002 	and.w	r0, r0, r2
    398a:	fa20 f001 	lsr.w	r0, r0, r1
    398e:	4770      	bx	lr

00003990 <HW_set_8bit_reg>:
    3990:	7001      	strb	r1, [r0, #0]
    3992:	4770      	bx	lr

00003994 <HW_get_8bit_reg>:
    3994:	7800      	ldrb	r0, [r0, #0]
    3996:	4770      	bx	lr

00003998 <HW_set_8bit_reg_field>:
    3998:	b50e      	push	{r1, r2, r3, lr}
    399a:	fa03 f301 	lsl.w	r3, r3, r1
    399e:	ea03 0302 	and.w	r3, r3, r2
    39a2:	7801      	ldrb	r1, [r0, #0]
    39a4:	ea6f 0202 	mvn.w	r2, r2
    39a8:	ea01 0102 	and.w	r1, r1, r2
    39ac:	ea41 0103 	orr.w	r1, r1, r3
    39b0:	7001      	strb	r1, [r0, #0]
    39b2:	bd0e      	pop	{r1, r2, r3, pc}

000039b4 <HW_get_8bit_reg_field>:
    39b4:	7800      	ldrb	r0, [r0, #0]
    39b6:	ea00 0002 	and.w	r0, r0, r2
    39ba:	fa20 f001 	lsr.w	r0, r0, r1
    39be:	4770      	bx	lr

000039c0 <__libc_init_array>:
    39c0:	b570      	push	{r4, r5, r6, lr}
    39c2:	f245 7670 	movw	r6, #22384	; 0x5770
    39c6:	f245 7570 	movw	r5, #22384	; 0x5770
    39ca:	f2c0 0600 	movt	r6, #0
    39ce:	f2c0 0500 	movt	r5, #0
    39d2:	1b76      	subs	r6, r6, r5
    39d4:	10b6      	asrs	r6, r6, #2
    39d6:	d006      	beq.n	39e6 <__libc_init_array+0x26>
    39d8:	2400      	movs	r4, #0
    39da:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    39de:	3401      	adds	r4, #1
    39e0:	4798      	blx	r3
    39e2:	42a6      	cmp	r6, r4
    39e4:	d8f9      	bhi.n	39da <__libc_init_array+0x1a>
    39e6:	f245 7570 	movw	r5, #22384	; 0x5770
    39ea:	f245 7674 	movw	r6, #22388	; 0x5774
    39ee:	f2c0 0500 	movt	r5, #0
    39f2:	f2c0 0600 	movt	r6, #0
    39f6:	1b76      	subs	r6, r6, r5
    39f8:	f001 feae 	bl	5758 <_init>
    39fc:	10b6      	asrs	r6, r6, #2
    39fe:	d006      	beq.n	3a0e <__libc_init_array+0x4e>
    3a00:	2400      	movs	r4, #0
    3a02:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    3a06:	3401      	adds	r4, #1
    3a08:	4798      	blx	r3
    3a0a:	42a6      	cmp	r6, r4
    3a0c:	d8f9      	bhi.n	3a02 <__libc_init_array+0x42>
    3a0e:	bd70      	pop	{r4, r5, r6, pc}

00003a10 <memset>:
    3a10:	2a03      	cmp	r2, #3
    3a12:	b2c9      	uxtb	r1, r1
    3a14:	b430      	push	{r4, r5}
    3a16:	d807      	bhi.n	3a28 <memset+0x18>
    3a18:	b122      	cbz	r2, 3a24 <memset+0x14>
    3a1a:	2300      	movs	r3, #0
    3a1c:	54c1      	strb	r1, [r0, r3]
    3a1e:	3301      	adds	r3, #1
    3a20:	4293      	cmp	r3, r2
    3a22:	d1fb      	bne.n	3a1c <memset+0xc>
    3a24:	bc30      	pop	{r4, r5}
    3a26:	4770      	bx	lr
    3a28:	eb00 0c02 	add.w	ip, r0, r2
    3a2c:	4603      	mov	r3, r0
    3a2e:	e001      	b.n	3a34 <memset+0x24>
    3a30:	f803 1c01 	strb.w	r1, [r3, #-1]
    3a34:	f003 0403 	and.w	r4, r3, #3
    3a38:	461a      	mov	r2, r3
    3a3a:	3301      	adds	r3, #1
    3a3c:	2c00      	cmp	r4, #0
    3a3e:	d1f7      	bne.n	3a30 <memset+0x20>
    3a40:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    3a44:	ebc2 040c 	rsb	r4, r2, ip
    3a48:	fb03 f301 	mul.w	r3, r3, r1
    3a4c:	e01f      	b.n	3a8e <memset+0x7e>
    3a4e:	f842 3c40 	str.w	r3, [r2, #-64]
    3a52:	f842 3c3c 	str.w	r3, [r2, #-60]
    3a56:	f842 3c38 	str.w	r3, [r2, #-56]
    3a5a:	f842 3c34 	str.w	r3, [r2, #-52]
    3a5e:	f842 3c30 	str.w	r3, [r2, #-48]
    3a62:	f842 3c2c 	str.w	r3, [r2, #-44]
    3a66:	f842 3c28 	str.w	r3, [r2, #-40]
    3a6a:	f842 3c24 	str.w	r3, [r2, #-36]
    3a6e:	f842 3c20 	str.w	r3, [r2, #-32]
    3a72:	f842 3c1c 	str.w	r3, [r2, #-28]
    3a76:	f842 3c18 	str.w	r3, [r2, #-24]
    3a7a:	f842 3c14 	str.w	r3, [r2, #-20]
    3a7e:	f842 3c10 	str.w	r3, [r2, #-16]
    3a82:	f842 3c0c 	str.w	r3, [r2, #-12]
    3a86:	f842 3c08 	str.w	r3, [r2, #-8]
    3a8a:	f842 3c04 	str.w	r3, [r2, #-4]
    3a8e:	4615      	mov	r5, r2
    3a90:	3240      	adds	r2, #64	; 0x40
    3a92:	2c3f      	cmp	r4, #63	; 0x3f
    3a94:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    3a98:	dcd9      	bgt.n	3a4e <memset+0x3e>
    3a9a:	462a      	mov	r2, r5
    3a9c:	ebc5 040c 	rsb	r4, r5, ip
    3aa0:	e007      	b.n	3ab2 <memset+0xa2>
    3aa2:	f842 3c10 	str.w	r3, [r2, #-16]
    3aa6:	f842 3c0c 	str.w	r3, [r2, #-12]
    3aaa:	f842 3c08 	str.w	r3, [r2, #-8]
    3aae:	f842 3c04 	str.w	r3, [r2, #-4]
    3ab2:	4615      	mov	r5, r2
    3ab4:	3210      	adds	r2, #16
    3ab6:	2c0f      	cmp	r4, #15
    3ab8:	f1a4 0410 	sub.w	r4, r4, #16
    3abc:	dcf1      	bgt.n	3aa2 <memset+0x92>
    3abe:	462a      	mov	r2, r5
    3ac0:	ebc5 050c 	rsb	r5, r5, ip
    3ac4:	e001      	b.n	3aca <memset+0xba>
    3ac6:	f842 3c04 	str.w	r3, [r2, #-4]
    3aca:	4614      	mov	r4, r2
    3acc:	3204      	adds	r2, #4
    3ace:	2d03      	cmp	r5, #3
    3ad0:	f1a5 0504 	sub.w	r5, r5, #4
    3ad4:	dcf7      	bgt.n	3ac6 <memset+0xb6>
    3ad6:	e001      	b.n	3adc <memset+0xcc>
    3ad8:	f804 1b01 	strb.w	r1, [r4], #1
    3adc:	4564      	cmp	r4, ip
    3ade:	d3fb      	bcc.n	3ad8 <memset+0xc8>
    3ae0:	e7a0      	b.n	3a24 <memset+0x14>
    3ae2:	bf00      	nop

00003ae4 <_puts_r>:
    3ae4:	b530      	push	{r4, r5, lr}
    3ae6:	4604      	mov	r4, r0
    3ae8:	b089      	sub	sp, #36	; 0x24
    3aea:	4608      	mov	r0, r1
    3aec:	460d      	mov	r5, r1
    3aee:	f000 f83d 	bl	3b6c <strlen>
    3af2:	f245 63f4 	movw	r3, #22260	; 0x56f4
    3af6:	9501      	str	r5, [sp, #4]
    3af8:	f2c0 0300 	movt	r3, #0
    3afc:	9303      	str	r3, [sp, #12]
    3afe:	9002      	str	r0, [sp, #8]
    3b00:	1c43      	adds	r3, r0, #1
    3b02:	9307      	str	r3, [sp, #28]
    3b04:	2301      	movs	r3, #1
    3b06:	9304      	str	r3, [sp, #16]
    3b08:	ab01      	add	r3, sp, #4
    3b0a:	9305      	str	r3, [sp, #20]
    3b0c:	2302      	movs	r3, #2
    3b0e:	9306      	str	r3, [sp, #24]
    3b10:	b10c      	cbz	r4, 3b16 <_puts_r+0x32>
    3b12:	69a3      	ldr	r3, [r4, #24]
    3b14:	b1eb      	cbz	r3, 3b52 <_puts_r+0x6e>
    3b16:	f240 0324 	movw	r3, #36	; 0x24
    3b1a:	4620      	mov	r0, r4
    3b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b20:	681b      	ldr	r3, [r3, #0]
    3b22:	689b      	ldr	r3, [r3, #8]
    3b24:	899a      	ldrh	r2, [r3, #12]
    3b26:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    3b2a:	bf01      	itttt	eq
    3b2c:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    3b30:	819a      	strheq	r2, [r3, #12]
    3b32:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    3b34:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    3b38:	68a1      	ldr	r1, [r4, #8]
    3b3a:	bf08      	it	eq
    3b3c:	665a      	streq	r2, [r3, #100]	; 0x64
    3b3e:	aa05      	add	r2, sp, #20
    3b40:	f000 f928 	bl	3d94 <__sfvwrite_r>
    3b44:	2800      	cmp	r0, #0
    3b46:	bf14      	ite	ne
    3b48:	f04f 30ff 	movne.w	r0, #4294967295
    3b4c:	200a      	moveq	r0, #10
    3b4e:	b009      	add	sp, #36	; 0x24
    3b50:	bd30      	pop	{r4, r5, pc}
    3b52:	4620      	mov	r0, r4
    3b54:	f000 f8ee 	bl	3d34 <__sinit>
    3b58:	e7dd      	b.n	3b16 <_puts_r+0x32>
    3b5a:	bf00      	nop

00003b5c <puts>:
    3b5c:	f240 0324 	movw	r3, #36	; 0x24
    3b60:	4601      	mov	r1, r0
    3b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b66:	6818      	ldr	r0, [r3, #0]
    3b68:	e7bc      	b.n	3ae4 <_puts_r>
    3b6a:	bf00      	nop

00003b6c <strlen>:
    3b6c:	f020 0103 	bic.w	r1, r0, #3
    3b70:	f010 0003 	ands.w	r0, r0, #3
    3b74:	f1c0 0000 	rsb	r0, r0, #0
    3b78:	f851 3b04 	ldr.w	r3, [r1], #4
    3b7c:	f100 0c04 	add.w	ip, r0, #4
    3b80:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    3b84:	f06f 0200 	mvn.w	r2, #0
    3b88:	bf1c      	itt	ne
    3b8a:	fa22 f20c 	lsrne.w	r2, r2, ip
    3b8e:	4313      	orrne	r3, r2
    3b90:	f04f 0c01 	mov.w	ip, #1
    3b94:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    3b98:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    3b9c:	eba3 020c 	sub.w	r2, r3, ip
    3ba0:	ea22 0203 	bic.w	r2, r2, r3
    3ba4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    3ba8:	bf04      	itt	eq
    3baa:	f851 3b04 	ldreq.w	r3, [r1], #4
    3bae:	3004      	addeq	r0, #4
    3bb0:	d0f4      	beq.n	3b9c <strlen+0x30>
    3bb2:	f013 0fff 	tst.w	r3, #255	; 0xff
    3bb6:	bf1f      	itttt	ne
    3bb8:	3001      	addne	r0, #1
    3bba:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    3bbe:	3001      	addne	r0, #1
    3bc0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    3bc4:	bf18      	it	ne
    3bc6:	3001      	addne	r0, #1
    3bc8:	4770      	bx	lr
    3bca:	bf00      	nop

00003bcc <__sfp_lock_acquire>:
    3bcc:	4770      	bx	lr
    3bce:	bf00      	nop

00003bd0 <__sfp_lock_release>:
    3bd0:	4770      	bx	lr
    3bd2:	bf00      	nop

00003bd4 <__sinit_lock_acquire>:
    3bd4:	4770      	bx	lr
    3bd6:	bf00      	nop

00003bd8 <__sinit_lock_release>:
    3bd8:	4770      	bx	lr
    3bda:	bf00      	nop

00003bdc <__fp_lock>:
    3bdc:	2000      	movs	r0, #0
    3bde:	4770      	bx	lr

00003be0 <__fp_unlock>:
    3be0:	2000      	movs	r0, #0
    3be2:	4770      	bx	lr

00003be4 <__fp_unlock_all>:
    3be4:	f240 0324 	movw	r3, #36	; 0x24
    3be8:	f643 31e1 	movw	r1, #15329	; 0x3be1
    3bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bf0:	f2c0 0100 	movt	r1, #0
    3bf4:	6818      	ldr	r0, [r3, #0]
    3bf6:	f000 ba91 	b.w	411c <_fwalk>
    3bfa:	bf00      	nop

00003bfc <__fp_lock_all>:
    3bfc:	f240 0324 	movw	r3, #36	; 0x24
    3c00:	f643 31dd 	movw	r1, #15325	; 0x3bdd
    3c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c08:	f2c0 0100 	movt	r1, #0
    3c0c:	6818      	ldr	r0, [r3, #0]
    3c0e:	f000 ba85 	b.w	411c <_fwalk>
    3c12:	bf00      	nop

00003c14 <_cleanup_r>:
    3c14:	f245 0125 	movw	r1, #20517	; 0x5025
    3c18:	f2c0 0100 	movt	r1, #0
    3c1c:	f000 ba7e 	b.w	411c <_fwalk>

00003c20 <_cleanup>:
    3c20:	f245 63ec 	movw	r3, #22252	; 0x56ec
    3c24:	f2c0 0300 	movt	r3, #0
    3c28:	6818      	ldr	r0, [r3, #0]
    3c2a:	e7f3      	b.n	3c14 <_cleanup_r>

00003c2c <std>:
    3c2c:	b510      	push	{r4, lr}
    3c2e:	4604      	mov	r4, r0
    3c30:	2300      	movs	r3, #0
    3c32:	305c      	adds	r0, #92	; 0x5c
    3c34:	81a1      	strh	r1, [r4, #12]
    3c36:	4619      	mov	r1, r3
    3c38:	81e2      	strh	r2, [r4, #14]
    3c3a:	2208      	movs	r2, #8
    3c3c:	6023      	str	r3, [r4, #0]
    3c3e:	6063      	str	r3, [r4, #4]
    3c40:	60a3      	str	r3, [r4, #8]
    3c42:	6663      	str	r3, [r4, #100]	; 0x64
    3c44:	6123      	str	r3, [r4, #16]
    3c46:	6163      	str	r3, [r4, #20]
    3c48:	61a3      	str	r3, [r4, #24]
    3c4a:	f7ff fee1 	bl	3a10 <memset>
    3c4e:	f644 6019 	movw	r0, #19993	; 0x4e19
    3c52:	f644 51dd 	movw	r1, #19933	; 0x4ddd
    3c56:	f644 52b5 	movw	r2, #19893	; 0x4db5
    3c5a:	f644 53ad 	movw	r3, #19885	; 0x4dad
    3c5e:	f2c0 0000 	movt	r0, #0
    3c62:	f2c0 0100 	movt	r1, #0
    3c66:	f2c0 0200 	movt	r2, #0
    3c6a:	f2c0 0300 	movt	r3, #0
    3c6e:	6260      	str	r0, [r4, #36]	; 0x24
    3c70:	62a1      	str	r1, [r4, #40]	; 0x28
    3c72:	62e2      	str	r2, [r4, #44]	; 0x2c
    3c74:	6323      	str	r3, [r4, #48]	; 0x30
    3c76:	6224      	str	r4, [r4, #32]
    3c78:	bd10      	pop	{r4, pc}
    3c7a:	bf00      	nop

00003c7c <__sfmoreglue>:
    3c7c:	b570      	push	{r4, r5, r6, lr}
    3c7e:	2568      	movs	r5, #104	; 0x68
    3c80:	460e      	mov	r6, r1
    3c82:	fb05 f501 	mul.w	r5, r5, r1
    3c86:	f105 010c 	add.w	r1, r5, #12
    3c8a:	f000 fa6d 	bl	4168 <_malloc_r>
    3c8e:	4604      	mov	r4, r0
    3c90:	b148      	cbz	r0, 3ca6 <__sfmoreglue+0x2a>
    3c92:	f100 030c 	add.w	r3, r0, #12
    3c96:	2100      	movs	r1, #0
    3c98:	6046      	str	r6, [r0, #4]
    3c9a:	462a      	mov	r2, r5
    3c9c:	4618      	mov	r0, r3
    3c9e:	6021      	str	r1, [r4, #0]
    3ca0:	60a3      	str	r3, [r4, #8]
    3ca2:	f7ff feb5 	bl	3a10 <memset>
    3ca6:	4620      	mov	r0, r4
    3ca8:	bd70      	pop	{r4, r5, r6, pc}
    3caa:	bf00      	nop

00003cac <__sfp>:
    3cac:	f245 63ec 	movw	r3, #22252	; 0x56ec
    3cb0:	f2c0 0300 	movt	r3, #0
    3cb4:	b570      	push	{r4, r5, r6, lr}
    3cb6:	681d      	ldr	r5, [r3, #0]
    3cb8:	4606      	mov	r6, r0
    3cba:	69ab      	ldr	r3, [r5, #24]
    3cbc:	2b00      	cmp	r3, #0
    3cbe:	d02a      	beq.n	3d16 <__sfp+0x6a>
    3cc0:	35d8      	adds	r5, #216	; 0xd8
    3cc2:	686b      	ldr	r3, [r5, #4]
    3cc4:	68ac      	ldr	r4, [r5, #8]
    3cc6:	3b01      	subs	r3, #1
    3cc8:	d503      	bpl.n	3cd2 <__sfp+0x26>
    3cca:	e020      	b.n	3d0e <__sfp+0x62>
    3ccc:	3468      	adds	r4, #104	; 0x68
    3cce:	3b01      	subs	r3, #1
    3cd0:	d41d      	bmi.n	3d0e <__sfp+0x62>
    3cd2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    3cd6:	2a00      	cmp	r2, #0
    3cd8:	d1f8      	bne.n	3ccc <__sfp+0x20>
    3cda:	2500      	movs	r5, #0
    3cdc:	f04f 33ff 	mov.w	r3, #4294967295
    3ce0:	6665      	str	r5, [r4, #100]	; 0x64
    3ce2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    3ce6:	81e3      	strh	r3, [r4, #14]
    3ce8:	4629      	mov	r1, r5
    3cea:	f04f 0301 	mov.w	r3, #1
    3cee:	6025      	str	r5, [r4, #0]
    3cf0:	81a3      	strh	r3, [r4, #12]
    3cf2:	2208      	movs	r2, #8
    3cf4:	60a5      	str	r5, [r4, #8]
    3cf6:	6065      	str	r5, [r4, #4]
    3cf8:	6125      	str	r5, [r4, #16]
    3cfa:	6165      	str	r5, [r4, #20]
    3cfc:	61a5      	str	r5, [r4, #24]
    3cfe:	f7ff fe87 	bl	3a10 <memset>
    3d02:	64e5      	str	r5, [r4, #76]	; 0x4c
    3d04:	6365      	str	r5, [r4, #52]	; 0x34
    3d06:	63a5      	str	r5, [r4, #56]	; 0x38
    3d08:	64a5      	str	r5, [r4, #72]	; 0x48
    3d0a:	4620      	mov	r0, r4
    3d0c:	bd70      	pop	{r4, r5, r6, pc}
    3d0e:	6828      	ldr	r0, [r5, #0]
    3d10:	b128      	cbz	r0, 3d1e <__sfp+0x72>
    3d12:	4605      	mov	r5, r0
    3d14:	e7d5      	b.n	3cc2 <__sfp+0x16>
    3d16:	4628      	mov	r0, r5
    3d18:	f000 f80c 	bl	3d34 <__sinit>
    3d1c:	e7d0      	b.n	3cc0 <__sfp+0x14>
    3d1e:	4630      	mov	r0, r6
    3d20:	2104      	movs	r1, #4
    3d22:	f7ff ffab 	bl	3c7c <__sfmoreglue>
    3d26:	6028      	str	r0, [r5, #0]
    3d28:	2800      	cmp	r0, #0
    3d2a:	d1f2      	bne.n	3d12 <__sfp+0x66>
    3d2c:	230c      	movs	r3, #12
    3d2e:	4604      	mov	r4, r0
    3d30:	6033      	str	r3, [r6, #0]
    3d32:	e7ea      	b.n	3d0a <__sfp+0x5e>

00003d34 <__sinit>:
    3d34:	b570      	push	{r4, r5, r6, lr}
    3d36:	6986      	ldr	r6, [r0, #24]
    3d38:	4604      	mov	r4, r0
    3d3a:	b106      	cbz	r6, 3d3e <__sinit+0xa>
    3d3c:	bd70      	pop	{r4, r5, r6, pc}
    3d3e:	f643 4315 	movw	r3, #15381	; 0x3c15
    3d42:	2501      	movs	r5, #1
    3d44:	f2c0 0300 	movt	r3, #0
    3d48:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    3d4c:	6283      	str	r3, [r0, #40]	; 0x28
    3d4e:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    3d52:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    3d56:	6185      	str	r5, [r0, #24]
    3d58:	f7ff ffa8 	bl	3cac <__sfp>
    3d5c:	6060      	str	r0, [r4, #4]
    3d5e:	4620      	mov	r0, r4
    3d60:	f7ff ffa4 	bl	3cac <__sfp>
    3d64:	60a0      	str	r0, [r4, #8]
    3d66:	4620      	mov	r0, r4
    3d68:	f7ff ffa0 	bl	3cac <__sfp>
    3d6c:	4632      	mov	r2, r6
    3d6e:	2104      	movs	r1, #4
    3d70:	4623      	mov	r3, r4
    3d72:	60e0      	str	r0, [r4, #12]
    3d74:	6860      	ldr	r0, [r4, #4]
    3d76:	f7ff ff59 	bl	3c2c <std>
    3d7a:	462a      	mov	r2, r5
    3d7c:	68a0      	ldr	r0, [r4, #8]
    3d7e:	2109      	movs	r1, #9
    3d80:	4623      	mov	r3, r4
    3d82:	f7ff ff53 	bl	3c2c <std>
    3d86:	4623      	mov	r3, r4
    3d88:	68e0      	ldr	r0, [r4, #12]
    3d8a:	2112      	movs	r1, #18
    3d8c:	2202      	movs	r2, #2
    3d8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3d92:	e74b      	b.n	3c2c <std>

00003d94 <__sfvwrite_r>:
    3d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3d98:	6893      	ldr	r3, [r2, #8]
    3d9a:	b085      	sub	sp, #20
    3d9c:	4690      	mov	r8, r2
    3d9e:	460c      	mov	r4, r1
    3da0:	9003      	str	r0, [sp, #12]
    3da2:	2b00      	cmp	r3, #0
    3da4:	d064      	beq.n	3e70 <__sfvwrite_r+0xdc>
    3da6:	8988      	ldrh	r0, [r1, #12]
    3da8:	fa1f fa80 	uxth.w	sl, r0
    3dac:	f01a 0f08 	tst.w	sl, #8
    3db0:	f000 80a0 	beq.w	3ef4 <__sfvwrite_r+0x160>
    3db4:	690b      	ldr	r3, [r1, #16]
    3db6:	2b00      	cmp	r3, #0
    3db8:	f000 809c 	beq.w	3ef4 <__sfvwrite_r+0x160>
    3dbc:	f01a 0b02 	ands.w	fp, sl, #2
    3dc0:	f8d8 5000 	ldr.w	r5, [r8]
    3dc4:	bf1c      	itt	ne
    3dc6:	f04f 0a00 	movne.w	sl, #0
    3dca:	4657      	movne	r7, sl
    3dcc:	d136      	bne.n	3e3c <__sfvwrite_r+0xa8>
    3dce:	f01a 0a01 	ands.w	sl, sl, #1
    3dd2:	bf1d      	ittte	ne
    3dd4:	46dc      	movne	ip, fp
    3dd6:	46d9      	movne	r9, fp
    3dd8:	465f      	movne	r7, fp
    3dda:	4656      	moveq	r6, sl
    3ddc:	d152      	bne.n	3e84 <__sfvwrite_r+0xf0>
    3dde:	b326      	cbz	r6, 3e2a <__sfvwrite_r+0x96>
    3de0:	b280      	uxth	r0, r0
    3de2:	68a7      	ldr	r7, [r4, #8]
    3de4:	f410 7f00 	tst.w	r0, #512	; 0x200
    3de8:	f000 808f 	beq.w	3f0a <__sfvwrite_r+0x176>
    3dec:	42be      	cmp	r6, r7
    3dee:	46bb      	mov	fp, r7
    3df0:	f080 80a7 	bcs.w	3f42 <__sfvwrite_r+0x1ae>
    3df4:	6820      	ldr	r0, [r4, #0]
    3df6:	4637      	mov	r7, r6
    3df8:	46b3      	mov	fp, r6
    3dfa:	465a      	mov	r2, fp
    3dfc:	4651      	mov	r1, sl
    3dfe:	f000 fd87 	bl	4910 <memmove>
    3e02:	68a2      	ldr	r2, [r4, #8]
    3e04:	6823      	ldr	r3, [r4, #0]
    3e06:	46b1      	mov	r9, r6
    3e08:	1bd7      	subs	r7, r2, r7
    3e0a:	60a7      	str	r7, [r4, #8]
    3e0c:	4637      	mov	r7, r6
    3e0e:	445b      	add	r3, fp
    3e10:	6023      	str	r3, [r4, #0]
    3e12:	f8d8 3008 	ldr.w	r3, [r8, #8]
    3e16:	ebc9 0606 	rsb	r6, r9, r6
    3e1a:	44ca      	add	sl, r9
    3e1c:	1bdf      	subs	r7, r3, r7
    3e1e:	f8c8 7008 	str.w	r7, [r8, #8]
    3e22:	b32f      	cbz	r7, 3e70 <__sfvwrite_r+0xdc>
    3e24:	89a0      	ldrh	r0, [r4, #12]
    3e26:	2e00      	cmp	r6, #0
    3e28:	d1da      	bne.n	3de0 <__sfvwrite_r+0x4c>
    3e2a:	f8d5 a000 	ldr.w	sl, [r5]
    3e2e:	686e      	ldr	r6, [r5, #4]
    3e30:	3508      	adds	r5, #8
    3e32:	e7d4      	b.n	3dde <__sfvwrite_r+0x4a>
    3e34:	f8d5 a000 	ldr.w	sl, [r5]
    3e38:	686f      	ldr	r7, [r5, #4]
    3e3a:	3508      	adds	r5, #8
    3e3c:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    3e40:	bf34      	ite	cc
    3e42:	463b      	movcc	r3, r7
    3e44:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    3e48:	4652      	mov	r2, sl
    3e4a:	9803      	ldr	r0, [sp, #12]
    3e4c:	2f00      	cmp	r7, #0
    3e4e:	d0f1      	beq.n	3e34 <__sfvwrite_r+0xa0>
    3e50:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3e52:	6a21      	ldr	r1, [r4, #32]
    3e54:	47b0      	blx	r6
    3e56:	2800      	cmp	r0, #0
    3e58:	4482      	add	sl, r0
    3e5a:	ebc0 0707 	rsb	r7, r0, r7
    3e5e:	f340 80ec 	ble.w	403a <__sfvwrite_r+0x2a6>
    3e62:	f8d8 3008 	ldr.w	r3, [r8, #8]
    3e66:	1a18      	subs	r0, r3, r0
    3e68:	f8c8 0008 	str.w	r0, [r8, #8]
    3e6c:	2800      	cmp	r0, #0
    3e6e:	d1e5      	bne.n	3e3c <__sfvwrite_r+0xa8>
    3e70:	2000      	movs	r0, #0
    3e72:	b005      	add	sp, #20
    3e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3e78:	f8d5 9000 	ldr.w	r9, [r5]
    3e7c:	f04f 0c00 	mov.w	ip, #0
    3e80:	686f      	ldr	r7, [r5, #4]
    3e82:	3508      	adds	r5, #8
    3e84:	2f00      	cmp	r7, #0
    3e86:	d0f7      	beq.n	3e78 <__sfvwrite_r+0xe4>
    3e88:	f1bc 0f00 	cmp.w	ip, #0
    3e8c:	f000 80b5 	beq.w	3ffa <__sfvwrite_r+0x266>
    3e90:	6963      	ldr	r3, [r4, #20]
    3e92:	45bb      	cmp	fp, r7
    3e94:	bf34      	ite	cc
    3e96:	46da      	movcc	sl, fp
    3e98:	46ba      	movcs	sl, r7
    3e9a:	68a6      	ldr	r6, [r4, #8]
    3e9c:	6820      	ldr	r0, [r4, #0]
    3e9e:	6922      	ldr	r2, [r4, #16]
    3ea0:	199e      	adds	r6, r3, r6
    3ea2:	4290      	cmp	r0, r2
    3ea4:	bf94      	ite	ls
    3ea6:	2200      	movls	r2, #0
    3ea8:	2201      	movhi	r2, #1
    3eaa:	45b2      	cmp	sl, r6
    3eac:	bfd4      	ite	le
    3eae:	2200      	movle	r2, #0
    3eb0:	f002 0201 	andgt.w	r2, r2, #1
    3eb4:	2a00      	cmp	r2, #0
    3eb6:	f040 80ae 	bne.w	4016 <__sfvwrite_r+0x282>
    3eba:	459a      	cmp	sl, r3
    3ebc:	f2c0 8082 	blt.w	3fc4 <__sfvwrite_r+0x230>
    3ec0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3ec2:	464a      	mov	r2, r9
    3ec4:	f8cd c004 	str.w	ip, [sp, #4]
    3ec8:	9803      	ldr	r0, [sp, #12]
    3eca:	6a21      	ldr	r1, [r4, #32]
    3ecc:	47b0      	blx	r6
    3ece:	f8dd c004 	ldr.w	ip, [sp, #4]
    3ed2:	1e06      	subs	r6, r0, #0
    3ed4:	f340 80b1 	ble.w	403a <__sfvwrite_r+0x2a6>
    3ed8:	ebbb 0b06 	subs.w	fp, fp, r6
    3edc:	f000 8086 	beq.w	3fec <__sfvwrite_r+0x258>
    3ee0:	f8d8 3008 	ldr.w	r3, [r8, #8]
    3ee4:	44b1      	add	r9, r6
    3ee6:	1bbf      	subs	r7, r7, r6
    3ee8:	1b9e      	subs	r6, r3, r6
    3eea:	f8c8 6008 	str.w	r6, [r8, #8]
    3eee:	2e00      	cmp	r6, #0
    3ef0:	d1c8      	bne.n	3e84 <__sfvwrite_r+0xf0>
    3ef2:	e7bd      	b.n	3e70 <__sfvwrite_r+0xdc>
    3ef4:	9803      	ldr	r0, [sp, #12]
    3ef6:	4621      	mov	r1, r4
    3ef8:	f000 ffa0 	bl	4e3c <__swsetup_r>
    3efc:	2800      	cmp	r0, #0
    3efe:	f040 80d4 	bne.w	40aa <__sfvwrite_r+0x316>
    3f02:	89a0      	ldrh	r0, [r4, #12]
    3f04:	fa1f fa80 	uxth.w	sl, r0
    3f08:	e758      	b.n	3dbc <__sfvwrite_r+0x28>
    3f0a:	6820      	ldr	r0, [r4, #0]
    3f0c:	46b9      	mov	r9, r7
    3f0e:	6923      	ldr	r3, [r4, #16]
    3f10:	4298      	cmp	r0, r3
    3f12:	bf94      	ite	ls
    3f14:	2300      	movls	r3, #0
    3f16:	2301      	movhi	r3, #1
    3f18:	42b7      	cmp	r7, r6
    3f1a:	bf2c      	ite	cs
    3f1c:	2300      	movcs	r3, #0
    3f1e:	f003 0301 	andcc.w	r3, r3, #1
    3f22:	2b00      	cmp	r3, #0
    3f24:	f040 809d 	bne.w	4062 <__sfvwrite_r+0x2ce>
    3f28:	6963      	ldr	r3, [r4, #20]
    3f2a:	429e      	cmp	r6, r3
    3f2c:	f0c0 808c 	bcc.w	4048 <__sfvwrite_r+0x2b4>
    3f30:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    3f32:	4652      	mov	r2, sl
    3f34:	9803      	ldr	r0, [sp, #12]
    3f36:	6a21      	ldr	r1, [r4, #32]
    3f38:	47b8      	blx	r7
    3f3a:	1e07      	subs	r7, r0, #0
    3f3c:	dd7d      	ble.n	403a <__sfvwrite_r+0x2a6>
    3f3e:	46b9      	mov	r9, r7
    3f40:	e767      	b.n	3e12 <__sfvwrite_r+0x7e>
    3f42:	f410 6f90 	tst.w	r0, #1152	; 0x480
    3f46:	bf08      	it	eq
    3f48:	6820      	ldreq	r0, [r4, #0]
    3f4a:	f43f af56 	beq.w	3dfa <__sfvwrite_r+0x66>
    3f4e:	6962      	ldr	r2, [r4, #20]
    3f50:	6921      	ldr	r1, [r4, #16]
    3f52:	6823      	ldr	r3, [r4, #0]
    3f54:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    3f58:	1a5b      	subs	r3, r3, r1
    3f5a:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    3f5e:	f103 0c01 	add.w	ip, r3, #1
    3f62:	44b4      	add	ip, r6
    3f64:	ea4f 0969 	mov.w	r9, r9, asr #1
    3f68:	45e1      	cmp	r9, ip
    3f6a:	464a      	mov	r2, r9
    3f6c:	bf3c      	itt	cc
    3f6e:	46e1      	movcc	r9, ip
    3f70:	464a      	movcc	r2, r9
    3f72:	f410 6f80 	tst.w	r0, #1024	; 0x400
    3f76:	f000 8083 	beq.w	4080 <__sfvwrite_r+0x2ec>
    3f7a:	4611      	mov	r1, r2
    3f7c:	9803      	ldr	r0, [sp, #12]
    3f7e:	9302      	str	r3, [sp, #8]
    3f80:	f000 f8f2 	bl	4168 <_malloc_r>
    3f84:	9b02      	ldr	r3, [sp, #8]
    3f86:	2800      	cmp	r0, #0
    3f88:	f000 8099 	beq.w	40be <__sfvwrite_r+0x32a>
    3f8c:	461a      	mov	r2, r3
    3f8e:	6921      	ldr	r1, [r4, #16]
    3f90:	9302      	str	r3, [sp, #8]
    3f92:	9001      	str	r0, [sp, #4]
    3f94:	f000 fbf4 	bl	4780 <memcpy>
    3f98:	89a2      	ldrh	r2, [r4, #12]
    3f9a:	9b02      	ldr	r3, [sp, #8]
    3f9c:	f8dd c004 	ldr.w	ip, [sp, #4]
    3fa0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    3fa4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    3fa8:	81a2      	strh	r2, [r4, #12]
    3faa:	ebc3 0209 	rsb	r2, r3, r9
    3fae:	eb0c 0003 	add.w	r0, ip, r3
    3fb2:	4637      	mov	r7, r6
    3fb4:	46b3      	mov	fp, r6
    3fb6:	60a2      	str	r2, [r4, #8]
    3fb8:	f8c4 c010 	str.w	ip, [r4, #16]
    3fbc:	6020      	str	r0, [r4, #0]
    3fbe:	f8c4 9014 	str.w	r9, [r4, #20]
    3fc2:	e71a      	b.n	3dfa <__sfvwrite_r+0x66>
    3fc4:	4652      	mov	r2, sl
    3fc6:	4649      	mov	r1, r9
    3fc8:	4656      	mov	r6, sl
    3fca:	f8cd c004 	str.w	ip, [sp, #4]
    3fce:	f000 fc9f 	bl	4910 <memmove>
    3fd2:	68a2      	ldr	r2, [r4, #8]
    3fd4:	6823      	ldr	r3, [r4, #0]
    3fd6:	ebbb 0b06 	subs.w	fp, fp, r6
    3fda:	ebca 0202 	rsb	r2, sl, r2
    3fde:	f8dd c004 	ldr.w	ip, [sp, #4]
    3fe2:	4453      	add	r3, sl
    3fe4:	60a2      	str	r2, [r4, #8]
    3fe6:	6023      	str	r3, [r4, #0]
    3fe8:	f47f af7a 	bne.w	3ee0 <__sfvwrite_r+0x14c>
    3fec:	9803      	ldr	r0, [sp, #12]
    3fee:	4621      	mov	r1, r4
    3ff0:	f001 f820 	bl	5034 <_fflush_r>
    3ff4:	bb08      	cbnz	r0, 403a <__sfvwrite_r+0x2a6>
    3ff6:	46dc      	mov	ip, fp
    3ff8:	e772      	b.n	3ee0 <__sfvwrite_r+0x14c>
    3ffa:	4648      	mov	r0, r9
    3ffc:	210a      	movs	r1, #10
    3ffe:	463a      	mov	r2, r7
    4000:	f000 fb84 	bl	470c <memchr>
    4004:	2800      	cmp	r0, #0
    4006:	d04b      	beq.n	40a0 <__sfvwrite_r+0x30c>
    4008:	f100 0b01 	add.w	fp, r0, #1
    400c:	f04f 0c01 	mov.w	ip, #1
    4010:	ebc9 0b0b 	rsb	fp, r9, fp
    4014:	e73c      	b.n	3e90 <__sfvwrite_r+0xfc>
    4016:	4649      	mov	r1, r9
    4018:	4632      	mov	r2, r6
    401a:	f8cd c004 	str.w	ip, [sp, #4]
    401e:	f000 fc77 	bl	4910 <memmove>
    4022:	6823      	ldr	r3, [r4, #0]
    4024:	4621      	mov	r1, r4
    4026:	9803      	ldr	r0, [sp, #12]
    4028:	199b      	adds	r3, r3, r6
    402a:	6023      	str	r3, [r4, #0]
    402c:	f001 f802 	bl	5034 <_fflush_r>
    4030:	f8dd c004 	ldr.w	ip, [sp, #4]
    4034:	2800      	cmp	r0, #0
    4036:	f43f af4f 	beq.w	3ed8 <__sfvwrite_r+0x144>
    403a:	89a3      	ldrh	r3, [r4, #12]
    403c:	f04f 30ff 	mov.w	r0, #4294967295
    4040:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4044:	81a3      	strh	r3, [r4, #12]
    4046:	e714      	b.n	3e72 <__sfvwrite_r+0xde>
    4048:	4632      	mov	r2, r6
    404a:	4651      	mov	r1, sl
    404c:	f000 fc60 	bl	4910 <memmove>
    4050:	68a2      	ldr	r2, [r4, #8]
    4052:	6823      	ldr	r3, [r4, #0]
    4054:	4637      	mov	r7, r6
    4056:	1b92      	subs	r2, r2, r6
    4058:	46b1      	mov	r9, r6
    405a:	199b      	adds	r3, r3, r6
    405c:	60a2      	str	r2, [r4, #8]
    405e:	6023      	str	r3, [r4, #0]
    4060:	e6d7      	b.n	3e12 <__sfvwrite_r+0x7e>
    4062:	4651      	mov	r1, sl
    4064:	463a      	mov	r2, r7
    4066:	f000 fc53 	bl	4910 <memmove>
    406a:	6823      	ldr	r3, [r4, #0]
    406c:	9803      	ldr	r0, [sp, #12]
    406e:	4621      	mov	r1, r4
    4070:	19db      	adds	r3, r3, r7
    4072:	6023      	str	r3, [r4, #0]
    4074:	f000 ffde 	bl	5034 <_fflush_r>
    4078:	2800      	cmp	r0, #0
    407a:	f43f aeca 	beq.w	3e12 <__sfvwrite_r+0x7e>
    407e:	e7dc      	b.n	403a <__sfvwrite_r+0x2a6>
    4080:	9803      	ldr	r0, [sp, #12]
    4082:	9302      	str	r3, [sp, #8]
    4084:	f000 fca4 	bl	49d0 <_realloc_r>
    4088:	9b02      	ldr	r3, [sp, #8]
    408a:	4684      	mov	ip, r0
    408c:	2800      	cmp	r0, #0
    408e:	d18c      	bne.n	3faa <__sfvwrite_r+0x216>
    4090:	6921      	ldr	r1, [r4, #16]
    4092:	9803      	ldr	r0, [sp, #12]
    4094:	f001 f8de 	bl	5254 <_free_r>
    4098:	9903      	ldr	r1, [sp, #12]
    409a:	230c      	movs	r3, #12
    409c:	600b      	str	r3, [r1, #0]
    409e:	e7cc      	b.n	403a <__sfvwrite_r+0x2a6>
    40a0:	f107 0b01 	add.w	fp, r7, #1
    40a4:	f04f 0c01 	mov.w	ip, #1
    40a8:	e6f2      	b.n	3e90 <__sfvwrite_r+0xfc>
    40aa:	9903      	ldr	r1, [sp, #12]
    40ac:	2209      	movs	r2, #9
    40ae:	89a3      	ldrh	r3, [r4, #12]
    40b0:	f04f 30ff 	mov.w	r0, #4294967295
    40b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    40b8:	600a      	str	r2, [r1, #0]
    40ba:	81a3      	strh	r3, [r4, #12]
    40bc:	e6d9      	b.n	3e72 <__sfvwrite_r+0xde>
    40be:	9a03      	ldr	r2, [sp, #12]
    40c0:	230c      	movs	r3, #12
    40c2:	6013      	str	r3, [r2, #0]
    40c4:	e7b9      	b.n	403a <__sfvwrite_r+0x2a6>
    40c6:	bf00      	nop

000040c8 <_fwalk_reent>:
    40c8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    40cc:	4607      	mov	r7, r0
    40ce:	468a      	mov	sl, r1
    40d0:	f7ff fd7c 	bl	3bcc <__sfp_lock_acquire>
    40d4:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    40d8:	bf08      	it	eq
    40da:	46b0      	moveq	r8, r6
    40dc:	d018      	beq.n	4110 <_fwalk_reent+0x48>
    40de:	f04f 0800 	mov.w	r8, #0
    40e2:	6875      	ldr	r5, [r6, #4]
    40e4:	68b4      	ldr	r4, [r6, #8]
    40e6:	3d01      	subs	r5, #1
    40e8:	d40f      	bmi.n	410a <_fwalk_reent+0x42>
    40ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    40ee:	b14b      	cbz	r3, 4104 <_fwalk_reent+0x3c>
    40f0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    40f4:	4621      	mov	r1, r4
    40f6:	4638      	mov	r0, r7
    40f8:	f1b3 3fff 	cmp.w	r3, #4294967295
    40fc:	d002      	beq.n	4104 <_fwalk_reent+0x3c>
    40fe:	47d0      	blx	sl
    4100:	ea48 0800 	orr.w	r8, r8, r0
    4104:	3468      	adds	r4, #104	; 0x68
    4106:	3d01      	subs	r5, #1
    4108:	d5ef      	bpl.n	40ea <_fwalk_reent+0x22>
    410a:	6836      	ldr	r6, [r6, #0]
    410c:	2e00      	cmp	r6, #0
    410e:	d1e8      	bne.n	40e2 <_fwalk_reent+0x1a>
    4110:	f7ff fd5e 	bl	3bd0 <__sfp_lock_release>
    4114:	4640      	mov	r0, r8
    4116:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    411a:	bf00      	nop

0000411c <_fwalk>:
    411c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4120:	4606      	mov	r6, r0
    4122:	4688      	mov	r8, r1
    4124:	f7ff fd52 	bl	3bcc <__sfp_lock_acquire>
    4128:	36d8      	adds	r6, #216	; 0xd8
    412a:	bf08      	it	eq
    412c:	4637      	moveq	r7, r6
    412e:	d015      	beq.n	415c <_fwalk+0x40>
    4130:	2700      	movs	r7, #0
    4132:	6875      	ldr	r5, [r6, #4]
    4134:	68b4      	ldr	r4, [r6, #8]
    4136:	3d01      	subs	r5, #1
    4138:	d40d      	bmi.n	4156 <_fwalk+0x3a>
    413a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    413e:	b13b      	cbz	r3, 4150 <_fwalk+0x34>
    4140:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    4144:	4620      	mov	r0, r4
    4146:	f1b3 3fff 	cmp.w	r3, #4294967295
    414a:	d001      	beq.n	4150 <_fwalk+0x34>
    414c:	47c0      	blx	r8
    414e:	4307      	orrs	r7, r0
    4150:	3468      	adds	r4, #104	; 0x68
    4152:	3d01      	subs	r5, #1
    4154:	d5f1      	bpl.n	413a <_fwalk+0x1e>
    4156:	6836      	ldr	r6, [r6, #0]
    4158:	2e00      	cmp	r6, #0
    415a:	d1ea      	bne.n	4132 <_fwalk+0x16>
    415c:	f7ff fd38 	bl	3bd0 <__sfp_lock_release>
    4160:	4638      	mov	r0, r7
    4162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4166:	bf00      	nop

00004168 <_malloc_r>:
    4168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    416c:	f101 040b 	add.w	r4, r1, #11
    4170:	2c16      	cmp	r4, #22
    4172:	b083      	sub	sp, #12
    4174:	4606      	mov	r6, r0
    4176:	d82f      	bhi.n	41d8 <_malloc_r+0x70>
    4178:	2300      	movs	r3, #0
    417a:	2410      	movs	r4, #16
    417c:	428c      	cmp	r4, r1
    417e:	bf2c      	ite	cs
    4180:	4619      	movcs	r1, r3
    4182:	f043 0101 	orrcc.w	r1, r3, #1
    4186:	2900      	cmp	r1, #0
    4188:	d130      	bne.n	41ec <_malloc_r+0x84>
    418a:	4630      	mov	r0, r6
    418c:	f000 fc1c 	bl	49c8 <__malloc_lock>
    4190:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    4194:	d22e      	bcs.n	41f4 <_malloc_r+0x8c>
    4196:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    419a:	f240 1518 	movw	r5, #280	; 0x118
    419e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    41a2:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    41a6:	68d3      	ldr	r3, [r2, #12]
    41a8:	4293      	cmp	r3, r2
    41aa:	f000 8206 	beq.w	45ba <_malloc_r+0x452>
    41ae:	685a      	ldr	r2, [r3, #4]
    41b0:	f103 0508 	add.w	r5, r3, #8
    41b4:	68d9      	ldr	r1, [r3, #12]
    41b6:	4630      	mov	r0, r6
    41b8:	f022 0c03 	bic.w	ip, r2, #3
    41bc:	689a      	ldr	r2, [r3, #8]
    41be:	4463      	add	r3, ip
    41c0:	685c      	ldr	r4, [r3, #4]
    41c2:	608a      	str	r2, [r1, #8]
    41c4:	f044 0401 	orr.w	r4, r4, #1
    41c8:	60d1      	str	r1, [r2, #12]
    41ca:	605c      	str	r4, [r3, #4]
    41cc:	f000 fbfe 	bl	49cc <__malloc_unlock>
    41d0:	4628      	mov	r0, r5
    41d2:	b003      	add	sp, #12
    41d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    41d8:	f024 0407 	bic.w	r4, r4, #7
    41dc:	0fe3      	lsrs	r3, r4, #31
    41de:	428c      	cmp	r4, r1
    41e0:	bf2c      	ite	cs
    41e2:	4619      	movcs	r1, r3
    41e4:	f043 0101 	orrcc.w	r1, r3, #1
    41e8:	2900      	cmp	r1, #0
    41ea:	d0ce      	beq.n	418a <_malloc_r+0x22>
    41ec:	230c      	movs	r3, #12
    41ee:	2500      	movs	r5, #0
    41f0:	6033      	str	r3, [r6, #0]
    41f2:	e7ed      	b.n	41d0 <_malloc_r+0x68>
    41f4:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    41f8:	bf04      	itt	eq
    41fa:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    41fe:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    4202:	f040 8090 	bne.w	4326 <_malloc_r+0x1be>
    4206:	f240 1518 	movw	r5, #280	; 0x118
    420a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    420e:	1828      	adds	r0, r5, r0
    4210:	68c3      	ldr	r3, [r0, #12]
    4212:	4298      	cmp	r0, r3
    4214:	d106      	bne.n	4224 <_malloc_r+0xbc>
    4216:	e00d      	b.n	4234 <_malloc_r+0xcc>
    4218:	2a00      	cmp	r2, #0
    421a:	f280 816f 	bge.w	44fc <_malloc_r+0x394>
    421e:	68db      	ldr	r3, [r3, #12]
    4220:	4298      	cmp	r0, r3
    4222:	d007      	beq.n	4234 <_malloc_r+0xcc>
    4224:	6859      	ldr	r1, [r3, #4]
    4226:	f021 0103 	bic.w	r1, r1, #3
    422a:	1b0a      	subs	r2, r1, r4
    422c:	2a0f      	cmp	r2, #15
    422e:	ddf3      	ble.n	4218 <_malloc_r+0xb0>
    4230:	f10e 3eff 	add.w	lr, lr, #4294967295
    4234:	f10e 0e01 	add.w	lr, lr, #1
    4238:	f240 1718 	movw	r7, #280	; 0x118
    423c:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4240:	f107 0108 	add.w	r1, r7, #8
    4244:	688b      	ldr	r3, [r1, #8]
    4246:	4299      	cmp	r1, r3
    4248:	bf08      	it	eq
    424a:	687a      	ldreq	r2, [r7, #4]
    424c:	d026      	beq.n	429c <_malloc_r+0x134>
    424e:	685a      	ldr	r2, [r3, #4]
    4250:	f022 0c03 	bic.w	ip, r2, #3
    4254:	ebc4 020c 	rsb	r2, r4, ip
    4258:	2a0f      	cmp	r2, #15
    425a:	f300 8194 	bgt.w	4586 <_malloc_r+0x41e>
    425e:	2a00      	cmp	r2, #0
    4260:	60c9      	str	r1, [r1, #12]
    4262:	6089      	str	r1, [r1, #8]
    4264:	f280 8099 	bge.w	439a <_malloc_r+0x232>
    4268:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    426c:	f080 8165 	bcs.w	453a <_malloc_r+0x3d2>
    4270:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    4274:	f04f 0a01 	mov.w	sl, #1
    4278:	687a      	ldr	r2, [r7, #4]
    427a:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    427e:	ea4f 0cac 	mov.w	ip, ip, asr #2
    4282:	fa0a fc0c 	lsl.w	ip, sl, ip
    4286:	60d8      	str	r0, [r3, #12]
    4288:	f8d0 8008 	ldr.w	r8, [r0, #8]
    428c:	ea4c 0202 	orr.w	r2, ip, r2
    4290:	607a      	str	r2, [r7, #4]
    4292:	f8c3 8008 	str.w	r8, [r3, #8]
    4296:	f8c8 300c 	str.w	r3, [r8, #12]
    429a:	6083      	str	r3, [r0, #8]
    429c:	f04f 0c01 	mov.w	ip, #1
    42a0:	ea4f 03ae 	mov.w	r3, lr, asr #2
    42a4:	fa0c fc03 	lsl.w	ip, ip, r3
    42a8:	4594      	cmp	ip, r2
    42aa:	f200 8082 	bhi.w	43b2 <_malloc_r+0x24a>
    42ae:	ea12 0f0c 	tst.w	r2, ip
    42b2:	d108      	bne.n	42c6 <_malloc_r+0x15e>
    42b4:	f02e 0e03 	bic.w	lr, lr, #3
    42b8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    42bc:	f10e 0e04 	add.w	lr, lr, #4
    42c0:	ea12 0f0c 	tst.w	r2, ip
    42c4:	d0f8      	beq.n	42b8 <_malloc_r+0x150>
    42c6:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    42ca:	46f2      	mov	sl, lr
    42cc:	46c8      	mov	r8, r9
    42ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
    42d2:	4598      	cmp	r8, r3
    42d4:	d107      	bne.n	42e6 <_malloc_r+0x17e>
    42d6:	e168      	b.n	45aa <_malloc_r+0x442>
    42d8:	2a00      	cmp	r2, #0
    42da:	f280 8178 	bge.w	45ce <_malloc_r+0x466>
    42de:	68db      	ldr	r3, [r3, #12]
    42e0:	4598      	cmp	r8, r3
    42e2:	f000 8162 	beq.w	45aa <_malloc_r+0x442>
    42e6:	6858      	ldr	r0, [r3, #4]
    42e8:	f020 0003 	bic.w	r0, r0, #3
    42ec:	1b02      	subs	r2, r0, r4
    42ee:	2a0f      	cmp	r2, #15
    42f0:	ddf2      	ble.n	42d8 <_malloc_r+0x170>
    42f2:	461d      	mov	r5, r3
    42f4:	191f      	adds	r7, r3, r4
    42f6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    42fa:	f044 0e01 	orr.w	lr, r4, #1
    42fe:	f855 4f08 	ldr.w	r4, [r5, #8]!
    4302:	4630      	mov	r0, r6
    4304:	50ba      	str	r2, [r7, r2]
    4306:	f042 0201 	orr.w	r2, r2, #1
    430a:	f8c3 e004 	str.w	lr, [r3, #4]
    430e:	f8cc 4008 	str.w	r4, [ip, #8]
    4312:	f8c4 c00c 	str.w	ip, [r4, #12]
    4316:	608f      	str	r7, [r1, #8]
    4318:	60cf      	str	r7, [r1, #12]
    431a:	607a      	str	r2, [r7, #4]
    431c:	60b9      	str	r1, [r7, #8]
    431e:	60f9      	str	r1, [r7, #12]
    4320:	f000 fb54 	bl	49cc <__malloc_unlock>
    4324:	e754      	b.n	41d0 <_malloc_r+0x68>
    4326:	f1be 0f04 	cmp.w	lr, #4
    432a:	bf9e      	ittt	ls
    432c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    4330:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    4334:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4338:	f67f af65 	bls.w	4206 <_malloc_r+0x9e>
    433c:	f1be 0f14 	cmp.w	lr, #20
    4340:	bf9c      	itt	ls
    4342:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    4346:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    434a:	f67f af5c 	bls.w	4206 <_malloc_r+0x9e>
    434e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    4352:	bf9e      	ittt	ls
    4354:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    4358:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    435c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4360:	f67f af51 	bls.w	4206 <_malloc_r+0x9e>
    4364:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    4368:	bf9e      	ittt	ls
    436a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    436e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    4372:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4376:	f67f af46 	bls.w	4206 <_malloc_r+0x9e>
    437a:	f240 5354 	movw	r3, #1364	; 0x554
    437e:	459e      	cmp	lr, r3
    4380:	bf95      	itete	ls
    4382:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    4386:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    438a:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    438e:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    4392:	bf98      	it	ls
    4394:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4398:	e735      	b.n	4206 <_malloc_r+0x9e>
    439a:	eb03 020c 	add.w	r2, r3, ip
    439e:	f103 0508 	add.w	r5, r3, #8
    43a2:	4630      	mov	r0, r6
    43a4:	6853      	ldr	r3, [r2, #4]
    43a6:	f043 0301 	orr.w	r3, r3, #1
    43aa:	6053      	str	r3, [r2, #4]
    43ac:	f000 fb0e 	bl	49cc <__malloc_unlock>
    43b0:	e70e      	b.n	41d0 <_malloc_r+0x68>
    43b2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    43b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
    43ba:	f023 0903 	bic.w	r9, r3, #3
    43be:	ebc4 0209 	rsb	r2, r4, r9
    43c2:	454c      	cmp	r4, r9
    43c4:	bf94      	ite	ls
    43c6:	2300      	movls	r3, #0
    43c8:	2301      	movhi	r3, #1
    43ca:	2a0f      	cmp	r2, #15
    43cc:	bfd8      	it	le
    43ce:	f043 0301 	orrle.w	r3, r3, #1
    43d2:	2b00      	cmp	r3, #0
    43d4:	f000 80a1 	beq.w	451a <_malloc_r+0x3b2>
    43d8:	f240 5b30 	movw	fp, #1328	; 0x530
    43dc:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    43e0:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    43e4:	f8db 3000 	ldr.w	r3, [fp]
    43e8:	3310      	adds	r3, #16
    43ea:	191b      	adds	r3, r3, r4
    43ec:	f1b2 3fff 	cmp.w	r2, #4294967295
    43f0:	d006      	beq.n	4400 <_malloc_r+0x298>
    43f2:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    43f6:	331f      	adds	r3, #31
    43f8:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    43fc:	f023 031f 	bic.w	r3, r3, #31
    4400:	4619      	mov	r1, r3
    4402:	4630      	mov	r0, r6
    4404:	9301      	str	r3, [sp, #4]
    4406:	f000 fcbd 	bl	4d84 <_sbrk_r>
    440a:	9b01      	ldr	r3, [sp, #4]
    440c:	f1b0 3fff 	cmp.w	r0, #4294967295
    4410:	4682      	mov	sl, r0
    4412:	f000 80f4 	beq.w	45fe <_malloc_r+0x496>
    4416:	eb08 0109 	add.w	r1, r8, r9
    441a:	4281      	cmp	r1, r0
    441c:	f200 80ec 	bhi.w	45f8 <_malloc_r+0x490>
    4420:	f8db 2004 	ldr.w	r2, [fp, #4]
    4424:	189a      	adds	r2, r3, r2
    4426:	4551      	cmp	r1, sl
    4428:	f8cb 2004 	str.w	r2, [fp, #4]
    442c:	f000 8145 	beq.w	46ba <_malloc_r+0x552>
    4430:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    4434:	f240 1018 	movw	r0, #280	; 0x118
    4438:	f2c2 0000 	movt	r0, #8192	; 0x2000
    443c:	f1b5 3fff 	cmp.w	r5, #4294967295
    4440:	bf08      	it	eq
    4442:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    4446:	d003      	beq.n	4450 <_malloc_r+0x2e8>
    4448:	4452      	add	r2, sl
    444a:	1a51      	subs	r1, r2, r1
    444c:	f8cb 1004 	str.w	r1, [fp, #4]
    4450:	f01a 0507 	ands.w	r5, sl, #7
    4454:	4630      	mov	r0, r6
    4456:	bf17      	itett	ne
    4458:	f1c5 0508 	rsbne	r5, r5, #8
    445c:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    4460:	44aa      	addne	sl, r5
    4462:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    4466:	4453      	add	r3, sl
    4468:	051b      	lsls	r3, r3, #20
    446a:	0d1b      	lsrs	r3, r3, #20
    446c:	1aed      	subs	r5, r5, r3
    446e:	4629      	mov	r1, r5
    4470:	f000 fc88 	bl	4d84 <_sbrk_r>
    4474:	f1b0 3fff 	cmp.w	r0, #4294967295
    4478:	f000 812c 	beq.w	46d4 <_malloc_r+0x56c>
    447c:	ebca 0100 	rsb	r1, sl, r0
    4480:	1949      	adds	r1, r1, r5
    4482:	f041 0101 	orr.w	r1, r1, #1
    4486:	f8db 2004 	ldr.w	r2, [fp, #4]
    448a:	f240 5330 	movw	r3, #1328	; 0x530
    448e:	f8c7 a008 	str.w	sl, [r7, #8]
    4492:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4496:	18aa      	adds	r2, r5, r2
    4498:	45b8      	cmp	r8, r7
    449a:	f8cb 2004 	str.w	r2, [fp, #4]
    449e:	f8ca 1004 	str.w	r1, [sl, #4]
    44a2:	d017      	beq.n	44d4 <_malloc_r+0x36c>
    44a4:	f1b9 0f0f 	cmp.w	r9, #15
    44a8:	f240 80df 	bls.w	466a <_malloc_r+0x502>
    44ac:	f1a9 010c 	sub.w	r1, r9, #12
    44b0:	2505      	movs	r5, #5
    44b2:	f021 0107 	bic.w	r1, r1, #7
    44b6:	eb08 0001 	add.w	r0, r8, r1
    44ba:	290f      	cmp	r1, #15
    44bc:	6085      	str	r5, [r0, #8]
    44be:	6045      	str	r5, [r0, #4]
    44c0:	f8d8 0004 	ldr.w	r0, [r8, #4]
    44c4:	f000 0001 	and.w	r0, r0, #1
    44c8:	ea41 0000 	orr.w	r0, r1, r0
    44cc:	f8c8 0004 	str.w	r0, [r8, #4]
    44d0:	f200 80ac 	bhi.w	462c <_malloc_r+0x4c4>
    44d4:	46d0      	mov	r8, sl
    44d6:	f240 5330 	movw	r3, #1328	; 0x530
    44da:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    44de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44e2:	428a      	cmp	r2, r1
    44e4:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    44e8:	bf88      	it	hi
    44ea:	62da      	strhi	r2, [r3, #44]	; 0x2c
    44ec:	f240 5330 	movw	r3, #1328	; 0x530
    44f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44f4:	428a      	cmp	r2, r1
    44f6:	bf88      	it	hi
    44f8:	631a      	strhi	r2, [r3, #48]	; 0x30
    44fa:	e082      	b.n	4602 <_malloc_r+0x49a>
    44fc:	185c      	adds	r4, r3, r1
    44fe:	689a      	ldr	r2, [r3, #8]
    4500:	68d9      	ldr	r1, [r3, #12]
    4502:	4630      	mov	r0, r6
    4504:	6866      	ldr	r6, [r4, #4]
    4506:	f103 0508 	add.w	r5, r3, #8
    450a:	608a      	str	r2, [r1, #8]
    450c:	f046 0301 	orr.w	r3, r6, #1
    4510:	60d1      	str	r1, [r2, #12]
    4512:	6063      	str	r3, [r4, #4]
    4514:	f000 fa5a 	bl	49cc <__malloc_unlock>
    4518:	e65a      	b.n	41d0 <_malloc_r+0x68>
    451a:	eb08 0304 	add.w	r3, r8, r4
    451e:	f042 0201 	orr.w	r2, r2, #1
    4522:	f044 0401 	orr.w	r4, r4, #1
    4526:	4630      	mov	r0, r6
    4528:	f8c8 4004 	str.w	r4, [r8, #4]
    452c:	f108 0508 	add.w	r5, r8, #8
    4530:	605a      	str	r2, [r3, #4]
    4532:	60bb      	str	r3, [r7, #8]
    4534:	f000 fa4a 	bl	49cc <__malloc_unlock>
    4538:	e64a      	b.n	41d0 <_malloc_r+0x68>
    453a:	ea4f 225c 	mov.w	r2, ip, lsr #9
    453e:	2a04      	cmp	r2, #4
    4540:	d954      	bls.n	45ec <_malloc_r+0x484>
    4542:	2a14      	cmp	r2, #20
    4544:	f200 8089 	bhi.w	465a <_malloc_r+0x4f2>
    4548:	325b      	adds	r2, #91	; 0x5b
    454a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    454e:	44a8      	add	r8, r5
    4550:	f240 1718 	movw	r7, #280	; 0x118
    4554:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4558:	f8d8 0008 	ldr.w	r0, [r8, #8]
    455c:	4540      	cmp	r0, r8
    455e:	d103      	bne.n	4568 <_malloc_r+0x400>
    4560:	e06f      	b.n	4642 <_malloc_r+0x4da>
    4562:	6880      	ldr	r0, [r0, #8]
    4564:	4580      	cmp	r8, r0
    4566:	d004      	beq.n	4572 <_malloc_r+0x40a>
    4568:	6842      	ldr	r2, [r0, #4]
    456a:	f022 0203 	bic.w	r2, r2, #3
    456e:	4594      	cmp	ip, r2
    4570:	d3f7      	bcc.n	4562 <_malloc_r+0x3fa>
    4572:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    4576:	f8c3 c00c 	str.w	ip, [r3, #12]
    457a:	6098      	str	r0, [r3, #8]
    457c:	687a      	ldr	r2, [r7, #4]
    457e:	60c3      	str	r3, [r0, #12]
    4580:	f8cc 3008 	str.w	r3, [ip, #8]
    4584:	e68a      	b.n	429c <_malloc_r+0x134>
    4586:	191f      	adds	r7, r3, r4
    4588:	4630      	mov	r0, r6
    458a:	f044 0401 	orr.w	r4, r4, #1
    458e:	60cf      	str	r7, [r1, #12]
    4590:	605c      	str	r4, [r3, #4]
    4592:	f103 0508 	add.w	r5, r3, #8
    4596:	50ba      	str	r2, [r7, r2]
    4598:	f042 0201 	orr.w	r2, r2, #1
    459c:	608f      	str	r7, [r1, #8]
    459e:	607a      	str	r2, [r7, #4]
    45a0:	60b9      	str	r1, [r7, #8]
    45a2:	60f9      	str	r1, [r7, #12]
    45a4:	f000 fa12 	bl	49cc <__malloc_unlock>
    45a8:	e612      	b.n	41d0 <_malloc_r+0x68>
    45aa:	f10a 0a01 	add.w	sl, sl, #1
    45ae:	f01a 0f03 	tst.w	sl, #3
    45b2:	d05f      	beq.n	4674 <_malloc_r+0x50c>
    45b4:	f103 0808 	add.w	r8, r3, #8
    45b8:	e689      	b.n	42ce <_malloc_r+0x166>
    45ba:	f103 0208 	add.w	r2, r3, #8
    45be:	68d3      	ldr	r3, [r2, #12]
    45c0:	429a      	cmp	r2, r3
    45c2:	bf08      	it	eq
    45c4:	f10e 0e02 	addeq.w	lr, lr, #2
    45c8:	f43f ae36 	beq.w	4238 <_malloc_r+0xd0>
    45cc:	e5ef      	b.n	41ae <_malloc_r+0x46>
    45ce:	461d      	mov	r5, r3
    45d0:	1819      	adds	r1, r3, r0
    45d2:	68da      	ldr	r2, [r3, #12]
    45d4:	4630      	mov	r0, r6
    45d6:	f855 3f08 	ldr.w	r3, [r5, #8]!
    45da:	684c      	ldr	r4, [r1, #4]
    45dc:	6093      	str	r3, [r2, #8]
    45de:	f044 0401 	orr.w	r4, r4, #1
    45e2:	60da      	str	r2, [r3, #12]
    45e4:	604c      	str	r4, [r1, #4]
    45e6:	f000 f9f1 	bl	49cc <__malloc_unlock>
    45ea:	e5f1      	b.n	41d0 <_malloc_r+0x68>
    45ec:	ea4f 129c 	mov.w	r2, ip, lsr #6
    45f0:	3238      	adds	r2, #56	; 0x38
    45f2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    45f6:	e7aa      	b.n	454e <_malloc_r+0x3e6>
    45f8:	45b8      	cmp	r8, r7
    45fa:	f43f af11 	beq.w	4420 <_malloc_r+0x2b8>
    45fe:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4602:	f8d8 2004 	ldr.w	r2, [r8, #4]
    4606:	f022 0203 	bic.w	r2, r2, #3
    460a:	4294      	cmp	r4, r2
    460c:	bf94      	ite	ls
    460e:	2300      	movls	r3, #0
    4610:	2301      	movhi	r3, #1
    4612:	1b12      	subs	r2, r2, r4
    4614:	2a0f      	cmp	r2, #15
    4616:	bfd8      	it	le
    4618:	f043 0301 	orrle.w	r3, r3, #1
    461c:	2b00      	cmp	r3, #0
    461e:	f43f af7c 	beq.w	451a <_malloc_r+0x3b2>
    4622:	4630      	mov	r0, r6
    4624:	2500      	movs	r5, #0
    4626:	f000 f9d1 	bl	49cc <__malloc_unlock>
    462a:	e5d1      	b.n	41d0 <_malloc_r+0x68>
    462c:	f108 0108 	add.w	r1, r8, #8
    4630:	4630      	mov	r0, r6
    4632:	9301      	str	r3, [sp, #4]
    4634:	f000 fe0e 	bl	5254 <_free_r>
    4638:	9b01      	ldr	r3, [sp, #4]
    463a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    463e:	685a      	ldr	r2, [r3, #4]
    4640:	e749      	b.n	44d6 <_malloc_r+0x36e>
    4642:	f04f 0a01 	mov.w	sl, #1
    4646:	f8d7 8004 	ldr.w	r8, [r7, #4]
    464a:	1092      	asrs	r2, r2, #2
    464c:	4684      	mov	ip, r0
    464e:	fa0a f202 	lsl.w	r2, sl, r2
    4652:	ea48 0202 	orr.w	r2, r8, r2
    4656:	607a      	str	r2, [r7, #4]
    4658:	e78d      	b.n	4576 <_malloc_r+0x40e>
    465a:	2a54      	cmp	r2, #84	; 0x54
    465c:	d824      	bhi.n	46a8 <_malloc_r+0x540>
    465e:	ea4f 321c 	mov.w	r2, ip, lsr #12
    4662:	326e      	adds	r2, #110	; 0x6e
    4664:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4668:	e771      	b.n	454e <_malloc_r+0x3e6>
    466a:	2301      	movs	r3, #1
    466c:	46d0      	mov	r8, sl
    466e:	f8ca 3004 	str.w	r3, [sl, #4]
    4672:	e7c6      	b.n	4602 <_malloc_r+0x49a>
    4674:	464a      	mov	r2, r9
    4676:	f01e 0f03 	tst.w	lr, #3
    467a:	4613      	mov	r3, r2
    467c:	f10e 3eff 	add.w	lr, lr, #4294967295
    4680:	d033      	beq.n	46ea <_malloc_r+0x582>
    4682:	f853 2908 	ldr.w	r2, [r3], #-8
    4686:	429a      	cmp	r2, r3
    4688:	d0f5      	beq.n	4676 <_malloc_r+0x50e>
    468a:	687b      	ldr	r3, [r7, #4]
    468c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4690:	459c      	cmp	ip, r3
    4692:	f63f ae8e 	bhi.w	43b2 <_malloc_r+0x24a>
    4696:	f1bc 0f00 	cmp.w	ip, #0
    469a:	f43f ae8a 	beq.w	43b2 <_malloc_r+0x24a>
    469e:	ea1c 0f03 	tst.w	ip, r3
    46a2:	d027      	beq.n	46f4 <_malloc_r+0x58c>
    46a4:	46d6      	mov	lr, sl
    46a6:	e60e      	b.n	42c6 <_malloc_r+0x15e>
    46a8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    46ac:	d815      	bhi.n	46da <_malloc_r+0x572>
    46ae:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    46b2:	3277      	adds	r2, #119	; 0x77
    46b4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    46b8:	e749      	b.n	454e <_malloc_r+0x3e6>
    46ba:	0508      	lsls	r0, r1, #20
    46bc:	0d00      	lsrs	r0, r0, #20
    46be:	2800      	cmp	r0, #0
    46c0:	f47f aeb6 	bne.w	4430 <_malloc_r+0x2c8>
    46c4:	f8d7 8008 	ldr.w	r8, [r7, #8]
    46c8:	444b      	add	r3, r9
    46ca:	f043 0301 	orr.w	r3, r3, #1
    46ce:	f8c8 3004 	str.w	r3, [r8, #4]
    46d2:	e700      	b.n	44d6 <_malloc_r+0x36e>
    46d4:	2101      	movs	r1, #1
    46d6:	2500      	movs	r5, #0
    46d8:	e6d5      	b.n	4486 <_malloc_r+0x31e>
    46da:	f240 5054 	movw	r0, #1364	; 0x554
    46de:	4282      	cmp	r2, r0
    46e0:	d90d      	bls.n	46fe <_malloc_r+0x596>
    46e2:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    46e6:	227e      	movs	r2, #126	; 0x7e
    46e8:	e731      	b.n	454e <_malloc_r+0x3e6>
    46ea:	687b      	ldr	r3, [r7, #4]
    46ec:	ea23 030c 	bic.w	r3, r3, ip
    46f0:	607b      	str	r3, [r7, #4]
    46f2:	e7cb      	b.n	468c <_malloc_r+0x524>
    46f4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    46f8:	f10a 0a04 	add.w	sl, sl, #4
    46fc:	e7cf      	b.n	469e <_malloc_r+0x536>
    46fe:	ea4f 429c 	mov.w	r2, ip, lsr #18
    4702:	327c      	adds	r2, #124	; 0x7c
    4704:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4708:	e721      	b.n	454e <_malloc_r+0x3e6>
    470a:	bf00      	nop

0000470c <memchr>:
    470c:	f010 0f03 	tst.w	r0, #3
    4710:	b2c9      	uxtb	r1, r1
    4712:	b410      	push	{r4}
    4714:	d010      	beq.n	4738 <memchr+0x2c>
    4716:	2a00      	cmp	r2, #0
    4718:	d02f      	beq.n	477a <memchr+0x6e>
    471a:	7803      	ldrb	r3, [r0, #0]
    471c:	428b      	cmp	r3, r1
    471e:	d02a      	beq.n	4776 <memchr+0x6a>
    4720:	3a01      	subs	r2, #1
    4722:	e005      	b.n	4730 <memchr+0x24>
    4724:	2a00      	cmp	r2, #0
    4726:	d028      	beq.n	477a <memchr+0x6e>
    4728:	7803      	ldrb	r3, [r0, #0]
    472a:	3a01      	subs	r2, #1
    472c:	428b      	cmp	r3, r1
    472e:	d022      	beq.n	4776 <memchr+0x6a>
    4730:	3001      	adds	r0, #1
    4732:	f010 0f03 	tst.w	r0, #3
    4736:	d1f5      	bne.n	4724 <memchr+0x18>
    4738:	2a03      	cmp	r2, #3
    473a:	d911      	bls.n	4760 <memchr+0x54>
    473c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    4740:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    4744:	6803      	ldr	r3, [r0, #0]
    4746:	ea84 0303 	eor.w	r3, r4, r3
    474a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    474e:	ea2c 0303 	bic.w	r3, ip, r3
    4752:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    4756:	d103      	bne.n	4760 <memchr+0x54>
    4758:	3a04      	subs	r2, #4
    475a:	3004      	adds	r0, #4
    475c:	2a03      	cmp	r2, #3
    475e:	d8f1      	bhi.n	4744 <memchr+0x38>
    4760:	b15a      	cbz	r2, 477a <memchr+0x6e>
    4762:	7803      	ldrb	r3, [r0, #0]
    4764:	428b      	cmp	r3, r1
    4766:	d006      	beq.n	4776 <memchr+0x6a>
    4768:	3a01      	subs	r2, #1
    476a:	b132      	cbz	r2, 477a <memchr+0x6e>
    476c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    4770:	3a01      	subs	r2, #1
    4772:	428b      	cmp	r3, r1
    4774:	d1f9      	bne.n	476a <memchr+0x5e>
    4776:	bc10      	pop	{r4}
    4778:	4770      	bx	lr
    477a:	2000      	movs	r0, #0
    477c:	e7fb      	b.n	4776 <memchr+0x6a>
    477e:	bf00      	nop

00004780 <memcpy>:
    4780:	2a03      	cmp	r2, #3
    4782:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    4786:	d80b      	bhi.n	47a0 <memcpy+0x20>
    4788:	b13a      	cbz	r2, 479a <memcpy+0x1a>
    478a:	2300      	movs	r3, #0
    478c:	f811 c003 	ldrb.w	ip, [r1, r3]
    4790:	f800 c003 	strb.w	ip, [r0, r3]
    4794:	3301      	adds	r3, #1
    4796:	4293      	cmp	r3, r2
    4798:	d1f8      	bne.n	478c <memcpy+0xc>
    479a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    479e:	4770      	bx	lr
    47a0:	1882      	adds	r2, r0, r2
    47a2:	460c      	mov	r4, r1
    47a4:	4603      	mov	r3, r0
    47a6:	e003      	b.n	47b0 <memcpy+0x30>
    47a8:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    47ac:	f803 1c01 	strb.w	r1, [r3, #-1]
    47b0:	f003 0603 	and.w	r6, r3, #3
    47b4:	4619      	mov	r1, r3
    47b6:	46a4      	mov	ip, r4
    47b8:	3301      	adds	r3, #1
    47ba:	3401      	adds	r4, #1
    47bc:	2e00      	cmp	r6, #0
    47be:	d1f3      	bne.n	47a8 <memcpy+0x28>
    47c0:	f01c 0403 	ands.w	r4, ip, #3
    47c4:	4663      	mov	r3, ip
    47c6:	bf08      	it	eq
    47c8:	ebc1 0c02 	rsbeq	ip, r1, r2
    47cc:	d068      	beq.n	48a0 <memcpy+0x120>
    47ce:	4265      	negs	r5, r4
    47d0:	f1c4 0a04 	rsb	sl, r4, #4
    47d4:	eb0c 0705 	add.w	r7, ip, r5
    47d8:	4633      	mov	r3, r6
    47da:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    47de:	f85c 6005 	ldr.w	r6, [ip, r5]
    47e2:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    47e6:	1a55      	subs	r5, r2, r1
    47e8:	e008      	b.n	47fc <memcpy+0x7c>
    47ea:	f857 4f04 	ldr.w	r4, [r7, #4]!
    47ee:	4626      	mov	r6, r4
    47f0:	fa04 f40a 	lsl.w	r4, r4, sl
    47f4:	ea49 0404 	orr.w	r4, r9, r4
    47f8:	50cc      	str	r4, [r1, r3]
    47fa:	3304      	adds	r3, #4
    47fc:	185c      	adds	r4, r3, r1
    47fe:	2d03      	cmp	r5, #3
    4800:	fa26 f908 	lsr.w	r9, r6, r8
    4804:	f1a5 0504 	sub.w	r5, r5, #4
    4808:	eb0c 0603 	add.w	r6, ip, r3
    480c:	dced      	bgt.n	47ea <memcpy+0x6a>
    480e:	2300      	movs	r3, #0
    4810:	e002      	b.n	4818 <memcpy+0x98>
    4812:	5cf1      	ldrb	r1, [r6, r3]
    4814:	54e1      	strb	r1, [r4, r3]
    4816:	3301      	adds	r3, #1
    4818:	1919      	adds	r1, r3, r4
    481a:	4291      	cmp	r1, r2
    481c:	d3f9      	bcc.n	4812 <memcpy+0x92>
    481e:	e7bc      	b.n	479a <memcpy+0x1a>
    4820:	f853 4c40 	ldr.w	r4, [r3, #-64]
    4824:	f841 4c40 	str.w	r4, [r1, #-64]
    4828:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    482c:	f841 4c3c 	str.w	r4, [r1, #-60]
    4830:	f853 4c38 	ldr.w	r4, [r3, #-56]
    4834:	f841 4c38 	str.w	r4, [r1, #-56]
    4838:	f853 4c34 	ldr.w	r4, [r3, #-52]
    483c:	f841 4c34 	str.w	r4, [r1, #-52]
    4840:	f853 4c30 	ldr.w	r4, [r3, #-48]
    4844:	f841 4c30 	str.w	r4, [r1, #-48]
    4848:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    484c:	f841 4c2c 	str.w	r4, [r1, #-44]
    4850:	f853 4c28 	ldr.w	r4, [r3, #-40]
    4854:	f841 4c28 	str.w	r4, [r1, #-40]
    4858:	f853 4c24 	ldr.w	r4, [r3, #-36]
    485c:	f841 4c24 	str.w	r4, [r1, #-36]
    4860:	f853 4c20 	ldr.w	r4, [r3, #-32]
    4864:	f841 4c20 	str.w	r4, [r1, #-32]
    4868:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    486c:	f841 4c1c 	str.w	r4, [r1, #-28]
    4870:	f853 4c18 	ldr.w	r4, [r3, #-24]
    4874:	f841 4c18 	str.w	r4, [r1, #-24]
    4878:	f853 4c14 	ldr.w	r4, [r3, #-20]
    487c:	f841 4c14 	str.w	r4, [r1, #-20]
    4880:	f853 4c10 	ldr.w	r4, [r3, #-16]
    4884:	f841 4c10 	str.w	r4, [r1, #-16]
    4888:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    488c:	f841 4c0c 	str.w	r4, [r1, #-12]
    4890:	f853 4c08 	ldr.w	r4, [r3, #-8]
    4894:	f841 4c08 	str.w	r4, [r1, #-8]
    4898:	f853 4c04 	ldr.w	r4, [r3, #-4]
    489c:	f841 4c04 	str.w	r4, [r1, #-4]
    48a0:	461c      	mov	r4, r3
    48a2:	460d      	mov	r5, r1
    48a4:	3340      	adds	r3, #64	; 0x40
    48a6:	3140      	adds	r1, #64	; 0x40
    48a8:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    48ac:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    48b0:	dcb6      	bgt.n	4820 <memcpy+0xa0>
    48b2:	4621      	mov	r1, r4
    48b4:	462b      	mov	r3, r5
    48b6:	1b54      	subs	r4, r2, r5
    48b8:	e00f      	b.n	48da <memcpy+0x15a>
    48ba:	f851 5c10 	ldr.w	r5, [r1, #-16]
    48be:	f843 5c10 	str.w	r5, [r3, #-16]
    48c2:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    48c6:	f843 5c0c 	str.w	r5, [r3, #-12]
    48ca:	f851 5c08 	ldr.w	r5, [r1, #-8]
    48ce:	f843 5c08 	str.w	r5, [r3, #-8]
    48d2:	f851 5c04 	ldr.w	r5, [r1, #-4]
    48d6:	f843 5c04 	str.w	r5, [r3, #-4]
    48da:	2c0f      	cmp	r4, #15
    48dc:	460d      	mov	r5, r1
    48de:	469c      	mov	ip, r3
    48e0:	f101 0110 	add.w	r1, r1, #16
    48e4:	f103 0310 	add.w	r3, r3, #16
    48e8:	f1a4 0410 	sub.w	r4, r4, #16
    48ec:	dce5      	bgt.n	48ba <memcpy+0x13a>
    48ee:	ebcc 0102 	rsb	r1, ip, r2
    48f2:	2300      	movs	r3, #0
    48f4:	e003      	b.n	48fe <memcpy+0x17e>
    48f6:	58ec      	ldr	r4, [r5, r3]
    48f8:	f84c 4003 	str.w	r4, [ip, r3]
    48fc:	3304      	adds	r3, #4
    48fe:	195e      	adds	r6, r3, r5
    4900:	2903      	cmp	r1, #3
    4902:	eb03 040c 	add.w	r4, r3, ip
    4906:	f1a1 0104 	sub.w	r1, r1, #4
    490a:	dcf4      	bgt.n	48f6 <memcpy+0x176>
    490c:	e77f      	b.n	480e <memcpy+0x8e>
    490e:	bf00      	nop

00004910 <memmove>:
    4910:	4288      	cmp	r0, r1
    4912:	468c      	mov	ip, r1
    4914:	b470      	push	{r4, r5, r6}
    4916:	4605      	mov	r5, r0
    4918:	4614      	mov	r4, r2
    491a:	d90e      	bls.n	493a <memmove+0x2a>
    491c:	188b      	adds	r3, r1, r2
    491e:	4298      	cmp	r0, r3
    4920:	d20b      	bcs.n	493a <memmove+0x2a>
    4922:	b142      	cbz	r2, 4936 <memmove+0x26>
    4924:	ebc2 0c03 	rsb	ip, r2, r3
    4928:	4601      	mov	r1, r0
    492a:	1e53      	subs	r3, r2, #1
    492c:	f81c 2003 	ldrb.w	r2, [ip, r3]
    4930:	54ca      	strb	r2, [r1, r3]
    4932:	3b01      	subs	r3, #1
    4934:	d2fa      	bcs.n	492c <memmove+0x1c>
    4936:	bc70      	pop	{r4, r5, r6}
    4938:	4770      	bx	lr
    493a:	2a0f      	cmp	r2, #15
    493c:	d809      	bhi.n	4952 <memmove+0x42>
    493e:	2c00      	cmp	r4, #0
    4940:	d0f9      	beq.n	4936 <memmove+0x26>
    4942:	2300      	movs	r3, #0
    4944:	f81c 2003 	ldrb.w	r2, [ip, r3]
    4948:	54ea      	strb	r2, [r5, r3]
    494a:	3301      	adds	r3, #1
    494c:	42a3      	cmp	r3, r4
    494e:	d1f9      	bne.n	4944 <memmove+0x34>
    4950:	e7f1      	b.n	4936 <memmove+0x26>
    4952:	ea41 0300 	orr.w	r3, r1, r0
    4956:	f013 0f03 	tst.w	r3, #3
    495a:	d1f0      	bne.n	493e <memmove+0x2e>
    495c:	4694      	mov	ip, r2
    495e:	460c      	mov	r4, r1
    4960:	4603      	mov	r3, r0
    4962:	6825      	ldr	r5, [r4, #0]
    4964:	f1ac 0c10 	sub.w	ip, ip, #16
    4968:	601d      	str	r5, [r3, #0]
    496a:	6865      	ldr	r5, [r4, #4]
    496c:	605d      	str	r5, [r3, #4]
    496e:	68a5      	ldr	r5, [r4, #8]
    4970:	609d      	str	r5, [r3, #8]
    4972:	68e5      	ldr	r5, [r4, #12]
    4974:	3410      	adds	r4, #16
    4976:	60dd      	str	r5, [r3, #12]
    4978:	3310      	adds	r3, #16
    497a:	f1bc 0f0f 	cmp.w	ip, #15
    497e:	d8f0      	bhi.n	4962 <memmove+0x52>
    4980:	3a10      	subs	r2, #16
    4982:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    4986:	f10c 0501 	add.w	r5, ip, #1
    498a:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    498e:	012d      	lsls	r5, r5, #4
    4990:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    4994:	eb01 0c05 	add.w	ip, r1, r5
    4998:	1945      	adds	r5, r0, r5
    499a:	2e03      	cmp	r6, #3
    499c:	4634      	mov	r4, r6
    499e:	d9ce      	bls.n	493e <memmove+0x2e>
    49a0:	2300      	movs	r3, #0
    49a2:	f85c 2003 	ldr.w	r2, [ip, r3]
    49a6:	50ea      	str	r2, [r5, r3]
    49a8:	3304      	adds	r3, #4
    49aa:	1af2      	subs	r2, r6, r3
    49ac:	2a03      	cmp	r2, #3
    49ae:	d8f8      	bhi.n	49a2 <memmove+0x92>
    49b0:	3e04      	subs	r6, #4
    49b2:	08b3      	lsrs	r3, r6, #2
    49b4:	1c5a      	adds	r2, r3, #1
    49b6:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    49ba:	0092      	lsls	r2, r2, #2
    49bc:	4494      	add	ip, r2
    49be:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    49c2:	18ad      	adds	r5, r5, r2
    49c4:	e7bb      	b.n	493e <memmove+0x2e>
    49c6:	bf00      	nop

000049c8 <__malloc_lock>:
    49c8:	4770      	bx	lr
    49ca:	bf00      	nop

000049cc <__malloc_unlock>:
    49cc:	4770      	bx	lr
    49ce:	bf00      	nop

000049d0 <_realloc_r>:
    49d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    49d4:	4691      	mov	r9, r2
    49d6:	b083      	sub	sp, #12
    49d8:	4607      	mov	r7, r0
    49da:	460e      	mov	r6, r1
    49dc:	2900      	cmp	r1, #0
    49de:	f000 813a 	beq.w	4c56 <_realloc_r+0x286>
    49e2:	f1a1 0808 	sub.w	r8, r1, #8
    49e6:	f109 040b 	add.w	r4, r9, #11
    49ea:	f7ff ffed 	bl	49c8 <__malloc_lock>
    49ee:	2c16      	cmp	r4, #22
    49f0:	f8d8 1004 	ldr.w	r1, [r8, #4]
    49f4:	460b      	mov	r3, r1
    49f6:	f200 80a0 	bhi.w	4b3a <_realloc_r+0x16a>
    49fa:	2210      	movs	r2, #16
    49fc:	2500      	movs	r5, #0
    49fe:	4614      	mov	r4, r2
    4a00:	454c      	cmp	r4, r9
    4a02:	bf38      	it	cc
    4a04:	f045 0501 	orrcc.w	r5, r5, #1
    4a08:	2d00      	cmp	r5, #0
    4a0a:	f040 812a 	bne.w	4c62 <_realloc_r+0x292>
    4a0e:	f021 0a03 	bic.w	sl, r1, #3
    4a12:	4592      	cmp	sl, r2
    4a14:	bfa2      	ittt	ge
    4a16:	4640      	movge	r0, r8
    4a18:	4655      	movge	r5, sl
    4a1a:	f108 0808 	addge.w	r8, r8, #8
    4a1e:	da75      	bge.n	4b0c <_realloc_r+0x13c>
    4a20:	f240 1318 	movw	r3, #280	; 0x118
    4a24:	eb08 000a 	add.w	r0, r8, sl
    4a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a2c:	f8d3 e008 	ldr.w	lr, [r3, #8]
    4a30:	4586      	cmp	lr, r0
    4a32:	f000 811a 	beq.w	4c6a <_realloc_r+0x29a>
    4a36:	f8d0 c004 	ldr.w	ip, [r0, #4]
    4a3a:	f02c 0b01 	bic.w	fp, ip, #1
    4a3e:	4483      	add	fp, r0
    4a40:	f8db b004 	ldr.w	fp, [fp, #4]
    4a44:	f01b 0f01 	tst.w	fp, #1
    4a48:	d07c      	beq.n	4b44 <_realloc_r+0x174>
    4a4a:	46ac      	mov	ip, r5
    4a4c:	4628      	mov	r0, r5
    4a4e:	f011 0f01 	tst.w	r1, #1
    4a52:	f040 809b 	bne.w	4b8c <_realloc_r+0x1bc>
    4a56:	f856 1c08 	ldr.w	r1, [r6, #-8]
    4a5a:	ebc1 0b08 	rsb	fp, r1, r8
    4a5e:	f8db 5004 	ldr.w	r5, [fp, #4]
    4a62:	f025 0503 	bic.w	r5, r5, #3
    4a66:	2800      	cmp	r0, #0
    4a68:	f000 80dd 	beq.w	4c26 <_realloc_r+0x256>
    4a6c:	4570      	cmp	r0, lr
    4a6e:	f000 811f 	beq.w	4cb0 <_realloc_r+0x2e0>
    4a72:	eb05 030a 	add.w	r3, r5, sl
    4a76:	eb0c 0503 	add.w	r5, ip, r3
    4a7a:	4295      	cmp	r5, r2
    4a7c:	bfb8      	it	lt
    4a7e:	461d      	movlt	r5, r3
    4a80:	f2c0 80d2 	blt.w	4c28 <_realloc_r+0x258>
    4a84:	6881      	ldr	r1, [r0, #8]
    4a86:	465b      	mov	r3, fp
    4a88:	68c0      	ldr	r0, [r0, #12]
    4a8a:	f1aa 0204 	sub.w	r2, sl, #4
    4a8e:	2a24      	cmp	r2, #36	; 0x24
    4a90:	6081      	str	r1, [r0, #8]
    4a92:	60c8      	str	r0, [r1, #12]
    4a94:	f853 1f08 	ldr.w	r1, [r3, #8]!
    4a98:	f8db 000c 	ldr.w	r0, [fp, #12]
    4a9c:	6081      	str	r1, [r0, #8]
    4a9e:	60c8      	str	r0, [r1, #12]
    4aa0:	f200 80d0 	bhi.w	4c44 <_realloc_r+0x274>
    4aa4:	2a13      	cmp	r2, #19
    4aa6:	469c      	mov	ip, r3
    4aa8:	d921      	bls.n	4aee <_realloc_r+0x11e>
    4aaa:	4631      	mov	r1, r6
    4aac:	f10b 0c10 	add.w	ip, fp, #16
    4ab0:	f851 0b04 	ldr.w	r0, [r1], #4
    4ab4:	f8cb 0008 	str.w	r0, [fp, #8]
    4ab8:	6870      	ldr	r0, [r6, #4]
    4aba:	1d0e      	adds	r6, r1, #4
    4abc:	2a1b      	cmp	r2, #27
    4abe:	f8cb 000c 	str.w	r0, [fp, #12]
    4ac2:	d914      	bls.n	4aee <_realloc_r+0x11e>
    4ac4:	6848      	ldr	r0, [r1, #4]
    4ac6:	1d31      	adds	r1, r6, #4
    4ac8:	f10b 0c18 	add.w	ip, fp, #24
    4acc:	f8cb 0010 	str.w	r0, [fp, #16]
    4ad0:	6870      	ldr	r0, [r6, #4]
    4ad2:	1d0e      	adds	r6, r1, #4
    4ad4:	2a24      	cmp	r2, #36	; 0x24
    4ad6:	f8cb 0014 	str.w	r0, [fp, #20]
    4ada:	d108      	bne.n	4aee <_realloc_r+0x11e>
    4adc:	684a      	ldr	r2, [r1, #4]
    4ade:	f10b 0c20 	add.w	ip, fp, #32
    4ae2:	f8cb 2018 	str.w	r2, [fp, #24]
    4ae6:	6872      	ldr	r2, [r6, #4]
    4ae8:	3608      	adds	r6, #8
    4aea:	f8cb 201c 	str.w	r2, [fp, #28]
    4aee:	4631      	mov	r1, r6
    4af0:	4698      	mov	r8, r3
    4af2:	4662      	mov	r2, ip
    4af4:	4658      	mov	r0, fp
    4af6:	f851 3b04 	ldr.w	r3, [r1], #4
    4afa:	f842 3b04 	str.w	r3, [r2], #4
    4afe:	6873      	ldr	r3, [r6, #4]
    4b00:	f8cc 3004 	str.w	r3, [ip, #4]
    4b04:	684b      	ldr	r3, [r1, #4]
    4b06:	6053      	str	r3, [r2, #4]
    4b08:	f8db 3004 	ldr.w	r3, [fp, #4]
    4b0c:	ebc4 0c05 	rsb	ip, r4, r5
    4b10:	f1bc 0f0f 	cmp.w	ip, #15
    4b14:	d826      	bhi.n	4b64 <_realloc_r+0x194>
    4b16:	1942      	adds	r2, r0, r5
    4b18:	f003 0301 	and.w	r3, r3, #1
    4b1c:	ea43 0505 	orr.w	r5, r3, r5
    4b20:	6045      	str	r5, [r0, #4]
    4b22:	6853      	ldr	r3, [r2, #4]
    4b24:	f043 0301 	orr.w	r3, r3, #1
    4b28:	6053      	str	r3, [r2, #4]
    4b2a:	4638      	mov	r0, r7
    4b2c:	4645      	mov	r5, r8
    4b2e:	f7ff ff4d 	bl	49cc <__malloc_unlock>
    4b32:	4628      	mov	r0, r5
    4b34:	b003      	add	sp, #12
    4b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4b3a:	f024 0407 	bic.w	r4, r4, #7
    4b3e:	4622      	mov	r2, r4
    4b40:	0fe5      	lsrs	r5, r4, #31
    4b42:	e75d      	b.n	4a00 <_realloc_r+0x30>
    4b44:	f02c 0c03 	bic.w	ip, ip, #3
    4b48:	eb0c 050a 	add.w	r5, ip, sl
    4b4c:	4295      	cmp	r5, r2
    4b4e:	f6ff af7e 	blt.w	4a4e <_realloc_r+0x7e>
    4b52:	6882      	ldr	r2, [r0, #8]
    4b54:	460b      	mov	r3, r1
    4b56:	68c1      	ldr	r1, [r0, #12]
    4b58:	4640      	mov	r0, r8
    4b5a:	f108 0808 	add.w	r8, r8, #8
    4b5e:	608a      	str	r2, [r1, #8]
    4b60:	60d1      	str	r1, [r2, #12]
    4b62:	e7d3      	b.n	4b0c <_realloc_r+0x13c>
    4b64:	1901      	adds	r1, r0, r4
    4b66:	f003 0301 	and.w	r3, r3, #1
    4b6a:	eb01 020c 	add.w	r2, r1, ip
    4b6e:	ea43 0404 	orr.w	r4, r3, r4
    4b72:	f04c 0301 	orr.w	r3, ip, #1
    4b76:	6044      	str	r4, [r0, #4]
    4b78:	604b      	str	r3, [r1, #4]
    4b7a:	4638      	mov	r0, r7
    4b7c:	6853      	ldr	r3, [r2, #4]
    4b7e:	3108      	adds	r1, #8
    4b80:	f043 0301 	orr.w	r3, r3, #1
    4b84:	6053      	str	r3, [r2, #4]
    4b86:	f000 fb65 	bl	5254 <_free_r>
    4b8a:	e7ce      	b.n	4b2a <_realloc_r+0x15a>
    4b8c:	4649      	mov	r1, r9
    4b8e:	4638      	mov	r0, r7
    4b90:	f7ff faea 	bl	4168 <_malloc_r>
    4b94:	4605      	mov	r5, r0
    4b96:	2800      	cmp	r0, #0
    4b98:	d041      	beq.n	4c1e <_realloc_r+0x24e>
    4b9a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    4b9e:	f1a0 0208 	sub.w	r2, r0, #8
    4ba2:	f023 0101 	bic.w	r1, r3, #1
    4ba6:	4441      	add	r1, r8
    4ba8:	428a      	cmp	r2, r1
    4baa:	f000 80d7 	beq.w	4d5c <_realloc_r+0x38c>
    4bae:	f1aa 0204 	sub.w	r2, sl, #4
    4bb2:	4631      	mov	r1, r6
    4bb4:	2a24      	cmp	r2, #36	; 0x24
    4bb6:	d878      	bhi.n	4caa <_realloc_r+0x2da>
    4bb8:	2a13      	cmp	r2, #19
    4bba:	4603      	mov	r3, r0
    4bbc:	d921      	bls.n	4c02 <_realloc_r+0x232>
    4bbe:	4634      	mov	r4, r6
    4bc0:	f854 3b04 	ldr.w	r3, [r4], #4
    4bc4:	1d21      	adds	r1, r4, #4
    4bc6:	f840 3b04 	str.w	r3, [r0], #4
    4bca:	1d03      	adds	r3, r0, #4
    4bcc:	f8d6 c004 	ldr.w	ip, [r6, #4]
    4bd0:	2a1b      	cmp	r2, #27
    4bd2:	f8c5 c004 	str.w	ip, [r5, #4]
    4bd6:	d914      	bls.n	4c02 <_realloc_r+0x232>
    4bd8:	f8d4 e004 	ldr.w	lr, [r4, #4]
    4bdc:	1d1c      	adds	r4, r3, #4
    4bde:	f101 0c04 	add.w	ip, r1, #4
    4be2:	f8c0 e004 	str.w	lr, [r0, #4]
    4be6:	6848      	ldr	r0, [r1, #4]
    4be8:	f10c 0104 	add.w	r1, ip, #4
    4bec:	6058      	str	r0, [r3, #4]
    4bee:	1d23      	adds	r3, r4, #4
    4bf0:	2a24      	cmp	r2, #36	; 0x24
    4bf2:	d106      	bne.n	4c02 <_realloc_r+0x232>
    4bf4:	f8dc 2004 	ldr.w	r2, [ip, #4]
    4bf8:	6062      	str	r2, [r4, #4]
    4bfa:	684a      	ldr	r2, [r1, #4]
    4bfc:	3108      	adds	r1, #8
    4bfe:	605a      	str	r2, [r3, #4]
    4c00:	3308      	adds	r3, #8
    4c02:	4608      	mov	r0, r1
    4c04:	461a      	mov	r2, r3
    4c06:	f850 4b04 	ldr.w	r4, [r0], #4
    4c0a:	f842 4b04 	str.w	r4, [r2], #4
    4c0e:	6849      	ldr	r1, [r1, #4]
    4c10:	6059      	str	r1, [r3, #4]
    4c12:	6843      	ldr	r3, [r0, #4]
    4c14:	6053      	str	r3, [r2, #4]
    4c16:	4631      	mov	r1, r6
    4c18:	4638      	mov	r0, r7
    4c1a:	f000 fb1b 	bl	5254 <_free_r>
    4c1e:	4638      	mov	r0, r7
    4c20:	f7ff fed4 	bl	49cc <__malloc_unlock>
    4c24:	e785      	b.n	4b32 <_realloc_r+0x162>
    4c26:	4455      	add	r5, sl
    4c28:	4295      	cmp	r5, r2
    4c2a:	dbaf      	blt.n	4b8c <_realloc_r+0x1bc>
    4c2c:	465b      	mov	r3, fp
    4c2e:	f8db 000c 	ldr.w	r0, [fp, #12]
    4c32:	f1aa 0204 	sub.w	r2, sl, #4
    4c36:	f853 1f08 	ldr.w	r1, [r3, #8]!
    4c3a:	2a24      	cmp	r2, #36	; 0x24
    4c3c:	6081      	str	r1, [r0, #8]
    4c3e:	60c8      	str	r0, [r1, #12]
    4c40:	f67f af30 	bls.w	4aa4 <_realloc_r+0xd4>
    4c44:	4618      	mov	r0, r3
    4c46:	4631      	mov	r1, r6
    4c48:	4698      	mov	r8, r3
    4c4a:	f7ff fe61 	bl	4910 <memmove>
    4c4e:	4658      	mov	r0, fp
    4c50:	f8db 3004 	ldr.w	r3, [fp, #4]
    4c54:	e75a      	b.n	4b0c <_realloc_r+0x13c>
    4c56:	4611      	mov	r1, r2
    4c58:	b003      	add	sp, #12
    4c5a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4c5e:	f7ff ba83 	b.w	4168 <_malloc_r>
    4c62:	230c      	movs	r3, #12
    4c64:	2500      	movs	r5, #0
    4c66:	603b      	str	r3, [r7, #0]
    4c68:	e763      	b.n	4b32 <_realloc_r+0x162>
    4c6a:	f8de 5004 	ldr.w	r5, [lr, #4]
    4c6e:	f104 0b10 	add.w	fp, r4, #16
    4c72:	f025 0c03 	bic.w	ip, r5, #3
    4c76:	eb0c 000a 	add.w	r0, ip, sl
    4c7a:	4558      	cmp	r0, fp
    4c7c:	bfb8      	it	lt
    4c7e:	4670      	movlt	r0, lr
    4c80:	f6ff aee5 	blt.w	4a4e <_realloc_r+0x7e>
    4c84:	eb08 0204 	add.w	r2, r8, r4
    4c88:	1b01      	subs	r1, r0, r4
    4c8a:	f041 0101 	orr.w	r1, r1, #1
    4c8e:	609a      	str	r2, [r3, #8]
    4c90:	6051      	str	r1, [r2, #4]
    4c92:	4638      	mov	r0, r7
    4c94:	f8d8 1004 	ldr.w	r1, [r8, #4]
    4c98:	4635      	mov	r5, r6
    4c9a:	f001 0301 	and.w	r3, r1, #1
    4c9e:	431c      	orrs	r4, r3
    4ca0:	f8c8 4004 	str.w	r4, [r8, #4]
    4ca4:	f7ff fe92 	bl	49cc <__malloc_unlock>
    4ca8:	e743      	b.n	4b32 <_realloc_r+0x162>
    4caa:	f7ff fe31 	bl	4910 <memmove>
    4cae:	e7b2      	b.n	4c16 <_realloc_r+0x246>
    4cb0:	4455      	add	r5, sl
    4cb2:	f104 0110 	add.w	r1, r4, #16
    4cb6:	44ac      	add	ip, r5
    4cb8:	458c      	cmp	ip, r1
    4cba:	dbb5      	blt.n	4c28 <_realloc_r+0x258>
    4cbc:	465d      	mov	r5, fp
    4cbe:	f8db 000c 	ldr.w	r0, [fp, #12]
    4cc2:	f1aa 0204 	sub.w	r2, sl, #4
    4cc6:	f855 1f08 	ldr.w	r1, [r5, #8]!
    4cca:	2a24      	cmp	r2, #36	; 0x24
    4ccc:	6081      	str	r1, [r0, #8]
    4cce:	60c8      	str	r0, [r1, #12]
    4cd0:	d84c      	bhi.n	4d6c <_realloc_r+0x39c>
    4cd2:	2a13      	cmp	r2, #19
    4cd4:	4628      	mov	r0, r5
    4cd6:	d924      	bls.n	4d22 <_realloc_r+0x352>
    4cd8:	4631      	mov	r1, r6
    4cda:	f10b 0010 	add.w	r0, fp, #16
    4cde:	f851 eb04 	ldr.w	lr, [r1], #4
    4ce2:	f8cb e008 	str.w	lr, [fp, #8]
    4ce6:	f8d6 e004 	ldr.w	lr, [r6, #4]
    4cea:	1d0e      	adds	r6, r1, #4
    4cec:	2a1b      	cmp	r2, #27
    4cee:	f8cb e00c 	str.w	lr, [fp, #12]
    4cf2:	d916      	bls.n	4d22 <_realloc_r+0x352>
    4cf4:	f8d1 e004 	ldr.w	lr, [r1, #4]
    4cf8:	1d31      	adds	r1, r6, #4
    4cfa:	f10b 0018 	add.w	r0, fp, #24
    4cfe:	f8cb e010 	str.w	lr, [fp, #16]
    4d02:	f8d6 e004 	ldr.w	lr, [r6, #4]
    4d06:	1d0e      	adds	r6, r1, #4
    4d08:	2a24      	cmp	r2, #36	; 0x24
    4d0a:	f8cb e014 	str.w	lr, [fp, #20]
    4d0e:	d108      	bne.n	4d22 <_realloc_r+0x352>
    4d10:	684a      	ldr	r2, [r1, #4]
    4d12:	f10b 0020 	add.w	r0, fp, #32
    4d16:	f8cb 2018 	str.w	r2, [fp, #24]
    4d1a:	6872      	ldr	r2, [r6, #4]
    4d1c:	3608      	adds	r6, #8
    4d1e:	f8cb 201c 	str.w	r2, [fp, #28]
    4d22:	4631      	mov	r1, r6
    4d24:	4602      	mov	r2, r0
    4d26:	f851 eb04 	ldr.w	lr, [r1], #4
    4d2a:	f842 eb04 	str.w	lr, [r2], #4
    4d2e:	6876      	ldr	r6, [r6, #4]
    4d30:	6046      	str	r6, [r0, #4]
    4d32:	6849      	ldr	r1, [r1, #4]
    4d34:	6051      	str	r1, [r2, #4]
    4d36:	eb0b 0204 	add.w	r2, fp, r4
    4d3a:	ebc4 010c 	rsb	r1, r4, ip
    4d3e:	f041 0101 	orr.w	r1, r1, #1
    4d42:	609a      	str	r2, [r3, #8]
    4d44:	6051      	str	r1, [r2, #4]
    4d46:	4638      	mov	r0, r7
    4d48:	f8db 1004 	ldr.w	r1, [fp, #4]
    4d4c:	f001 0301 	and.w	r3, r1, #1
    4d50:	431c      	orrs	r4, r3
    4d52:	f8cb 4004 	str.w	r4, [fp, #4]
    4d56:	f7ff fe39 	bl	49cc <__malloc_unlock>
    4d5a:	e6ea      	b.n	4b32 <_realloc_r+0x162>
    4d5c:	6855      	ldr	r5, [r2, #4]
    4d5e:	4640      	mov	r0, r8
    4d60:	f108 0808 	add.w	r8, r8, #8
    4d64:	f025 0503 	bic.w	r5, r5, #3
    4d68:	4455      	add	r5, sl
    4d6a:	e6cf      	b.n	4b0c <_realloc_r+0x13c>
    4d6c:	4631      	mov	r1, r6
    4d6e:	4628      	mov	r0, r5
    4d70:	9300      	str	r3, [sp, #0]
    4d72:	f8cd c004 	str.w	ip, [sp, #4]
    4d76:	f7ff fdcb 	bl	4910 <memmove>
    4d7a:	f8dd c004 	ldr.w	ip, [sp, #4]
    4d7e:	9b00      	ldr	r3, [sp, #0]
    4d80:	e7d9      	b.n	4d36 <_realloc_r+0x366>
    4d82:	bf00      	nop

00004d84 <_sbrk_r>:
    4d84:	b538      	push	{r3, r4, r5, lr}
    4d86:	f240 7430 	movw	r4, #1840	; 0x730
    4d8a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    4d8e:	4605      	mov	r5, r0
    4d90:	4608      	mov	r0, r1
    4d92:	2300      	movs	r3, #0
    4d94:	6023      	str	r3, [r4, #0]
    4d96:	f7fc fcb1 	bl	16fc <_sbrk>
    4d9a:	f1b0 3fff 	cmp.w	r0, #4294967295
    4d9e:	d000      	beq.n	4da2 <_sbrk_r+0x1e>
    4da0:	bd38      	pop	{r3, r4, r5, pc}
    4da2:	6823      	ldr	r3, [r4, #0]
    4da4:	2b00      	cmp	r3, #0
    4da6:	d0fb      	beq.n	4da0 <_sbrk_r+0x1c>
    4da8:	602b      	str	r3, [r5, #0]
    4daa:	bd38      	pop	{r3, r4, r5, pc}

00004dac <__sclose>:
    4dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4db0:	f000 b8c6 	b.w	4f40 <_close_r>

00004db4 <__sseek>:
    4db4:	b510      	push	{r4, lr}
    4db6:	460c      	mov	r4, r1
    4db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4dbc:	f000 fb2a 	bl	5414 <_lseek_r>
    4dc0:	89a3      	ldrh	r3, [r4, #12]
    4dc2:	f1b0 3fff 	cmp.w	r0, #4294967295
    4dc6:	bf15      	itete	ne
    4dc8:	6560      	strne	r0, [r4, #84]	; 0x54
    4dca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    4dce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    4dd2:	81a3      	strheq	r3, [r4, #12]
    4dd4:	bf18      	it	ne
    4dd6:	81a3      	strhne	r3, [r4, #12]
    4dd8:	bd10      	pop	{r4, pc}
    4dda:	bf00      	nop

00004ddc <__swrite>:
    4ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4de0:	461d      	mov	r5, r3
    4de2:	898b      	ldrh	r3, [r1, #12]
    4de4:	460c      	mov	r4, r1
    4de6:	4616      	mov	r6, r2
    4de8:	4607      	mov	r7, r0
    4dea:	f413 7f80 	tst.w	r3, #256	; 0x100
    4dee:	d006      	beq.n	4dfe <__swrite+0x22>
    4df0:	2302      	movs	r3, #2
    4df2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4df6:	2200      	movs	r2, #0
    4df8:	f000 fb0c 	bl	5414 <_lseek_r>
    4dfc:	89a3      	ldrh	r3, [r4, #12]
    4dfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    4e02:	4638      	mov	r0, r7
    4e04:	81a3      	strh	r3, [r4, #12]
    4e06:	4632      	mov	r2, r6
    4e08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    4e0c:	462b      	mov	r3, r5
    4e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    4e12:	f7fc bc63 	b.w	16dc <_write_r>
    4e16:	bf00      	nop

00004e18 <__sread>:
    4e18:	b510      	push	{r4, lr}
    4e1a:	460c      	mov	r4, r1
    4e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4e20:	f000 fb7c 	bl	551c <_read_r>
    4e24:	2800      	cmp	r0, #0
    4e26:	db03      	blt.n	4e30 <__sread+0x18>
    4e28:	6d63      	ldr	r3, [r4, #84]	; 0x54
    4e2a:	181b      	adds	r3, r3, r0
    4e2c:	6563      	str	r3, [r4, #84]	; 0x54
    4e2e:	bd10      	pop	{r4, pc}
    4e30:	89a3      	ldrh	r3, [r4, #12]
    4e32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    4e36:	81a3      	strh	r3, [r4, #12]
    4e38:	bd10      	pop	{r4, pc}
    4e3a:	bf00      	nop

00004e3c <__swsetup_r>:
    4e3c:	b570      	push	{r4, r5, r6, lr}
    4e3e:	f240 0524 	movw	r5, #36	; 0x24
    4e42:	f2c2 0500 	movt	r5, #8192	; 0x2000
    4e46:	4606      	mov	r6, r0
    4e48:	460c      	mov	r4, r1
    4e4a:	6828      	ldr	r0, [r5, #0]
    4e4c:	b110      	cbz	r0, 4e54 <__swsetup_r+0x18>
    4e4e:	6983      	ldr	r3, [r0, #24]
    4e50:	2b00      	cmp	r3, #0
    4e52:	d036      	beq.n	4ec2 <__swsetup_r+0x86>
    4e54:	f245 63f8 	movw	r3, #22264	; 0x56f8
    4e58:	f2c0 0300 	movt	r3, #0
    4e5c:	429c      	cmp	r4, r3
    4e5e:	d038      	beq.n	4ed2 <__swsetup_r+0x96>
    4e60:	f245 7318 	movw	r3, #22296	; 0x5718
    4e64:	f2c0 0300 	movt	r3, #0
    4e68:	429c      	cmp	r4, r3
    4e6a:	d041      	beq.n	4ef0 <__swsetup_r+0xb4>
    4e6c:	f245 7338 	movw	r3, #22328	; 0x5738
    4e70:	f2c0 0300 	movt	r3, #0
    4e74:	429c      	cmp	r4, r3
    4e76:	bf04      	itt	eq
    4e78:	682b      	ldreq	r3, [r5, #0]
    4e7a:	68dc      	ldreq	r4, [r3, #12]
    4e7c:	89a2      	ldrh	r2, [r4, #12]
    4e7e:	4611      	mov	r1, r2
    4e80:	b293      	uxth	r3, r2
    4e82:	f013 0f08 	tst.w	r3, #8
    4e86:	4618      	mov	r0, r3
    4e88:	bf18      	it	ne
    4e8a:	6922      	ldrne	r2, [r4, #16]
    4e8c:	d033      	beq.n	4ef6 <__swsetup_r+0xba>
    4e8e:	b31a      	cbz	r2, 4ed8 <__swsetup_r+0x9c>
    4e90:	f013 0101 	ands.w	r1, r3, #1
    4e94:	d007      	beq.n	4ea6 <__swsetup_r+0x6a>
    4e96:	6963      	ldr	r3, [r4, #20]
    4e98:	2100      	movs	r1, #0
    4e9a:	60a1      	str	r1, [r4, #8]
    4e9c:	425b      	negs	r3, r3
    4e9e:	61a3      	str	r3, [r4, #24]
    4ea0:	b142      	cbz	r2, 4eb4 <__swsetup_r+0x78>
    4ea2:	2000      	movs	r0, #0
    4ea4:	bd70      	pop	{r4, r5, r6, pc}
    4ea6:	f013 0f02 	tst.w	r3, #2
    4eaa:	bf08      	it	eq
    4eac:	6961      	ldreq	r1, [r4, #20]
    4eae:	60a1      	str	r1, [r4, #8]
    4eb0:	2a00      	cmp	r2, #0
    4eb2:	d1f6      	bne.n	4ea2 <__swsetup_r+0x66>
    4eb4:	89a3      	ldrh	r3, [r4, #12]
    4eb6:	f013 0f80 	tst.w	r3, #128	; 0x80
    4eba:	d0f2      	beq.n	4ea2 <__swsetup_r+0x66>
    4ebc:	f04f 30ff 	mov.w	r0, #4294967295
    4ec0:	bd70      	pop	{r4, r5, r6, pc}
    4ec2:	f7fe ff37 	bl	3d34 <__sinit>
    4ec6:	f245 63f8 	movw	r3, #22264	; 0x56f8
    4eca:	f2c0 0300 	movt	r3, #0
    4ece:	429c      	cmp	r4, r3
    4ed0:	d1c6      	bne.n	4e60 <__swsetup_r+0x24>
    4ed2:	682b      	ldr	r3, [r5, #0]
    4ed4:	685c      	ldr	r4, [r3, #4]
    4ed6:	e7d1      	b.n	4e7c <__swsetup_r+0x40>
    4ed8:	f403 7120 	and.w	r1, r3, #640	; 0x280
    4edc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    4ee0:	d0d6      	beq.n	4e90 <__swsetup_r+0x54>
    4ee2:	4630      	mov	r0, r6
    4ee4:	4621      	mov	r1, r4
    4ee6:	f000 faab 	bl	5440 <__smakebuf_r>
    4eea:	89a3      	ldrh	r3, [r4, #12]
    4eec:	6922      	ldr	r2, [r4, #16]
    4eee:	e7cf      	b.n	4e90 <__swsetup_r+0x54>
    4ef0:	682b      	ldr	r3, [r5, #0]
    4ef2:	689c      	ldr	r4, [r3, #8]
    4ef4:	e7c2      	b.n	4e7c <__swsetup_r+0x40>
    4ef6:	f013 0f10 	tst.w	r3, #16
    4efa:	d0df      	beq.n	4ebc <__swsetup_r+0x80>
    4efc:	f013 0f04 	tst.w	r3, #4
    4f00:	bf08      	it	eq
    4f02:	6922      	ldreq	r2, [r4, #16]
    4f04:	d017      	beq.n	4f36 <__swsetup_r+0xfa>
    4f06:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4f08:	b151      	cbz	r1, 4f20 <__swsetup_r+0xe4>
    4f0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    4f0e:	4299      	cmp	r1, r3
    4f10:	d003      	beq.n	4f1a <__swsetup_r+0xde>
    4f12:	4630      	mov	r0, r6
    4f14:	f000 f99e 	bl	5254 <_free_r>
    4f18:	89a2      	ldrh	r2, [r4, #12]
    4f1a:	b290      	uxth	r0, r2
    4f1c:	2300      	movs	r3, #0
    4f1e:	6363      	str	r3, [r4, #52]	; 0x34
    4f20:	6922      	ldr	r2, [r4, #16]
    4f22:	f64f 71db 	movw	r1, #65499	; 0xffdb
    4f26:	f2c0 0100 	movt	r1, #0
    4f2a:	2300      	movs	r3, #0
    4f2c:	ea00 0101 	and.w	r1, r0, r1
    4f30:	6063      	str	r3, [r4, #4]
    4f32:	81a1      	strh	r1, [r4, #12]
    4f34:	6022      	str	r2, [r4, #0]
    4f36:	f041 0308 	orr.w	r3, r1, #8
    4f3a:	81a3      	strh	r3, [r4, #12]
    4f3c:	b29b      	uxth	r3, r3
    4f3e:	e7a6      	b.n	4e8e <__swsetup_r+0x52>

00004f40 <_close_r>:
    4f40:	b538      	push	{r3, r4, r5, lr}
    4f42:	f240 7430 	movw	r4, #1840	; 0x730
    4f46:	f2c2 0400 	movt	r4, #8192	; 0x2000
    4f4a:	4605      	mov	r5, r0
    4f4c:	4608      	mov	r0, r1
    4f4e:	2300      	movs	r3, #0
    4f50:	6023      	str	r3, [r4, #0]
    4f52:	f7fc fb77 	bl	1644 <_close>
    4f56:	f1b0 3fff 	cmp.w	r0, #4294967295
    4f5a:	d000      	beq.n	4f5e <_close_r+0x1e>
    4f5c:	bd38      	pop	{r3, r4, r5, pc}
    4f5e:	6823      	ldr	r3, [r4, #0]
    4f60:	2b00      	cmp	r3, #0
    4f62:	d0fb      	beq.n	4f5c <_close_r+0x1c>
    4f64:	602b      	str	r3, [r5, #0]
    4f66:	bd38      	pop	{r3, r4, r5, pc}

00004f68 <_fclose_r>:
    4f68:	b570      	push	{r4, r5, r6, lr}
    4f6a:	4605      	mov	r5, r0
    4f6c:	460c      	mov	r4, r1
    4f6e:	2900      	cmp	r1, #0
    4f70:	d04b      	beq.n	500a <_fclose_r+0xa2>
    4f72:	f7fe fe2b 	bl	3bcc <__sfp_lock_acquire>
    4f76:	b115      	cbz	r5, 4f7e <_fclose_r+0x16>
    4f78:	69ab      	ldr	r3, [r5, #24]
    4f7a:	2b00      	cmp	r3, #0
    4f7c:	d048      	beq.n	5010 <_fclose_r+0xa8>
    4f7e:	f245 63f8 	movw	r3, #22264	; 0x56f8
    4f82:	f2c0 0300 	movt	r3, #0
    4f86:	429c      	cmp	r4, r3
    4f88:	bf08      	it	eq
    4f8a:	686c      	ldreq	r4, [r5, #4]
    4f8c:	d00e      	beq.n	4fac <_fclose_r+0x44>
    4f8e:	f245 7318 	movw	r3, #22296	; 0x5718
    4f92:	f2c0 0300 	movt	r3, #0
    4f96:	429c      	cmp	r4, r3
    4f98:	bf08      	it	eq
    4f9a:	68ac      	ldreq	r4, [r5, #8]
    4f9c:	d006      	beq.n	4fac <_fclose_r+0x44>
    4f9e:	f245 7338 	movw	r3, #22328	; 0x5738
    4fa2:	f2c0 0300 	movt	r3, #0
    4fa6:	429c      	cmp	r4, r3
    4fa8:	bf08      	it	eq
    4faa:	68ec      	ldreq	r4, [r5, #12]
    4fac:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    4fb0:	b33e      	cbz	r6, 5002 <_fclose_r+0x9a>
    4fb2:	4628      	mov	r0, r5
    4fb4:	4621      	mov	r1, r4
    4fb6:	f000 f83d 	bl	5034 <_fflush_r>
    4fba:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4fbc:	4606      	mov	r6, r0
    4fbe:	b13b      	cbz	r3, 4fd0 <_fclose_r+0x68>
    4fc0:	4628      	mov	r0, r5
    4fc2:	6a21      	ldr	r1, [r4, #32]
    4fc4:	4798      	blx	r3
    4fc6:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    4fca:	bf28      	it	cs
    4fcc:	f04f 36ff 	movcs.w	r6, #4294967295
    4fd0:	89a3      	ldrh	r3, [r4, #12]
    4fd2:	f013 0f80 	tst.w	r3, #128	; 0x80
    4fd6:	d11f      	bne.n	5018 <_fclose_r+0xb0>
    4fd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4fda:	b141      	cbz	r1, 4fee <_fclose_r+0x86>
    4fdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
    4fe0:	4299      	cmp	r1, r3
    4fe2:	d002      	beq.n	4fea <_fclose_r+0x82>
    4fe4:	4628      	mov	r0, r5
    4fe6:	f000 f935 	bl	5254 <_free_r>
    4fea:	2300      	movs	r3, #0
    4fec:	6363      	str	r3, [r4, #52]	; 0x34
    4fee:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    4ff0:	b121      	cbz	r1, 4ffc <_fclose_r+0x94>
    4ff2:	4628      	mov	r0, r5
    4ff4:	f000 f92e 	bl	5254 <_free_r>
    4ff8:	2300      	movs	r3, #0
    4ffa:	64a3      	str	r3, [r4, #72]	; 0x48
    4ffc:	f04f 0300 	mov.w	r3, #0
    5000:	81a3      	strh	r3, [r4, #12]
    5002:	f7fe fde5 	bl	3bd0 <__sfp_lock_release>
    5006:	4630      	mov	r0, r6
    5008:	bd70      	pop	{r4, r5, r6, pc}
    500a:	460e      	mov	r6, r1
    500c:	4630      	mov	r0, r6
    500e:	bd70      	pop	{r4, r5, r6, pc}
    5010:	4628      	mov	r0, r5
    5012:	f7fe fe8f 	bl	3d34 <__sinit>
    5016:	e7b2      	b.n	4f7e <_fclose_r+0x16>
    5018:	4628      	mov	r0, r5
    501a:	6921      	ldr	r1, [r4, #16]
    501c:	f000 f91a 	bl	5254 <_free_r>
    5020:	e7da      	b.n	4fd8 <_fclose_r+0x70>
    5022:	bf00      	nop

00005024 <fclose>:
    5024:	f240 0324 	movw	r3, #36	; 0x24
    5028:	4601      	mov	r1, r0
    502a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    502e:	6818      	ldr	r0, [r3, #0]
    5030:	e79a      	b.n	4f68 <_fclose_r>
    5032:	bf00      	nop

00005034 <_fflush_r>:
    5034:	690b      	ldr	r3, [r1, #16]
    5036:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    503a:	460c      	mov	r4, r1
    503c:	4680      	mov	r8, r0
    503e:	2b00      	cmp	r3, #0
    5040:	d071      	beq.n	5126 <_fflush_r+0xf2>
    5042:	b110      	cbz	r0, 504a <_fflush_r+0x16>
    5044:	6983      	ldr	r3, [r0, #24]
    5046:	2b00      	cmp	r3, #0
    5048:	d078      	beq.n	513c <_fflush_r+0x108>
    504a:	f245 63f8 	movw	r3, #22264	; 0x56f8
    504e:	f2c0 0300 	movt	r3, #0
    5052:	429c      	cmp	r4, r3
    5054:	bf08      	it	eq
    5056:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    505a:	d010      	beq.n	507e <_fflush_r+0x4a>
    505c:	f245 7318 	movw	r3, #22296	; 0x5718
    5060:	f2c0 0300 	movt	r3, #0
    5064:	429c      	cmp	r4, r3
    5066:	bf08      	it	eq
    5068:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    506c:	d007      	beq.n	507e <_fflush_r+0x4a>
    506e:	f245 7338 	movw	r3, #22328	; 0x5738
    5072:	f2c0 0300 	movt	r3, #0
    5076:	429c      	cmp	r4, r3
    5078:	bf08      	it	eq
    507a:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    507e:	89a3      	ldrh	r3, [r4, #12]
    5080:	b21a      	sxth	r2, r3
    5082:	f012 0f08 	tst.w	r2, #8
    5086:	d135      	bne.n	50f4 <_fflush_r+0xc0>
    5088:	6862      	ldr	r2, [r4, #4]
    508a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    508e:	81a3      	strh	r3, [r4, #12]
    5090:	2a00      	cmp	r2, #0
    5092:	dd5e      	ble.n	5152 <_fflush_r+0x11e>
    5094:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    5096:	2e00      	cmp	r6, #0
    5098:	d045      	beq.n	5126 <_fflush_r+0xf2>
    509a:	b29b      	uxth	r3, r3
    509c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    50a0:	bf18      	it	ne
    50a2:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    50a4:	d059      	beq.n	515a <_fflush_r+0x126>
    50a6:	f013 0f04 	tst.w	r3, #4
    50aa:	d14a      	bne.n	5142 <_fflush_r+0x10e>
    50ac:	2300      	movs	r3, #0
    50ae:	4640      	mov	r0, r8
    50b0:	6a21      	ldr	r1, [r4, #32]
    50b2:	462a      	mov	r2, r5
    50b4:	47b0      	blx	r6
    50b6:	4285      	cmp	r5, r0
    50b8:	d138      	bne.n	512c <_fflush_r+0xf8>
    50ba:	89a1      	ldrh	r1, [r4, #12]
    50bc:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    50c0:	6922      	ldr	r2, [r4, #16]
    50c2:	f2c0 0300 	movt	r3, #0
    50c6:	ea01 0303 	and.w	r3, r1, r3
    50ca:	2100      	movs	r1, #0
    50cc:	6061      	str	r1, [r4, #4]
    50ce:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    50d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    50d4:	81a3      	strh	r3, [r4, #12]
    50d6:	6022      	str	r2, [r4, #0]
    50d8:	bf18      	it	ne
    50da:	6565      	strne	r5, [r4, #84]	; 0x54
    50dc:	b319      	cbz	r1, 5126 <_fflush_r+0xf2>
    50de:	f104 0344 	add.w	r3, r4, #68	; 0x44
    50e2:	4299      	cmp	r1, r3
    50e4:	d002      	beq.n	50ec <_fflush_r+0xb8>
    50e6:	4640      	mov	r0, r8
    50e8:	f000 f8b4 	bl	5254 <_free_r>
    50ec:	2000      	movs	r0, #0
    50ee:	6360      	str	r0, [r4, #52]	; 0x34
    50f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    50f4:	6926      	ldr	r6, [r4, #16]
    50f6:	b1b6      	cbz	r6, 5126 <_fflush_r+0xf2>
    50f8:	6825      	ldr	r5, [r4, #0]
    50fa:	6026      	str	r6, [r4, #0]
    50fc:	1bad      	subs	r5, r5, r6
    50fe:	f012 0f03 	tst.w	r2, #3
    5102:	bf0c      	ite	eq
    5104:	6963      	ldreq	r3, [r4, #20]
    5106:	2300      	movne	r3, #0
    5108:	60a3      	str	r3, [r4, #8]
    510a:	e00a      	b.n	5122 <_fflush_r+0xee>
    510c:	4632      	mov	r2, r6
    510e:	462b      	mov	r3, r5
    5110:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    5112:	4640      	mov	r0, r8
    5114:	6a21      	ldr	r1, [r4, #32]
    5116:	47b8      	blx	r7
    5118:	2800      	cmp	r0, #0
    511a:	ebc0 0505 	rsb	r5, r0, r5
    511e:	4406      	add	r6, r0
    5120:	dd04      	ble.n	512c <_fflush_r+0xf8>
    5122:	2d00      	cmp	r5, #0
    5124:	dcf2      	bgt.n	510c <_fflush_r+0xd8>
    5126:	2000      	movs	r0, #0
    5128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    512c:	89a3      	ldrh	r3, [r4, #12]
    512e:	f04f 30ff 	mov.w	r0, #4294967295
    5132:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5136:	81a3      	strh	r3, [r4, #12]
    5138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    513c:	f7fe fdfa 	bl	3d34 <__sinit>
    5140:	e783      	b.n	504a <_fflush_r+0x16>
    5142:	6862      	ldr	r2, [r4, #4]
    5144:	6b63      	ldr	r3, [r4, #52]	; 0x34
    5146:	1aad      	subs	r5, r5, r2
    5148:	2b00      	cmp	r3, #0
    514a:	d0af      	beq.n	50ac <_fflush_r+0x78>
    514c:	6c23      	ldr	r3, [r4, #64]	; 0x40
    514e:	1aed      	subs	r5, r5, r3
    5150:	e7ac      	b.n	50ac <_fflush_r+0x78>
    5152:	6c22      	ldr	r2, [r4, #64]	; 0x40
    5154:	2a00      	cmp	r2, #0
    5156:	dc9d      	bgt.n	5094 <_fflush_r+0x60>
    5158:	e7e5      	b.n	5126 <_fflush_r+0xf2>
    515a:	2301      	movs	r3, #1
    515c:	4640      	mov	r0, r8
    515e:	6a21      	ldr	r1, [r4, #32]
    5160:	47b0      	blx	r6
    5162:	f1b0 3fff 	cmp.w	r0, #4294967295
    5166:	4605      	mov	r5, r0
    5168:	d002      	beq.n	5170 <_fflush_r+0x13c>
    516a:	89a3      	ldrh	r3, [r4, #12]
    516c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    516e:	e79a      	b.n	50a6 <_fflush_r+0x72>
    5170:	f8d8 3000 	ldr.w	r3, [r8]
    5174:	2b1d      	cmp	r3, #29
    5176:	d0d6      	beq.n	5126 <_fflush_r+0xf2>
    5178:	89a3      	ldrh	r3, [r4, #12]
    517a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    517e:	81a3      	strh	r3, [r4, #12]
    5180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005184 <fflush>:
    5184:	4601      	mov	r1, r0
    5186:	b128      	cbz	r0, 5194 <fflush+0x10>
    5188:	f240 0324 	movw	r3, #36	; 0x24
    518c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5190:	6818      	ldr	r0, [r3, #0]
    5192:	e74f      	b.n	5034 <_fflush_r>
    5194:	f245 63ec 	movw	r3, #22252	; 0x56ec
    5198:	f245 0135 	movw	r1, #20533	; 0x5035
    519c:	f2c0 0300 	movt	r3, #0
    51a0:	f2c0 0100 	movt	r1, #0
    51a4:	6818      	ldr	r0, [r3, #0]
    51a6:	f7fe bf8f 	b.w	40c8 <_fwalk_reent>
    51aa:	bf00      	nop

000051ac <_malloc_trim_r>:
    51ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    51ae:	f240 1418 	movw	r4, #280	; 0x118
    51b2:	f2c2 0400 	movt	r4, #8192	; 0x2000
    51b6:	460f      	mov	r7, r1
    51b8:	4605      	mov	r5, r0
    51ba:	f7ff fc05 	bl	49c8 <__malloc_lock>
    51be:	68a3      	ldr	r3, [r4, #8]
    51c0:	685e      	ldr	r6, [r3, #4]
    51c2:	f026 0603 	bic.w	r6, r6, #3
    51c6:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    51ca:	330f      	adds	r3, #15
    51cc:	1bdf      	subs	r7, r3, r7
    51ce:	0b3f      	lsrs	r7, r7, #12
    51d0:	3f01      	subs	r7, #1
    51d2:	033f      	lsls	r7, r7, #12
    51d4:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    51d8:	db07      	blt.n	51ea <_malloc_trim_r+0x3e>
    51da:	2100      	movs	r1, #0
    51dc:	4628      	mov	r0, r5
    51de:	f7ff fdd1 	bl	4d84 <_sbrk_r>
    51e2:	68a3      	ldr	r3, [r4, #8]
    51e4:	18f3      	adds	r3, r6, r3
    51e6:	4283      	cmp	r3, r0
    51e8:	d004      	beq.n	51f4 <_malloc_trim_r+0x48>
    51ea:	4628      	mov	r0, r5
    51ec:	f7ff fbee 	bl	49cc <__malloc_unlock>
    51f0:	2000      	movs	r0, #0
    51f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    51f4:	4279      	negs	r1, r7
    51f6:	4628      	mov	r0, r5
    51f8:	f7ff fdc4 	bl	4d84 <_sbrk_r>
    51fc:	f1b0 3fff 	cmp.w	r0, #4294967295
    5200:	d010      	beq.n	5224 <_malloc_trim_r+0x78>
    5202:	68a2      	ldr	r2, [r4, #8]
    5204:	f240 5334 	movw	r3, #1332	; 0x534
    5208:	f2c2 0300 	movt	r3, #8192	; 0x2000
    520c:	1bf6      	subs	r6, r6, r7
    520e:	f046 0601 	orr.w	r6, r6, #1
    5212:	4628      	mov	r0, r5
    5214:	6056      	str	r6, [r2, #4]
    5216:	681a      	ldr	r2, [r3, #0]
    5218:	1bd7      	subs	r7, r2, r7
    521a:	601f      	str	r7, [r3, #0]
    521c:	f7ff fbd6 	bl	49cc <__malloc_unlock>
    5220:	2001      	movs	r0, #1
    5222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5224:	2100      	movs	r1, #0
    5226:	4628      	mov	r0, r5
    5228:	f7ff fdac 	bl	4d84 <_sbrk_r>
    522c:	68a3      	ldr	r3, [r4, #8]
    522e:	1ac2      	subs	r2, r0, r3
    5230:	2a0f      	cmp	r2, #15
    5232:	ddda      	ble.n	51ea <_malloc_trim_r+0x3e>
    5234:	f240 5420 	movw	r4, #1312	; 0x520
    5238:	f240 5134 	movw	r1, #1332	; 0x534
    523c:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5240:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5244:	f042 0201 	orr.w	r2, r2, #1
    5248:	6824      	ldr	r4, [r4, #0]
    524a:	1b00      	subs	r0, r0, r4
    524c:	6008      	str	r0, [r1, #0]
    524e:	605a      	str	r2, [r3, #4]
    5250:	e7cb      	b.n	51ea <_malloc_trim_r+0x3e>
    5252:	bf00      	nop

00005254 <_free_r>:
    5254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5258:	4605      	mov	r5, r0
    525a:	460c      	mov	r4, r1
    525c:	2900      	cmp	r1, #0
    525e:	f000 8088 	beq.w	5372 <_free_r+0x11e>
    5262:	f7ff fbb1 	bl	49c8 <__malloc_lock>
    5266:	f1a4 0208 	sub.w	r2, r4, #8
    526a:	f240 1018 	movw	r0, #280	; 0x118
    526e:	6856      	ldr	r6, [r2, #4]
    5270:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5274:	f026 0301 	bic.w	r3, r6, #1
    5278:	f8d0 c008 	ldr.w	ip, [r0, #8]
    527c:	18d1      	adds	r1, r2, r3
    527e:	458c      	cmp	ip, r1
    5280:	684f      	ldr	r7, [r1, #4]
    5282:	f027 0703 	bic.w	r7, r7, #3
    5286:	f000 8095 	beq.w	53b4 <_free_r+0x160>
    528a:	f016 0601 	ands.w	r6, r6, #1
    528e:	604f      	str	r7, [r1, #4]
    5290:	d05f      	beq.n	5352 <_free_r+0xfe>
    5292:	2600      	movs	r6, #0
    5294:	19cc      	adds	r4, r1, r7
    5296:	6864      	ldr	r4, [r4, #4]
    5298:	f014 0f01 	tst.w	r4, #1
    529c:	d106      	bne.n	52ac <_free_r+0x58>
    529e:	19db      	adds	r3, r3, r7
    52a0:	2e00      	cmp	r6, #0
    52a2:	d07a      	beq.n	539a <_free_r+0x146>
    52a4:	688c      	ldr	r4, [r1, #8]
    52a6:	68c9      	ldr	r1, [r1, #12]
    52a8:	608c      	str	r4, [r1, #8]
    52aa:	60e1      	str	r1, [r4, #12]
    52ac:	f043 0101 	orr.w	r1, r3, #1
    52b0:	50d3      	str	r3, [r2, r3]
    52b2:	6051      	str	r1, [r2, #4]
    52b4:	2e00      	cmp	r6, #0
    52b6:	d147      	bne.n	5348 <_free_r+0xf4>
    52b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    52bc:	d35b      	bcc.n	5376 <_free_r+0x122>
    52be:	0a59      	lsrs	r1, r3, #9
    52c0:	2904      	cmp	r1, #4
    52c2:	bf9e      	ittt	ls
    52c4:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    52c8:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    52cc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    52d0:	d928      	bls.n	5324 <_free_r+0xd0>
    52d2:	2914      	cmp	r1, #20
    52d4:	bf9c      	itt	ls
    52d6:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    52da:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    52de:	d921      	bls.n	5324 <_free_r+0xd0>
    52e0:	2954      	cmp	r1, #84	; 0x54
    52e2:	bf9e      	ittt	ls
    52e4:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    52e8:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    52ec:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    52f0:	d918      	bls.n	5324 <_free_r+0xd0>
    52f2:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    52f6:	bf9e      	ittt	ls
    52f8:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    52fc:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    5300:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5304:	d90e      	bls.n	5324 <_free_r+0xd0>
    5306:	f240 5c54 	movw	ip, #1364	; 0x554
    530a:	4561      	cmp	r1, ip
    530c:	bf95      	itete	ls
    530e:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    5312:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    5316:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    531a:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    531e:	bf98      	it	ls
    5320:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5324:	1904      	adds	r4, r0, r4
    5326:	68a1      	ldr	r1, [r4, #8]
    5328:	42a1      	cmp	r1, r4
    532a:	d103      	bne.n	5334 <_free_r+0xe0>
    532c:	e064      	b.n	53f8 <_free_r+0x1a4>
    532e:	6889      	ldr	r1, [r1, #8]
    5330:	428c      	cmp	r4, r1
    5332:	d004      	beq.n	533e <_free_r+0xea>
    5334:	6848      	ldr	r0, [r1, #4]
    5336:	f020 0003 	bic.w	r0, r0, #3
    533a:	4283      	cmp	r3, r0
    533c:	d3f7      	bcc.n	532e <_free_r+0xda>
    533e:	68cb      	ldr	r3, [r1, #12]
    5340:	60d3      	str	r3, [r2, #12]
    5342:	6091      	str	r1, [r2, #8]
    5344:	60ca      	str	r2, [r1, #12]
    5346:	609a      	str	r2, [r3, #8]
    5348:	4628      	mov	r0, r5
    534a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    534e:	f7ff bb3d 	b.w	49cc <__malloc_unlock>
    5352:	f854 4c08 	ldr.w	r4, [r4, #-8]
    5356:	f100 0c08 	add.w	ip, r0, #8
    535a:	1b12      	subs	r2, r2, r4
    535c:	191b      	adds	r3, r3, r4
    535e:	6894      	ldr	r4, [r2, #8]
    5360:	4564      	cmp	r4, ip
    5362:	d047      	beq.n	53f4 <_free_r+0x1a0>
    5364:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    5368:	f8cc 4008 	str.w	r4, [ip, #8]
    536c:	f8c4 c00c 	str.w	ip, [r4, #12]
    5370:	e790      	b.n	5294 <_free_r+0x40>
    5372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5376:	08db      	lsrs	r3, r3, #3
    5378:	f04f 0c01 	mov.w	ip, #1
    537c:	6846      	ldr	r6, [r0, #4]
    537e:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    5382:	109b      	asrs	r3, r3, #2
    5384:	fa0c f303 	lsl.w	r3, ip, r3
    5388:	60d1      	str	r1, [r2, #12]
    538a:	688c      	ldr	r4, [r1, #8]
    538c:	ea46 0303 	orr.w	r3, r6, r3
    5390:	6043      	str	r3, [r0, #4]
    5392:	6094      	str	r4, [r2, #8]
    5394:	60e2      	str	r2, [r4, #12]
    5396:	608a      	str	r2, [r1, #8]
    5398:	e7d6      	b.n	5348 <_free_r+0xf4>
    539a:	688c      	ldr	r4, [r1, #8]
    539c:	4f1c      	ldr	r7, [pc, #112]	; (5410 <_free_r+0x1bc>)
    539e:	42bc      	cmp	r4, r7
    53a0:	d181      	bne.n	52a6 <_free_r+0x52>
    53a2:	50d3      	str	r3, [r2, r3]
    53a4:	f043 0301 	orr.w	r3, r3, #1
    53a8:	60e2      	str	r2, [r4, #12]
    53aa:	60a2      	str	r2, [r4, #8]
    53ac:	6053      	str	r3, [r2, #4]
    53ae:	6094      	str	r4, [r2, #8]
    53b0:	60d4      	str	r4, [r2, #12]
    53b2:	e7c9      	b.n	5348 <_free_r+0xf4>
    53b4:	18fb      	adds	r3, r7, r3
    53b6:	f016 0f01 	tst.w	r6, #1
    53ba:	d107      	bne.n	53cc <_free_r+0x178>
    53bc:	f854 1c08 	ldr.w	r1, [r4, #-8]
    53c0:	1a52      	subs	r2, r2, r1
    53c2:	185b      	adds	r3, r3, r1
    53c4:	68d4      	ldr	r4, [r2, #12]
    53c6:	6891      	ldr	r1, [r2, #8]
    53c8:	60a1      	str	r1, [r4, #8]
    53ca:	60cc      	str	r4, [r1, #12]
    53cc:	f240 5124 	movw	r1, #1316	; 0x524
    53d0:	6082      	str	r2, [r0, #8]
    53d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    53d6:	f043 0001 	orr.w	r0, r3, #1
    53da:	6050      	str	r0, [r2, #4]
    53dc:	680a      	ldr	r2, [r1, #0]
    53de:	4293      	cmp	r3, r2
    53e0:	d3b2      	bcc.n	5348 <_free_r+0xf4>
    53e2:	f240 5330 	movw	r3, #1328	; 0x530
    53e6:	4628      	mov	r0, r5
    53e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53ec:	6819      	ldr	r1, [r3, #0]
    53ee:	f7ff fedd 	bl	51ac <_malloc_trim_r>
    53f2:	e7a9      	b.n	5348 <_free_r+0xf4>
    53f4:	2601      	movs	r6, #1
    53f6:	e74d      	b.n	5294 <_free_r+0x40>
    53f8:	2601      	movs	r6, #1
    53fa:	6844      	ldr	r4, [r0, #4]
    53fc:	ea4f 0cac 	mov.w	ip, ip, asr #2
    5400:	460b      	mov	r3, r1
    5402:	fa06 fc0c 	lsl.w	ip, r6, ip
    5406:	ea44 040c 	orr.w	r4, r4, ip
    540a:	6044      	str	r4, [r0, #4]
    540c:	e798      	b.n	5340 <_free_r+0xec>
    540e:	bf00      	nop
    5410:	20000120 	.word	0x20000120

00005414 <_lseek_r>:
    5414:	b538      	push	{r3, r4, r5, lr}
    5416:	f240 7430 	movw	r4, #1840	; 0x730
    541a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    541e:	4605      	mov	r5, r0
    5420:	4608      	mov	r0, r1
    5422:	4611      	mov	r1, r2
    5424:	461a      	mov	r2, r3
    5426:	2300      	movs	r3, #0
    5428:	6023      	str	r3, [r4, #0]
    542a:	f7fc f93b 	bl	16a4 <_lseek>
    542e:	f1b0 3fff 	cmp.w	r0, #4294967295
    5432:	d000      	beq.n	5436 <_lseek_r+0x22>
    5434:	bd38      	pop	{r3, r4, r5, pc}
    5436:	6823      	ldr	r3, [r4, #0]
    5438:	2b00      	cmp	r3, #0
    543a:	d0fb      	beq.n	5434 <_lseek_r+0x20>
    543c:	602b      	str	r3, [r5, #0]
    543e:	bd38      	pop	{r3, r4, r5, pc}

00005440 <__smakebuf_r>:
    5440:	898b      	ldrh	r3, [r1, #12]
    5442:	b5f0      	push	{r4, r5, r6, r7, lr}
    5444:	460c      	mov	r4, r1
    5446:	b29a      	uxth	r2, r3
    5448:	b091      	sub	sp, #68	; 0x44
    544a:	f012 0f02 	tst.w	r2, #2
    544e:	4605      	mov	r5, r0
    5450:	d141      	bne.n	54d6 <__smakebuf_r+0x96>
    5452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    5456:	2900      	cmp	r1, #0
    5458:	db18      	blt.n	548c <__smakebuf_r+0x4c>
    545a:	aa01      	add	r2, sp, #4
    545c:	f000 f874 	bl	5548 <_fstat_r>
    5460:	2800      	cmp	r0, #0
    5462:	db11      	blt.n	5488 <__smakebuf_r+0x48>
    5464:	9b02      	ldr	r3, [sp, #8]
    5466:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    546a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    546e:	bf14      	ite	ne
    5470:	2700      	movne	r7, #0
    5472:	2701      	moveq	r7, #1
    5474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    5478:	d040      	beq.n	54fc <__smakebuf_r+0xbc>
    547a:	89a3      	ldrh	r3, [r4, #12]
    547c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    5480:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    5484:	81a3      	strh	r3, [r4, #12]
    5486:	e00b      	b.n	54a0 <__smakebuf_r+0x60>
    5488:	89a3      	ldrh	r3, [r4, #12]
    548a:	b29a      	uxth	r2, r3
    548c:	f012 0f80 	tst.w	r2, #128	; 0x80
    5490:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    5494:	bf0c      	ite	eq
    5496:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    549a:	2640      	movne	r6, #64	; 0x40
    549c:	2700      	movs	r7, #0
    549e:	81a3      	strh	r3, [r4, #12]
    54a0:	4628      	mov	r0, r5
    54a2:	4631      	mov	r1, r6
    54a4:	f7fe fe60 	bl	4168 <_malloc_r>
    54a8:	b170      	cbz	r0, 54c8 <__smakebuf_r+0x88>
    54aa:	89a1      	ldrh	r1, [r4, #12]
    54ac:	f643 4215 	movw	r2, #15381	; 0x3c15
    54b0:	f2c0 0200 	movt	r2, #0
    54b4:	6120      	str	r0, [r4, #16]
    54b6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    54ba:	6166      	str	r6, [r4, #20]
    54bc:	62aa      	str	r2, [r5, #40]	; 0x28
    54be:	81a1      	strh	r1, [r4, #12]
    54c0:	6020      	str	r0, [r4, #0]
    54c2:	b97f      	cbnz	r7, 54e4 <__smakebuf_r+0xa4>
    54c4:	b011      	add	sp, #68	; 0x44
    54c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    54c8:	89a3      	ldrh	r3, [r4, #12]
    54ca:	f413 7f00 	tst.w	r3, #512	; 0x200
    54ce:	d1f9      	bne.n	54c4 <__smakebuf_r+0x84>
    54d0:	f043 0302 	orr.w	r3, r3, #2
    54d4:	81a3      	strh	r3, [r4, #12]
    54d6:	f104 0347 	add.w	r3, r4, #71	; 0x47
    54da:	6123      	str	r3, [r4, #16]
    54dc:	6023      	str	r3, [r4, #0]
    54de:	2301      	movs	r3, #1
    54e0:	6163      	str	r3, [r4, #20]
    54e2:	e7ef      	b.n	54c4 <__smakebuf_r+0x84>
    54e4:	4628      	mov	r0, r5
    54e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    54ea:	f000 f843 	bl	5574 <_isatty_r>
    54ee:	2800      	cmp	r0, #0
    54f0:	d0e8      	beq.n	54c4 <__smakebuf_r+0x84>
    54f2:	89a3      	ldrh	r3, [r4, #12]
    54f4:	f043 0301 	orr.w	r3, r3, #1
    54f8:	81a3      	strh	r3, [r4, #12]
    54fa:	e7e3      	b.n	54c4 <__smakebuf_r+0x84>
    54fc:	f644 53b5 	movw	r3, #19893	; 0x4db5
    5500:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    5502:	f2c0 0300 	movt	r3, #0
    5506:	429a      	cmp	r2, r3
    5508:	d1b7      	bne.n	547a <__smakebuf_r+0x3a>
    550a:	89a2      	ldrh	r2, [r4, #12]
    550c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    5510:	461e      	mov	r6, r3
    5512:	6523      	str	r3, [r4, #80]	; 0x50
    5514:	ea42 0303 	orr.w	r3, r2, r3
    5518:	81a3      	strh	r3, [r4, #12]
    551a:	e7c1      	b.n	54a0 <__smakebuf_r+0x60>

0000551c <_read_r>:
    551c:	b538      	push	{r3, r4, r5, lr}
    551e:	f240 7430 	movw	r4, #1840	; 0x730
    5522:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5526:	4605      	mov	r5, r0
    5528:	4608      	mov	r0, r1
    552a:	4611      	mov	r1, r2
    552c:	461a      	mov	r2, r3
    552e:	2300      	movs	r3, #0
    5530:	6023      	str	r3, [r4, #0]
    5532:	f7fc f8c5 	bl	16c0 <_read>
    5536:	f1b0 3fff 	cmp.w	r0, #4294967295
    553a:	d000      	beq.n	553e <_read_r+0x22>
    553c:	bd38      	pop	{r3, r4, r5, pc}
    553e:	6823      	ldr	r3, [r4, #0]
    5540:	2b00      	cmp	r3, #0
    5542:	d0fb      	beq.n	553c <_read_r+0x20>
    5544:	602b      	str	r3, [r5, #0]
    5546:	bd38      	pop	{r3, r4, r5, pc}

00005548 <_fstat_r>:
    5548:	b538      	push	{r3, r4, r5, lr}
    554a:	f240 7430 	movw	r4, #1840	; 0x730
    554e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5552:	4605      	mov	r5, r0
    5554:	4608      	mov	r0, r1
    5556:	4611      	mov	r1, r2
    5558:	2300      	movs	r3, #0
    555a:	6023      	str	r3, [r4, #0]
    555c:	f7fc f884 	bl	1668 <_fstat>
    5560:	f1b0 3fff 	cmp.w	r0, #4294967295
    5564:	d000      	beq.n	5568 <_fstat_r+0x20>
    5566:	bd38      	pop	{r3, r4, r5, pc}
    5568:	6823      	ldr	r3, [r4, #0]
    556a:	2b00      	cmp	r3, #0
    556c:	d0fb      	beq.n	5566 <_fstat_r+0x1e>
    556e:	602b      	str	r3, [r5, #0]
    5570:	bd38      	pop	{r3, r4, r5, pc}
    5572:	bf00      	nop

00005574 <_isatty_r>:
    5574:	b538      	push	{r3, r4, r5, lr}
    5576:	f240 7430 	movw	r4, #1840	; 0x730
    557a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    557e:	4605      	mov	r5, r0
    5580:	4608      	mov	r0, r1
    5582:	2300      	movs	r3, #0
    5584:	6023      	str	r3, [r4, #0]
    5586:	f7fc f881 	bl	168c <_isatty>
    558a:	f1b0 3fff 	cmp.w	r0, #4294967295
    558e:	d000      	beq.n	5592 <_isatty_r+0x1e>
    5590:	bd38      	pop	{r3, r4, r5, pc}
    5592:	6823      	ldr	r3, [r4, #0]
    5594:	2b00      	cmp	r3, #0
    5596:	d0fb      	beq.n	5590 <_isatty_r+0x1c>
    5598:	602b      	str	r3, [r5, #0]
    559a:	bd38      	pop	{r3, r4, r5, pc}

0000559c <DAMAGED_THRESH>:
    559c:	0023 0000 0071 0000 3123 000a 3023 000a     #...q...#1..#0..
    55ac:	0d31 0000 0d32 0000 0d33 0000 6548 7061     1...2...3...Heap
    55bc:	6120 646e 7320 6174 6b63 6320 6c6f 696c      and stack colli
    55cc:	6973 6e6f 000a 0000                         sion....

000055d4 <g_config_reg_lut>:
    55d4:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
    55e4:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
    55f4:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
    5604:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
    5614:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
    5624:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
    5634:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
    5644:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

00005654 <g_gpio_irqn_lut>:
    5654:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
    5664:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
    5674:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
    5684:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.
    5694:	2e2e 642f 6972 6576 7372 432f 726f 5565     ../drivers/CoreU
    56a4:	5241 6154 6270 632f 726f 5f65 6175 7472     ARTapb/core_uart
    56b4:	615f 6270 632e 0000 2e2e 642f 6972 6576     _apb.c..../drive
    56c4:	7372 432f 726f 5365 4950 632f 726f 5f65     rs/CoreSPI/core_
    56d4:	7073 2e69 0063 0000                         spi.c...

000056dc <C.18.2576>:
    56dc:	0001 0000 0002 0000 0004 0000 0001 0000     ................

000056ec <_global_impure_ptr>:
    56ec:	0028 2000 0043 0000 000a 0000               (.. C.......

000056f8 <__sf_fake_stdin>:
	...

00005718 <__sf_fake_stdout>:
	...

00005738 <__sf_fake_stderr>:
	...

00005758 <_init>:
    5758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    575a:	bf00      	nop
    575c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    575e:	bc08      	pop	{r3}
    5760:	469e      	mov	lr, r3
    5762:	4770      	bx	lr

00005764 <_fini>:
    5764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5766:	bf00      	nop
    5768:	bcf8      	pop	{r3, r4, r5, r6, r7}
    576a:	bc08      	pop	{r3}
    576c:	469e      	mov	lr, r3
    576e:	4770      	bx	lr

00005770 <__frame_dummy_init_array_entry>:
    5770:	0485 0000                                   ....

00005774 <__do_global_dtors_aux_fini_array_entry>:
    5774:	0471 0000                                   q...
