// Seed: 3377990143
module module_0 #(
    parameter id_6 = 32'd61
) (
    output wor   id_0,
    output uwire id_1,
    output wor   id_2,
    output tri1  id_3,
    output tri1  id_4
);
  wire _id_6;
  assign module_1._id_11 = 0;
  wire [-1 'h0 : id_6  -  id_6] id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd63,
    parameter id_5  = 32'd0
) (
    output tri id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input uwire _id_5
    , id_15,
    input supply1 id_6,
    input tri id_7,
    output tri id_8,
    input uwire id_9,
    input supply1 id_10,
    input supply1 _id_11,
    input tri1 id_12,
    input tri id_13
);
  assign id_15 = -1;
  logic [id_11 : id_5] \id_16 ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_0,
      id_8,
      id_8
  );
endmodule
