#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55d99d1a24a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d99d292270 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x55d99d2c3800_0 .net "active", 0 0, L_0x55d99d2dfe10;  1 drivers
v0x55d99d2c38c0_0 .var "clk", 0 0;
v0x55d99d2c3960_0 .var "clk_enable", 0 0;
v0x55d99d2c3a00_0 .net "data_address", 31 0, v0x55d99d2c0710_0;  1 drivers
v0x55d99d2c3aa0_0 .net "data_read", 0 0, L_0x55d99d2de710;  1 drivers
v0x55d99d2c3b90_0 .var "data_readdata", 31 0;
v0x55d99d2c3c30_0 .net "data_write", 0 0, L_0x55d99d2ddc00;  1 drivers
v0x55d99d2c3d00_0 .net "data_writedata", 31 0, v0x55d99d2b72e0_0;  1 drivers
v0x55d99d2c3df0_0 .net "instr_address", 31 0, L_0x55d99d2dff60;  1 drivers
v0x55d99d2c3f20_0 .var "instr_readdata", 31 0;
v0x55d99d2c3fc0_0 .net "register_v0", 31 0, L_0x55d99d2dc020;  1 drivers
v0x55d99d2c4060_0 .var "reset", 0 0;
S_0x55d99d291a30 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x55d99d292270;
 .timescale 0 0;
v0x55d99d2871f0_0 .var "imm", 15 0;
v0x55d99d287dd0_0 .var "imm_instr", 31 0;
v0x55d99d299b60_0 .var "opcode", 5 0;
v0x55d99d299e50_0 .var "rs", 4 0;
v0x55d99d29a8c0_0 .var "rt", 4 0;
E_0x55d99d1c4730 .event posedge, v0x55d99d2b7670_0;
S_0x55d99d2b40d0 .scope module, "dut" "mips_cpu_harvard" 3 109, 4 1 0, S_0x55d99d292270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55d99d2870d0 .functor OR 1, L_0x55d99d2d57b0, L_0x55d99d2d5a30, C4<0>, C4<0>;
L_0x55d99d296a00 .functor BUFZ 1, L_0x55d99d2d5210, C4<0>, C4<0>, C4<0>;
L_0x55d99d29a7a0 .functor BUFZ 1, L_0x55d99d2d53b0, C4<0>, C4<0>, C4<0>;
L_0x55d99d2d5e30 .functor AND 1, L_0x55d99d2d5210, L_0x55d99d2d6180, C4<1>, C4<1>;
L_0x55d99d29cc60 .functor OR 1, L_0x55d99d2d5e30, L_0x55d99d2d5f90, C4<0>, C4<0>;
L_0x55d99d2296c0 .functor OR 1, L_0x55d99d29cc60, L_0x55d99d2d5d40, C4<0>, C4<0>;
L_0x55d99d2d6450 .functor OR 1, L_0x55d99d2296c0, L_0x55d99d2d7c80, C4<0>, C4<0>;
L_0x55d99d2d6510 .functor OR 1, L_0x55d99d2d6450, L_0x55d99d2d7530, C4<0>, C4<0>;
L_0x55d99d2d7420 .functor AND 1, L_0x55d99d2d6960, L_0x55d99d2d71e0, C4<1>, C4<1>;
L_0x55d99d2d7530 .functor OR 1, L_0x55d99d2d6a50, L_0x55d99d2d7420, C4<0>, C4<0>;
L_0x55d99d2d7c80 .functor AND 1, L_0x55d99d2d7790, L_0x55d99d2d7a50, C4<1>, C4<1>;
L_0x55d99d2d8450 .functor OR 1, L_0x55d99d2d7ed0, L_0x55d99d2d8200, C4<0>, C4<0>;
L_0x55d99d2d8e60 .functor OR 1, L_0x55d99d2d89c0, L_0x55d99d2d8c30, C4<0>, C4<0>;
L_0x55d99d2d8f70 .functor AND 1, L_0x55d99d2d86c0, L_0x55d99d2d8e60, C4<1>, C4<1>;
L_0x55d99d2d8560 .functor OR 1, L_0x55d99d2d91f0, L_0x55d99d2d9480, C4<0>, C4<0>;
L_0x55d99d2d9810 .functor OR 1, L_0x55d99d2d8560, L_0x55d99d2d9610, C4<0>, C4<0>;
L_0x55d99d2d99b0 .functor AND 1, L_0x55d99d2d5210, L_0x55d99d2d9810, C4<1>, C4<1>;
L_0x55d99d2d9b60 .functor AND 1, L_0x55d99d2d5210, L_0x55d99d2d9a70, C4<1>, C4<1>;
L_0x55d99d2da130 .functor AND 1, L_0x55d99d2d5210, L_0x55d99d2d9ed0, C4<1>, C4<1>;
L_0x55d99d2dace0 .functor AND 1, v0x55d99d2c0590_0, v0x55d99d2c3440_0, C4<1>, C4<1>;
L_0x55d99d2dae00 .functor AND 1, L_0x55d99d2dace0, L_0x55d99d2d6510, C4<1>, C4<1>;
L_0x55d99d2daf60 .functor OR 1, L_0x55d99d2d7530, L_0x55d99d2d7c80, C4<0>, C4<0>;
L_0x55d99d2dc090 .functor BUFZ 32, L_0x55d99d2db090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d99d2dc100 .functor BUFZ 32, L_0x55d99d2dbf60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d99d2dd2a0 .functor AND 1, v0x55d99d2c3960_0, L_0x55d99d2d99b0, C4<1>, C4<1>;
L_0x55d99d2dd310 .functor AND 1, L_0x55d99d2dd2a0, v0x55d99d2c0590_0, C4<1>, C4<1>;
L_0x55d99d2dd8b0 .functor AND 1, L_0x55d99d2dd310, L_0x55d99d2dd770, C4<1>, C4<1>;
L_0x55d99d2ddaa0 .functor AND 1, v0x55d99d2c0590_0, v0x55d99d2c3440_0, C4<1>, C4<1>;
L_0x55d99d2ddc00 .functor AND 1, L_0x55d99d2ddaa0, L_0x55d99d2d6750, C4<1>, C4<1>;
L_0x55d99d2de120 .functor OR 1, L_0x55d99d2ddd60, L_0x55d99d2de030, C4<0>, C4<0>;
L_0x55d99d2de650 .functor AND 1, L_0x55d99d2de120, L_0x55d99d2de330, C4<1>, C4<1>;
L_0x55d99d2de710 .functor OR 1, L_0x55d99d2d5d40, L_0x55d99d2de650, C4<0>, C4<0>;
L_0x55d99d2dfe10 .functor BUFZ 1, v0x55d99d2c0590_0, C4<0>, C4<0>, C4<0>;
L_0x55d99d2dff60 .functor BUFZ 32, v0x55d99d2c0630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d99d2b9da0_0 .net *"_ivl_102", 31 0, L_0x55d99d2d76f0;  1 drivers
L_0x7fe8a2eab4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2b9ea0_0 .net *"_ivl_105", 25 0, L_0x7fe8a2eab4e0;  1 drivers
L_0x7fe8a2eab528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2b9f80_0 .net/2u *"_ivl_106", 31 0, L_0x7fe8a2eab528;  1 drivers
v0x55d99d2ba040_0 .net *"_ivl_108", 0 0, L_0x55d99d2d7790;  1 drivers
v0x55d99d2ba100_0 .net *"_ivl_111", 5 0, L_0x55d99d2d79b0;  1 drivers
L_0x7fe8a2eab570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55d99d2ba230_0 .net/2u *"_ivl_112", 5 0, L_0x7fe8a2eab570;  1 drivers
v0x55d99d2ba310_0 .net *"_ivl_114", 0 0, L_0x55d99d2d7a50;  1 drivers
v0x55d99d2ba3d0_0 .net *"_ivl_118", 31 0, L_0x55d99d2d7de0;  1 drivers
L_0x7fe8a2eab0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55d99d2ba4b0_0 .net/2u *"_ivl_12", 5 0, L_0x7fe8a2eab0a8;  1 drivers
L_0x7fe8a2eab5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2ba590_0 .net *"_ivl_121", 25 0, L_0x7fe8a2eab5b8;  1 drivers
L_0x7fe8a2eab600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55d99d2ba670_0 .net/2u *"_ivl_122", 31 0, L_0x7fe8a2eab600;  1 drivers
v0x55d99d2ba750_0 .net *"_ivl_124", 0 0, L_0x55d99d2d7ed0;  1 drivers
v0x55d99d2ba810_0 .net *"_ivl_126", 31 0, L_0x55d99d2d8110;  1 drivers
L_0x7fe8a2eab648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2ba8f0_0 .net *"_ivl_129", 25 0, L_0x7fe8a2eab648;  1 drivers
L_0x7fe8a2eab690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d99d2ba9d0_0 .net/2u *"_ivl_130", 31 0, L_0x7fe8a2eab690;  1 drivers
v0x55d99d2baab0_0 .net *"_ivl_132", 0 0, L_0x55d99d2d8200;  1 drivers
v0x55d99d2bab70_0 .net *"_ivl_136", 31 0, L_0x55d99d2d85d0;  1 drivers
L_0x7fe8a2eab6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bad60_0 .net *"_ivl_139", 25 0, L_0x7fe8a2eab6d8;  1 drivers
L_0x7fe8a2eab720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bae40_0 .net/2u *"_ivl_140", 31 0, L_0x7fe8a2eab720;  1 drivers
v0x55d99d2baf20_0 .net *"_ivl_142", 0 0, L_0x55d99d2d86c0;  1 drivers
v0x55d99d2bafe0_0 .net *"_ivl_145", 5 0, L_0x55d99d2d8920;  1 drivers
L_0x7fe8a2eab768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bb0c0_0 .net/2u *"_ivl_146", 5 0, L_0x7fe8a2eab768;  1 drivers
v0x55d99d2bb1a0_0 .net *"_ivl_148", 0 0, L_0x55d99d2d89c0;  1 drivers
v0x55d99d2bb260_0 .net *"_ivl_151", 5 0, L_0x55d99d2d8800;  1 drivers
L_0x7fe8a2eab7b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bb340_0 .net/2u *"_ivl_152", 5 0, L_0x7fe8a2eab7b0;  1 drivers
v0x55d99d2bb420_0 .net *"_ivl_154", 0 0, L_0x55d99d2d8c30;  1 drivers
v0x55d99d2bb4e0_0 .net *"_ivl_157", 0 0, L_0x55d99d2d8e60;  1 drivers
L_0x7fe8a2eab0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bb5a0_0 .net/2u *"_ivl_16", 5 0, L_0x7fe8a2eab0f0;  1 drivers
v0x55d99d2bb680_0 .net *"_ivl_161", 1 0, L_0x55d99d2d9100;  1 drivers
L_0x7fe8a2eab7f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bb760_0 .net/2u *"_ivl_162", 1 0, L_0x7fe8a2eab7f8;  1 drivers
v0x55d99d2bb840_0 .net *"_ivl_164", 0 0, L_0x55d99d2d91f0;  1 drivers
L_0x7fe8a2eab840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bb900_0 .net/2u *"_ivl_166", 5 0, L_0x7fe8a2eab840;  1 drivers
v0x55d99d2bb9e0_0 .net *"_ivl_168", 0 0, L_0x55d99d2d9480;  1 drivers
v0x55d99d2bbaa0_0 .net *"_ivl_171", 0 0, L_0x55d99d2d8560;  1 drivers
L_0x7fe8a2eab888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bbb60_0 .net/2u *"_ivl_172", 5 0, L_0x7fe8a2eab888;  1 drivers
v0x55d99d2bbc40_0 .net *"_ivl_174", 0 0, L_0x55d99d2d9610;  1 drivers
v0x55d99d2bbd00_0 .net *"_ivl_177", 0 0, L_0x55d99d2d9810;  1 drivers
L_0x7fe8a2eab8d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bbdc0_0 .net/2u *"_ivl_180", 5 0, L_0x7fe8a2eab8d0;  1 drivers
v0x55d99d2bbea0_0 .net *"_ivl_182", 0 0, L_0x55d99d2d9a70;  1 drivers
L_0x7fe8a2eab918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bbf60_0 .net/2u *"_ivl_186", 5 0, L_0x7fe8a2eab918;  1 drivers
v0x55d99d2bc040_0 .net *"_ivl_188", 0 0, L_0x55d99d2d9ed0;  1 drivers
L_0x7fe8a2eab960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bc100_0 .net/2u *"_ivl_196", 4 0, L_0x7fe8a2eab960;  1 drivers
v0x55d99d2bc1e0_0 .net *"_ivl_199", 4 0, L_0x55d99d2da550;  1 drivers
v0x55d99d2bc2c0_0 .net *"_ivl_20", 31 0, L_0x55d99d2d5670;  1 drivers
v0x55d99d2bc3a0_0 .net *"_ivl_201", 4 0, L_0x55d99d2da5f0;  1 drivers
v0x55d99d2bc480_0 .net *"_ivl_202", 4 0, L_0x55d99d2da820;  1 drivers
v0x55d99d2bc560_0 .net *"_ivl_207", 0 0, L_0x55d99d2dace0;  1 drivers
v0x55d99d2bc620_0 .net *"_ivl_211", 0 0, L_0x55d99d2daf60;  1 drivers
L_0x7fe8a2eab9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bc6e0_0 .net/2u *"_ivl_212", 31 0, L_0x7fe8a2eab9a8;  1 drivers
v0x55d99d2bc7c0_0 .net *"_ivl_214", 31 0, L_0x55d99d2d9c20;  1 drivers
v0x55d99d2bc8a0_0 .net *"_ivl_216", 31 0, L_0x55d99d2db100;  1 drivers
v0x55d99d2bc980_0 .net *"_ivl_218", 31 0, L_0x55d99d2db440;  1 drivers
v0x55d99d2bca60_0 .net *"_ivl_220", 31 0, L_0x55d99d2db5d0;  1 drivers
v0x55d99d2bcb40_0 .net *"_ivl_229", 0 0, L_0x55d99d2dd2a0;  1 drivers
L_0x7fe8a2eab138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bcc00_0 .net *"_ivl_23", 25 0, L_0x7fe8a2eab138;  1 drivers
v0x55d99d2bcce0_0 .net *"_ivl_231", 0 0, L_0x55d99d2dd310;  1 drivers
v0x55d99d2bcda0_0 .net *"_ivl_232", 31 0, L_0x55d99d2dd460;  1 drivers
L_0x7fe8a2eabac8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bce80_0 .net *"_ivl_235", 30 0, L_0x7fe8a2eabac8;  1 drivers
L_0x7fe8a2eabb10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bcf60_0 .net/2u *"_ivl_236", 31 0, L_0x7fe8a2eabb10;  1 drivers
v0x55d99d2bd040_0 .net *"_ivl_238", 0 0, L_0x55d99d2dd770;  1 drivers
L_0x7fe8a2eab180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bd100_0 .net/2u *"_ivl_24", 31 0, L_0x7fe8a2eab180;  1 drivers
v0x55d99d2bd1e0_0 .net *"_ivl_243", 0 0, L_0x55d99d2ddaa0;  1 drivers
L_0x7fe8a2eabb58 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bd2a0_0 .net/2u *"_ivl_246", 5 0, L_0x7fe8a2eabb58;  1 drivers
L_0x7fe8a2eabba0 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bd380_0 .net/2u *"_ivl_250", 5 0, L_0x7fe8a2eabba0;  1 drivers
v0x55d99d2bd460_0 .net *"_ivl_257", 0 0, L_0x55d99d2de330;  1 drivers
v0x55d99d2bd930_0 .net *"_ivl_259", 0 0, L_0x55d99d2de650;  1 drivers
v0x55d99d2bd9f0_0 .net *"_ivl_26", 0 0, L_0x55d99d2d57b0;  1 drivers
L_0x7fe8a2eabbe8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bdab0_0 .net/2u *"_ivl_262", 5 0, L_0x7fe8a2eabbe8;  1 drivers
L_0x7fe8a2eabc30 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bdb90_0 .net/2u *"_ivl_266", 5 0, L_0x7fe8a2eabc30;  1 drivers
v0x55d99d2bdc70_0 .net *"_ivl_271", 15 0, L_0x55d99d2df030;  1 drivers
v0x55d99d2bdd50_0 .net *"_ivl_272", 17 0, L_0x55d99d2df0d0;  1 drivers
L_0x7fe8a2eabcc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bde30_0 .net *"_ivl_275", 1 0, L_0x7fe8a2eabcc0;  1 drivers
v0x55d99d2bdf10_0 .net *"_ivl_278", 15 0, L_0x55d99d2df420;  1 drivers
v0x55d99d2bdff0_0 .net *"_ivl_28", 31 0, L_0x55d99d2d5940;  1 drivers
L_0x7fe8a2eabd08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d99d2be0d0_0 .net *"_ivl_280", 1 0, L_0x7fe8a2eabd08;  1 drivers
v0x55d99d2be1b0_0 .net *"_ivl_283", 0 0, L_0x55d99d2df870;  1 drivers
L_0x7fe8a2eabd50 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55d99d2be290_0 .net/2u *"_ivl_284", 13 0, L_0x7fe8a2eabd50;  1 drivers
L_0x7fe8a2eabd98 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2be370_0 .net/2u *"_ivl_286", 13 0, L_0x7fe8a2eabd98;  1 drivers
v0x55d99d2be450_0 .net *"_ivl_288", 13 0, L_0x55d99d2df960;  1 drivers
L_0x7fe8a2eab1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2be530_0 .net *"_ivl_31", 25 0, L_0x7fe8a2eab1c8;  1 drivers
L_0x7fe8a2eab210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d99d2be610_0 .net/2u *"_ivl_32", 31 0, L_0x7fe8a2eab210;  1 drivers
v0x55d99d2be6f0_0 .net *"_ivl_34", 0 0, L_0x55d99d2d5a30;  1 drivers
v0x55d99d2be7b0_0 .net *"_ivl_4", 31 0, L_0x55d99d2c5100;  1 drivers
v0x55d99d2be890_0 .net *"_ivl_41", 2 0, L_0x55d99d2d5ca0;  1 drivers
L_0x7fe8a2eab258 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55d99d2be970_0 .net/2u *"_ivl_42", 2 0, L_0x7fe8a2eab258;  1 drivers
v0x55d99d2bea50_0 .net *"_ivl_49", 2 0, L_0x55d99d2d5ef0;  1 drivers
L_0x7fe8a2eab2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55d99d2beb30_0 .net/2u *"_ivl_50", 2 0, L_0x7fe8a2eab2a0;  1 drivers
v0x55d99d2bec10_0 .net *"_ivl_55", 0 0, L_0x55d99d2d6180;  1 drivers
v0x55d99d2becd0_0 .net *"_ivl_57", 0 0, L_0x55d99d2d5e30;  1 drivers
v0x55d99d2bed90_0 .net *"_ivl_59", 0 0, L_0x55d99d29cc60;  1 drivers
v0x55d99d2bee50_0 .net *"_ivl_61", 0 0, L_0x55d99d2296c0;  1 drivers
v0x55d99d2bef10_0 .net *"_ivl_63", 0 0, L_0x55d99d2d6450;  1 drivers
v0x55d99d2befd0_0 .net *"_ivl_67", 2 0, L_0x55d99d2d6620;  1 drivers
L_0x7fe8a2eab2e8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bf0b0_0 .net/2u *"_ivl_68", 2 0, L_0x7fe8a2eab2e8;  1 drivers
L_0x7fe8a2eab018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bf190_0 .net *"_ivl_7", 25 0, L_0x7fe8a2eab018;  1 drivers
v0x55d99d2bf270_0 .net *"_ivl_72", 31 0, L_0x55d99d2d68c0;  1 drivers
L_0x7fe8a2eab330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bf350_0 .net *"_ivl_75", 25 0, L_0x7fe8a2eab330;  1 drivers
L_0x7fe8a2eab378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bf430_0 .net/2u *"_ivl_76", 31 0, L_0x7fe8a2eab378;  1 drivers
v0x55d99d2bf510_0 .net *"_ivl_78", 0 0, L_0x55d99d2d6a50;  1 drivers
L_0x7fe8a2eab060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bf5d0_0 .net/2u *"_ivl_8", 31 0, L_0x7fe8a2eab060;  1 drivers
v0x55d99d2bf6b0_0 .net *"_ivl_80", 31 0, L_0x55d99d2d6bc0;  1 drivers
L_0x7fe8a2eab3c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bf790_0 .net *"_ivl_83", 25 0, L_0x7fe8a2eab3c0;  1 drivers
L_0x7fe8a2eab408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bf870_0 .net/2u *"_ivl_84", 31 0, L_0x7fe8a2eab408;  1 drivers
v0x55d99d2bf950_0 .net *"_ivl_86", 0 0, L_0x55d99d2d6960;  1 drivers
v0x55d99d2bfa10_0 .net *"_ivl_89", 0 0, L_0x55d99d2d6e30;  1 drivers
v0x55d99d2bfaf0_0 .net *"_ivl_90", 31 0, L_0x55d99d2d6f90;  1 drivers
L_0x7fe8a2eab450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bfbd0_0 .net *"_ivl_93", 30 0, L_0x7fe8a2eab450;  1 drivers
L_0x7fe8a2eab498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d99d2bfcb0_0 .net/2u *"_ivl_94", 31 0, L_0x7fe8a2eab498;  1 drivers
v0x55d99d2bfd90_0 .net *"_ivl_96", 0 0, L_0x55d99d2d71e0;  1 drivers
v0x55d99d2bfe50_0 .net *"_ivl_99", 0 0, L_0x55d99d2d7420;  1 drivers
v0x55d99d2bff10_0 .net "active", 0 0, L_0x55d99d2dfe10;  alias, 1 drivers
v0x55d99d2bffd0_0 .net "alu_op1", 31 0, L_0x55d99d2dc090;  1 drivers
v0x55d99d2c0090_0 .net "alu_op2", 31 0, L_0x55d99d2dc100;  1 drivers
v0x55d99d2c0150_0 .net "alui_instr", 0 0, L_0x55d99d2d5f90;  1 drivers
v0x55d99d2c0210_0 .net "b_flag", 0 0, v0x55d99d2b4df0_0;  1 drivers
v0x55d99d2c02b0_0 .net "b_imm", 17 0, L_0x55d99d2df510;  1 drivers
v0x55d99d2c0370_0 .net "b_offset", 31 0, L_0x55d99d2dfd20;  1 drivers
v0x55d99d2c0450_0 .net "clk", 0 0, v0x55d99d2c38c0_0;  1 drivers
v0x55d99d2c04f0_0 .net "clk_enable", 0 0, v0x55d99d2c3960_0;  1 drivers
v0x55d99d2c0590_0 .var "cpu_active", 0 0;
v0x55d99d2c0630_0 .var "curr_addr", 31 0;
v0x55d99d2c0710_0 .var "data_address", 31 0;
v0x55d99d2c07f0_0 .net "data_read", 0 0, L_0x55d99d2de710;  alias, 1 drivers
v0x55d99d2c08b0_0 .net "data_readdata", 31 0, v0x55d99d2c3b90_0;  1 drivers
v0x55d99d2c0970_0 .net "data_write", 0 0, L_0x55d99d2ddc00;  alias, 1 drivers
v0x55d99d2c0a30_0 .net "data_writedata", 31 0, v0x55d99d2b72e0_0;  alias, 1 drivers
v0x55d99d2c0af0_0 .var "delay_slot", 31 0;
v0x55d99d2c0bb0_0 .net "effective_addr", 31 0, v0x55d99d2b5230_0;  1 drivers
v0x55d99d2c0c70_0 .net "funct_code", 5 0, L_0x55d99d2c5060;  1 drivers
v0x55d99d2c1560_0 .net "hi_out", 31 0, v0x55d99d2b7750_0;  1 drivers
v0x55d99d2c1650_0 .net "hl_reg_enable", 0 0, L_0x55d99d2dd8b0;  1 drivers
v0x55d99d2c1740_0 .net "instr_address", 31 0, L_0x55d99d2dff60;  alias, 1 drivers
v0x55d99d2c1800_0 .net "instr_opcode", 5 0, L_0x55d99d2c4ec0;  1 drivers
v0x55d99d2c18c0_0 .net "instr_readdata", 31 0, v0x55d99d2c3f20_0;  1 drivers
v0x55d99d2c19b0_0 .net "j_imm", 0 0, L_0x55d99d2d8450;  1 drivers
v0x55d99d2c1a70_0 .net "j_reg", 0 0, L_0x55d99d2d8f70;  1 drivers
v0x55d99d2c1b30_0 .net "link_const", 0 0, L_0x55d99d2d7530;  1 drivers
v0x55d99d2c1bf0_0 .net "link_reg", 0 0, L_0x55d99d2d7c80;  1 drivers
v0x55d99d2c1cb0_0 .net "lo_out", 31 0, v0x55d99d2b7fa0_0;  1 drivers
v0x55d99d2c1d70_0 .net "load_data", 31 0, v0x55d99d2b6540_0;  1 drivers
v0x55d99d2c1e40_0 .net "load_instr", 0 0, L_0x55d99d2d5d40;  1 drivers
v0x55d99d2c1ee0_0 .net "lw", 0 0, L_0x55d99d2d53b0;  1 drivers
v0x55d99d2c1fa0_0 .net "lwl", 0 0, L_0x55d99d2de930;  1 drivers
v0x55d99d2c2060_0 .net "lwr", 0 0, L_0x55d99d2dea20;  1 drivers
v0x55d99d2c2120_0 .net "mem_to_reg", 0 0, L_0x55d99d29a7a0;  1 drivers
v0x55d99d2c21e0_0 .net "mfhi", 0 0, L_0x55d99d2d9b60;  1 drivers
v0x55d99d2c22a0_0 .net "mflo", 0 0, L_0x55d99d2da130;  1 drivers
v0x55d99d2c2360_0 .net "movefrom", 0 0, L_0x55d99d2870d0;  1 drivers
v0x55d99d2c2420_0 .net "muldiv", 0 0, L_0x55d99d2d99b0;  1 drivers
v0x55d99d2c24e0_0 .var "next_delay_slot", 31 0;
v0x55d99d2c25c0_0 .net "partial_store", 0 0, L_0x55d99d2de120;  1 drivers
v0x55d99d2c2680_0 .net "r_format", 0 0, L_0x55d99d2d5210;  1 drivers
v0x55d99d2c2740_0 .net "reg_a_read_data", 31 0, L_0x55d99d2db090;  1 drivers
v0x55d99d2c2830_0 .net "reg_a_read_index", 4 0, L_0x55d99d2da1f0;  1 drivers
v0x55d99d2c2900_0 .net "reg_b_read_data", 31 0, L_0x55d99d2dbf60;  1 drivers
v0x55d99d2c29f0_0 .net "reg_b_read_index", 4 0, L_0x55d99d2da2e0;  1 drivers
v0x55d99d2c2ab0_0 .net "reg_dst", 0 0, L_0x55d99d296a00;  1 drivers
v0x55d99d2c2b50_0 .net "reg_write", 0 0, L_0x55d99d2d6510;  1 drivers
v0x55d99d2c2c10_0 .net "reg_write_data", 31 0, L_0x55d99d2db920;  1 drivers
v0x55d99d2c2d00_0 .net "reg_write_enable", 0 0, L_0x55d99d2dae00;  1 drivers
v0x55d99d2c2dd0_0 .net "reg_write_index", 4 0, L_0x55d99d2da9b0;  1 drivers
v0x55d99d2c2ea0_0 .net "register_v0", 31 0, L_0x55d99d2dc020;  alias, 1 drivers
v0x55d99d2c2f70_0 .net "reset", 0 0, v0x55d99d2c4060_0;  1 drivers
v0x55d99d2c3010_0 .net "result", 31 0, v0x55d99d2b5690_0;  1 drivers
v0x55d99d2c30e0_0 .net "result_hi", 31 0, v0x55d99d2b4f90_0;  1 drivers
v0x55d99d2c31d0_0 .net "result_lo", 31 0, v0x55d99d2b5150_0;  1 drivers
v0x55d99d2c32c0_0 .net "sb", 0 0, L_0x55d99d2ddd60;  1 drivers
v0x55d99d2c3380_0 .net "sh", 0 0, L_0x55d99d2de030;  1 drivers
v0x55d99d2c3440_0 .var "state", 0 0;
v0x55d99d2c3500_0 .net "store_instr", 0 0, L_0x55d99d2d6750;  1 drivers
v0x55d99d2c35c0_0 .net "sw", 0 0, L_0x55d99d2d5510;  1 drivers
E_0x55d99d2a1480/0 .event anyedge, v0x55d99d2b4df0_0, v0x55d99d2c0af0_0, v0x55d99d2c0370_0, v0x55d99d2c19b0_0;
E_0x55d99d2a1480/1 .event anyedge, v0x55d99d2b5070_0, v0x55d99d2c1a70_0, v0x55d99d2b8d90_0, v0x55d99d2c0630_0;
E_0x55d99d2a1480 .event/or E_0x55d99d2a1480/0, E_0x55d99d2a1480/1;
E_0x55d99d2a1210 .event anyedge, v0x55d99d2c1fa0_0, v0x55d99d2c2060_0, v0x55d99d2b6f60_0, v0x55d99d2b5230_0;
L_0x55d99d2c4ec0 .part v0x55d99d2c3f20_0, 26, 6;
L_0x55d99d2c5060 .part v0x55d99d2c3f20_0, 0, 6;
L_0x55d99d2c5100 .concat [ 6 26 0 0], L_0x55d99d2c4ec0, L_0x7fe8a2eab018;
L_0x55d99d2d5210 .cmp/eq 32, L_0x55d99d2c5100, L_0x7fe8a2eab060;
L_0x55d99d2d53b0 .cmp/eq 6, L_0x55d99d2c4ec0, L_0x7fe8a2eab0a8;
L_0x55d99d2d5510 .cmp/eq 6, L_0x55d99d2c4ec0, L_0x7fe8a2eab0f0;
L_0x55d99d2d5670 .concat [ 6 26 0 0], L_0x55d99d2c4ec0, L_0x7fe8a2eab138;
L_0x55d99d2d57b0 .cmp/eq 32, L_0x55d99d2d5670, L_0x7fe8a2eab180;
L_0x55d99d2d5940 .concat [ 6 26 0 0], L_0x55d99d2c4ec0, L_0x7fe8a2eab1c8;
L_0x55d99d2d5a30 .cmp/eq 32, L_0x55d99d2d5940, L_0x7fe8a2eab210;
L_0x55d99d2d5ca0 .part L_0x55d99d2c4ec0, 3, 3;
L_0x55d99d2d5d40 .cmp/eq 3, L_0x55d99d2d5ca0, L_0x7fe8a2eab258;
L_0x55d99d2d5ef0 .part L_0x55d99d2c4ec0, 3, 3;
L_0x55d99d2d5f90 .cmp/eq 3, L_0x55d99d2d5ef0, L_0x7fe8a2eab2a0;
L_0x55d99d2d6180 .reduce/nor L_0x55d99d2d99b0;
L_0x55d99d2d6620 .part L_0x55d99d2c4ec0, 3, 3;
L_0x55d99d2d6750 .cmp/eq 3, L_0x55d99d2d6620, L_0x7fe8a2eab2e8;
L_0x55d99d2d68c0 .concat [ 6 26 0 0], L_0x55d99d2c4ec0, L_0x7fe8a2eab330;
L_0x55d99d2d6a50 .cmp/eq 32, L_0x55d99d2d68c0, L_0x7fe8a2eab378;
L_0x55d99d2d6bc0 .concat [ 6 26 0 0], L_0x55d99d2c4ec0, L_0x7fe8a2eab3c0;
L_0x55d99d2d6960 .cmp/eq 32, L_0x55d99d2d6bc0, L_0x7fe8a2eab408;
L_0x55d99d2d6e30 .part v0x55d99d2c3f20_0, 20, 1;
L_0x55d99d2d6f90 .concat [ 1 31 0 0], L_0x55d99d2d6e30, L_0x7fe8a2eab450;
L_0x55d99d2d71e0 .cmp/eq 32, L_0x55d99d2d6f90, L_0x7fe8a2eab498;
L_0x55d99d2d76f0 .concat [ 6 26 0 0], L_0x55d99d2c4ec0, L_0x7fe8a2eab4e0;
L_0x55d99d2d7790 .cmp/eq 32, L_0x55d99d2d76f0, L_0x7fe8a2eab528;
L_0x55d99d2d79b0 .part v0x55d99d2c3f20_0, 0, 6;
L_0x55d99d2d7a50 .cmp/eq 6, L_0x55d99d2d79b0, L_0x7fe8a2eab570;
L_0x55d99d2d7de0 .concat [ 6 26 0 0], L_0x55d99d2c4ec0, L_0x7fe8a2eab5b8;
L_0x55d99d2d7ed0 .cmp/eq 32, L_0x55d99d2d7de0, L_0x7fe8a2eab600;
L_0x55d99d2d8110 .concat [ 6 26 0 0], L_0x55d99d2c4ec0, L_0x7fe8a2eab648;
L_0x55d99d2d8200 .cmp/eq 32, L_0x55d99d2d8110, L_0x7fe8a2eab690;
L_0x55d99d2d85d0 .concat [ 6 26 0 0], L_0x55d99d2c4ec0, L_0x7fe8a2eab6d8;
L_0x55d99d2d86c0 .cmp/eq 32, L_0x55d99d2d85d0, L_0x7fe8a2eab720;
L_0x55d99d2d8920 .part v0x55d99d2c3f20_0, 0, 6;
L_0x55d99d2d89c0 .cmp/eq 6, L_0x55d99d2d8920, L_0x7fe8a2eab768;
L_0x55d99d2d8800 .part v0x55d99d2c3f20_0, 0, 6;
L_0x55d99d2d8c30 .cmp/eq 6, L_0x55d99d2d8800, L_0x7fe8a2eab7b0;
L_0x55d99d2d9100 .part L_0x55d99d2c5060, 3, 2;
L_0x55d99d2d91f0 .cmp/eq 2, L_0x55d99d2d9100, L_0x7fe8a2eab7f8;
L_0x55d99d2d9480 .cmp/eq 6, L_0x55d99d2c5060, L_0x7fe8a2eab840;
L_0x55d99d2d9610 .cmp/eq 6, L_0x55d99d2c5060, L_0x7fe8a2eab888;
L_0x55d99d2d9a70 .cmp/eq 6, L_0x55d99d2c5060, L_0x7fe8a2eab8d0;
L_0x55d99d2d9ed0 .cmp/eq 6, L_0x55d99d2c5060, L_0x7fe8a2eab918;
L_0x55d99d2da1f0 .part v0x55d99d2c3f20_0, 21, 5;
L_0x55d99d2da2e0 .part v0x55d99d2c3f20_0, 16, 5;
L_0x55d99d2da550 .part v0x55d99d2c3f20_0, 11, 5;
L_0x55d99d2da5f0 .part v0x55d99d2c3f20_0, 16, 5;
L_0x55d99d2da820 .functor MUXZ 5, L_0x55d99d2da5f0, L_0x55d99d2da550, L_0x55d99d296a00, C4<>;
L_0x55d99d2da9b0 .functor MUXZ 5, L_0x55d99d2da820, L_0x7fe8a2eab960, L_0x55d99d2d7530, C4<>;
L_0x55d99d2d9c20 .arith/sum 32, v0x55d99d2c0af0_0, L_0x7fe8a2eab9a8;
L_0x55d99d2db100 .functor MUXZ 32, v0x55d99d2b5690_0, v0x55d99d2b6540_0, L_0x55d99d29a7a0, C4<>;
L_0x55d99d2db440 .functor MUXZ 32, L_0x55d99d2db100, v0x55d99d2b7fa0_0, L_0x55d99d2da130, C4<>;
L_0x55d99d2db5d0 .functor MUXZ 32, L_0x55d99d2db440, v0x55d99d2b7750_0, L_0x55d99d2d9b60, C4<>;
L_0x55d99d2db920 .functor MUXZ 32, L_0x55d99d2db5d0, L_0x55d99d2d9c20, L_0x55d99d2daf60, C4<>;
L_0x55d99d2dd460 .concat [ 1 31 0 0], v0x55d99d2c3440_0, L_0x7fe8a2eabac8;
L_0x55d99d2dd770 .cmp/eq 32, L_0x55d99d2dd460, L_0x7fe8a2eabb10;
L_0x55d99d2ddd60 .cmp/eq 6, L_0x55d99d2c4ec0, L_0x7fe8a2eabb58;
L_0x55d99d2de030 .cmp/eq 6, L_0x55d99d2c4ec0, L_0x7fe8a2eabba0;
L_0x55d99d2de330 .reduce/nor v0x55d99d2c3440_0;
L_0x55d99d2de930 .cmp/eq 6, L_0x55d99d2c4ec0, L_0x7fe8a2eabbe8;
L_0x55d99d2dea20 .cmp/eq 6, L_0x55d99d2c4ec0, L_0x7fe8a2eabc30;
L_0x55d99d2df030 .part v0x55d99d2c3f20_0, 0, 16;
L_0x55d99d2df0d0 .concat [ 16 2 0 0], L_0x55d99d2df030, L_0x7fe8a2eabcc0;
L_0x55d99d2df420 .part L_0x55d99d2df0d0, 0, 16;
L_0x55d99d2df510 .concat [ 2 16 0 0], L_0x7fe8a2eabd08, L_0x55d99d2df420;
L_0x55d99d2df870 .part L_0x55d99d2df510, 17, 1;
L_0x55d99d2df960 .functor MUXZ 14, L_0x7fe8a2eabd98, L_0x7fe8a2eabd50, L_0x55d99d2df870, C4<>;
L_0x55d99d2dfd20 .concat [ 18 14 0 0], L_0x55d99d2df510, L_0x55d99d2df960;
S_0x55d99d2b4480 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x55d99d2b40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55d99d29cd80_0 .net *"_ivl_10", 15 0, L_0x55d99d2dcbc0;  1 drivers
L_0x7fe8a2eaba80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99d2b4880_0 .net/2u *"_ivl_14", 15 0, L_0x7fe8a2eaba80;  1 drivers
v0x55d99d2b4960_0 .net *"_ivl_17", 15 0, L_0x55d99d2dcd90;  1 drivers
v0x55d99d2b4a20_0 .net *"_ivl_5", 0 0, L_0x55d99d2dc4a0;  1 drivers
v0x55d99d2b4b00_0 .net *"_ivl_6", 15 0, L_0x55d99d2dc750;  1 drivers
v0x55d99d2b4c30_0 .net *"_ivl_9", 15 0, L_0x55d99d2dcb20;  1 drivers
v0x55d99d2b4d10_0 .net "addr_rt", 4 0, L_0x55d99d2dd0c0;  1 drivers
v0x55d99d2b4df0_0 .var "b_flag", 0 0;
v0x55d99d2b4eb0_0 .net "funct", 5 0, L_0x55d99d2dc400;  1 drivers
v0x55d99d2b4f90_0 .var "hi", 31 0;
v0x55d99d2b5070_0 .net "instructionword", 31 0, v0x55d99d2c3f20_0;  alias, 1 drivers
v0x55d99d2b5150_0 .var "lo", 31 0;
v0x55d99d2b5230_0 .var "memaddroffset", 31 0;
v0x55d99d2b5310_0 .var "multresult", 63 0;
v0x55d99d2b53f0_0 .net "op1", 31 0, L_0x55d99d2dc090;  alias, 1 drivers
v0x55d99d2b54d0_0 .net "op2", 31 0, L_0x55d99d2dc100;  alias, 1 drivers
v0x55d99d2b55b0_0 .net "opcode", 5 0, L_0x55d99d2dc360;  1 drivers
v0x55d99d2b5690_0 .var "result", 31 0;
v0x55d99d2b5770_0 .net "shamt", 4 0, L_0x55d99d2dcfc0;  1 drivers
v0x55d99d2b5850_0 .net/s "sign_op1", 31 0, L_0x55d99d2dc090;  alias, 1 drivers
v0x55d99d2b5910_0 .net/s "sign_op2", 31 0, L_0x55d99d2dc100;  alias, 1 drivers
v0x55d99d2b59b0_0 .net "simmediatedata", 31 0, L_0x55d99d2dcca0;  1 drivers
v0x55d99d2b5a70_0 .net "simmediatedatas", 31 0, L_0x55d99d2dcca0;  alias, 1 drivers
v0x55d99d2b5b30_0 .net "uimmediatedata", 31 0, L_0x55d99d2dce80;  1 drivers
v0x55d99d2b5bf0_0 .net "unsign_op1", 31 0, L_0x55d99d2dc090;  alias, 1 drivers
v0x55d99d2b5cb0_0 .net "unsign_op2", 31 0, L_0x55d99d2dc100;  alias, 1 drivers
v0x55d99d2b5dc0_0 .var "unsigned_result", 31 0;
E_0x55d99d2a0b30/0 .event anyedge, v0x55d99d2b55b0_0, v0x55d99d2b4eb0_0, v0x55d99d2b54d0_0, v0x55d99d2b5770_0;
E_0x55d99d2a0b30/1 .event anyedge, v0x55d99d2b53f0_0, v0x55d99d2b5310_0, v0x55d99d2b4d10_0, v0x55d99d2b59b0_0;
E_0x55d99d2a0b30/2 .event anyedge, v0x55d99d2b5b30_0, v0x55d99d2b5dc0_0;
E_0x55d99d2a0b30 .event/or E_0x55d99d2a0b30/0, E_0x55d99d2a0b30/1, E_0x55d99d2a0b30/2;
L_0x55d99d2dc360 .part v0x55d99d2c3f20_0, 26, 6;
L_0x55d99d2dc400 .part v0x55d99d2c3f20_0, 0, 6;
L_0x55d99d2dc4a0 .part v0x55d99d2c3f20_0, 15, 1;
LS_0x55d99d2dc750_0_0 .concat [ 1 1 1 1], L_0x55d99d2dc4a0, L_0x55d99d2dc4a0, L_0x55d99d2dc4a0, L_0x55d99d2dc4a0;
LS_0x55d99d2dc750_0_4 .concat [ 1 1 1 1], L_0x55d99d2dc4a0, L_0x55d99d2dc4a0, L_0x55d99d2dc4a0, L_0x55d99d2dc4a0;
LS_0x55d99d2dc750_0_8 .concat [ 1 1 1 1], L_0x55d99d2dc4a0, L_0x55d99d2dc4a0, L_0x55d99d2dc4a0, L_0x55d99d2dc4a0;
LS_0x55d99d2dc750_0_12 .concat [ 1 1 1 1], L_0x55d99d2dc4a0, L_0x55d99d2dc4a0, L_0x55d99d2dc4a0, L_0x55d99d2dc4a0;
L_0x55d99d2dc750 .concat [ 4 4 4 4], LS_0x55d99d2dc750_0_0, LS_0x55d99d2dc750_0_4, LS_0x55d99d2dc750_0_8, LS_0x55d99d2dc750_0_12;
L_0x55d99d2dcb20 .part v0x55d99d2c3f20_0, 0, 16;
L_0x55d99d2dcbc0 .concat [ 16 0 0 0], L_0x55d99d2dcb20;
L_0x55d99d2dcca0 .concat [ 16 16 0 0], L_0x55d99d2dcbc0, L_0x55d99d2dc750;
L_0x55d99d2dcd90 .part v0x55d99d2c3f20_0, 0, 16;
L_0x55d99d2dce80 .concat [ 16 16 0 0], L_0x55d99d2dcd90, L_0x7fe8a2eaba80;
L_0x55d99d2dcfc0 .part v0x55d99d2c3f20_0, 6, 5;
L_0x55d99d2dd0c0 .part v0x55d99d2c3f20_0, 16, 5;
S_0x55d99d2b5ff0 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x55d99d2b40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x55d99d2b6210_0 .net "address", 31 0, v0x55d99d2b5230_0;  alias, 1 drivers
v0x55d99d2b62f0_0 .net "datafromMem", 31 0, v0x55d99d2c3b90_0;  alias, 1 drivers
v0x55d99d2b63b0_0 .net "instr_word", 31 0, v0x55d99d2c3f20_0;  alias, 1 drivers
v0x55d99d2b6480_0 .net "opcode", 5 0, L_0x55d99d2dd160;  1 drivers
v0x55d99d2b6540_0 .var "out_transformed", 31 0;
v0x55d99d2b6670_0 .net "whichbyte", 1 0, L_0x55d99d2dd200;  1 drivers
E_0x55d99d2b61a0 .event anyedge, v0x55d99d2b6480_0, v0x55d99d2b62f0_0, v0x55d99d2b6670_0, v0x55d99d2b5070_0;
L_0x55d99d2dd160 .part v0x55d99d2c3f20_0, 26, 6;
L_0x55d99d2dd200 .part v0x55d99d2b5230_0, 0, 2;
S_0x55d99d2b67d0 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x55d99d2b40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x55d99d2b6a60_0 .net *"_ivl_1", 1 0, L_0x55d99d2ded10;  1 drivers
L_0x7fe8a2eabc78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d99d2b6b60_0 .net *"_ivl_5", 0 0, L_0x7fe8a2eabc78;  1 drivers
v0x55d99d2b6c40_0 .net "bytenum", 2 0, L_0x55d99d2dedb0;  1 drivers
v0x55d99d2b6d30_0 .net "dataword", 31 0, v0x55d99d2c3b90_0;  alias, 1 drivers
v0x55d99d2b6e20_0 .net "eff_addr", 31 0, v0x55d99d2b5230_0;  alias, 1 drivers
v0x55d99d2b6f60_0 .net "opcode", 5 0, L_0x55d99d2c4ec0;  alias, 1 drivers
v0x55d99d2b7040_0 .net "regbyte", 7 0, L_0x55d99d2deef0;  1 drivers
v0x55d99d2b7120_0 .net "reghalfword", 15 0, L_0x55d99d2def90;  1 drivers
v0x55d99d2b7200_0 .net "regword", 31 0, L_0x55d99d2dbf60;  alias, 1 drivers
v0x55d99d2b72e0_0 .var "storedata", 31 0;
E_0x55d99d2b69e0/0 .event anyedge, v0x55d99d2b6f60_0, v0x55d99d2b7200_0, v0x55d99d2b6c40_0, v0x55d99d2b7040_0;
E_0x55d99d2b69e0/1 .event anyedge, v0x55d99d2b62f0_0, v0x55d99d2b7120_0;
E_0x55d99d2b69e0 .event/or E_0x55d99d2b69e0/0, E_0x55d99d2b69e0/1;
L_0x55d99d2ded10 .part v0x55d99d2b5230_0, 0, 2;
L_0x55d99d2dedb0 .concat [ 2 1 0 0], L_0x55d99d2ded10, L_0x7fe8a2eabc78;
L_0x55d99d2deef0 .part L_0x55d99d2dbf60, 0, 8;
L_0x55d99d2def90 .part L_0x55d99d2dbf60, 0, 16;
S_0x55d99d2b7460 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x55d99d2b40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55d99d2b7670_0 .net "clk", 0 0, v0x55d99d2c38c0_0;  alias, 1 drivers
v0x55d99d2b7750_0 .var "data", 31 0;
v0x55d99d2b7830_0 .net "data_in", 31 0, v0x55d99d2b4f90_0;  alias, 1 drivers
v0x55d99d2b7900_0 .net "data_out", 31 0, v0x55d99d2b7750_0;  alias, 1 drivers
v0x55d99d2b79c0_0 .net "enable", 0 0, L_0x55d99d2dd8b0;  alias, 1 drivers
v0x55d99d2b7ad0_0 .net "reset", 0 0, v0x55d99d2c4060_0;  alias, 1 drivers
S_0x55d99d2b7c30 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x55d99d2b40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55d99d2b7ee0_0 .net "clk", 0 0, v0x55d99d2c38c0_0;  alias, 1 drivers
v0x55d99d2b7fa0_0 .var "data", 31 0;
v0x55d99d2b8060_0 .net "data_in", 31 0, v0x55d99d2b5150_0;  alias, 1 drivers
v0x55d99d2b8160_0 .net "data_out", 31 0, v0x55d99d2b7fa0_0;  alias, 1 drivers
v0x55d99d2b8220_0 .net "enable", 0 0, L_0x55d99d2dd8b0;  alias, 1 drivers
v0x55d99d2b8310_0 .net "reset", 0 0, v0x55d99d2c4060_0;  alias, 1 drivers
S_0x55d99d2b8470 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x55d99d2b40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55d99d2db090 .functor BUFZ 32, L_0x55d99d2dbb00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d99d2dbf60 .functor BUFZ 32, L_0x55d99d2dbd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d99d2b9240_2 .array/port v0x55d99d2b9240, 2;
L_0x55d99d2dc020 .functor BUFZ 32, v0x55d99d2b9240_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d99d2b8650_0 .net *"_ivl_0", 31 0, L_0x55d99d2dbb00;  1 drivers
v0x55d99d2b8750_0 .net *"_ivl_10", 6 0, L_0x55d99d2dbe20;  1 drivers
L_0x7fe8a2eaba38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d99d2b8830_0 .net *"_ivl_13", 1 0, L_0x7fe8a2eaba38;  1 drivers
v0x55d99d2b88f0_0 .net *"_ivl_2", 6 0, L_0x55d99d2dbba0;  1 drivers
L_0x7fe8a2eab9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d99d2b89d0_0 .net *"_ivl_5", 1 0, L_0x7fe8a2eab9f0;  1 drivers
v0x55d99d2b8b00_0 .net *"_ivl_8", 31 0, L_0x55d99d2dbd80;  1 drivers
v0x55d99d2b8be0_0 .net "r_clk", 0 0, v0x55d99d2c38c0_0;  alias, 1 drivers
v0x55d99d2b8cd0_0 .net "r_clk_enable", 0 0, v0x55d99d2c3960_0;  alias, 1 drivers
v0x55d99d2b8d90_0 .net "read_data1", 31 0, L_0x55d99d2db090;  alias, 1 drivers
v0x55d99d2b8f00_0 .net "read_data2", 31 0, L_0x55d99d2dbf60;  alias, 1 drivers
v0x55d99d2b8fc0_0 .net "read_reg1", 4 0, L_0x55d99d2da1f0;  alias, 1 drivers
v0x55d99d2b9080_0 .net "read_reg2", 4 0, L_0x55d99d2da2e0;  alias, 1 drivers
v0x55d99d2b9160_0 .net "register_v0", 31 0, L_0x55d99d2dc020;  alias, 1 drivers
v0x55d99d2b9240 .array "registers", 0 31, 31 0;
v0x55d99d2b9810_0 .net "reset", 0 0, v0x55d99d2c4060_0;  alias, 1 drivers
v0x55d99d2b98b0_0 .net "write_control", 0 0, L_0x55d99d2dae00;  alias, 1 drivers
v0x55d99d2b9970_0 .net "write_data", 31 0, L_0x55d99d2db920;  alias, 1 drivers
v0x55d99d2b9b60_0 .net "write_reg", 4 0, L_0x55d99d2da9b0;  alias, 1 drivers
L_0x55d99d2dbb00 .array/port v0x55d99d2b9240, L_0x55d99d2dbba0;
L_0x55d99d2dbba0 .concat [ 5 2 0 0], L_0x55d99d2da1f0, L_0x7fe8a2eab9f0;
L_0x55d99d2dbd80 .array/port v0x55d99d2b9240, L_0x55d99d2dbe20;
L_0x55d99d2dbe20 .concat [ 5 2 0 0], L_0x55d99d2da2e0, L_0x7fe8a2eaba38;
S_0x55d99d2884d0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x55d99d286920 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x7fe8a2ef75e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d99d2c4190_0 .net "in", 31 0, o0x7fe8a2ef75e8;  0 drivers
v0x55d99d2c4290_0 .var "out", 31 0;
S_0x55d99d272e00 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fe8a2ef76a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d99d2c43d0_0 .net "clk", 0 0, o0x7fe8a2ef76a8;  0 drivers
o0x7fe8a2ef76d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d99d2c4490_0 .net "data_address", 31 0, o0x7fe8a2ef76d8;  0 drivers
o0x7fe8a2ef7708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d99d2c4570_0 .net "data_read", 0 0, o0x7fe8a2ef7708;  0 drivers
v0x55d99d2c4610_0 .var "data_readdata", 31 0;
o0x7fe8a2ef7768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d99d2c46f0_0 .net "data_write", 0 0, o0x7fe8a2ef7768;  0 drivers
o0x7fe8a2ef7798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d99d2c47b0_0 .net "data_writedata", 31 0, o0x7fe8a2ef7798;  0 drivers
S_0x55d99d291e40 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x7fe8a2ef78e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d99d2c49d0_0 .net "clk", 0 0, o0x7fe8a2ef78e8;  0 drivers
v0x55d99d2c4ab0_0 .var "curr_addr", 31 0;
o0x7fe8a2ef7948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d99d2c4b90_0 .net "enable", 0 0, o0x7fe8a2ef7948;  0 drivers
o0x7fe8a2ef7978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d99d2c4c30_0 .net "next_addr", 31 0, o0x7fe8a2ef7978;  0 drivers
o0x7fe8a2ef79a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d99d2c4d10_0 .net "reset", 0 0, o0x7fe8a2ef79a8;  0 drivers
E_0x55d99d1a12d0 .event posedge, v0x55d99d2c49d0_0;
    .scope S_0x55d99d2b8470;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d99d2b9240, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55d99d2b8470;
T_1 ;
    %wait E_0x55d99d1c4730;
    %load/vec4 v0x55d99d2b9810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d99d2b8cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55d99d2b98b0_0;
    %load/vec4 v0x55d99d2b9b60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55d99d2b9970_0;
    %load/vec4 v0x55d99d2b9b60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99d2b9240, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d99d2b4480;
T_2 ;
    %wait E_0x55d99d2a0b30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
    %load/vec4 v0x55d99d2b55b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55d99d2b4eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55d99d2b5910_0;
    %ix/getv 4, v0x55d99d2b5770_0;
    %shiftl 4;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55d99d2b5910_0;
    %ix/getv 4, v0x55d99d2b5770_0;
    %shiftr 4;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55d99d2b5910_0;
    %ix/getv 4, v0x55d99d2b5770_0;
    %shiftr/s 4;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55d99d2b5910_0;
    %load/vec4 v0x55d99d2b5bf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55d99d2b5910_0;
    %load/vec4 v0x55d99d2b5bf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55d99d2b5910_0;
    %load/vec4 v0x55d99d2b5bf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55d99d2b5850_0;
    %pad/s 64;
    %load/vec4 v0x55d99d2b5910_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55d99d2b5310_0, 0, 64;
    %load/vec4 v0x55d99d2b5310_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55d99d2b4f90_0, 0, 32;
    %load/vec4 v0x55d99d2b5310_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55d99d2b5150_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %pad/u 64;
    %load/vec4 v0x55d99d2b5cb0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55d99d2b5310_0, 0, 64;
    %load/vec4 v0x55d99d2b5310_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55d99d2b4f90_0, 0, 32;
    %load/vec4 v0x55d99d2b5310_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55d99d2b5150_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b5910_0;
    %mod/s;
    %store/vec4 v0x55d99d2b4f90_0, 0, 32;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b5910_0;
    %div/s;
    %store/vec4 v0x55d99d2b5150_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5cb0_0;
    %mod;
    %store/vec4 v0x55d99d2b4f90_0, 0, 32;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5cb0_0;
    %div;
    %store/vec4 v0x55d99d2b5150_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55d99d2b53f0_0;
    %store/vec4 v0x55d99d2b4f90_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55d99d2b53f0_0;
    %store/vec4 v0x55d99d2b5150_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b5910_0;
    %add;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5cb0_0;
    %add;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5cb0_0;
    %sub;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5cb0_0;
    %and;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5cb0_0;
    %or;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5cb0_0;
    %xor;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5cb0_0;
    %or;
    %inv;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b5910_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5cb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55d99d2b4d10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55d99d2b5850_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55d99d2b5850_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55d99d2b5850_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55d99d2b5850_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b5910_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b54d0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55d99d2b5850_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55d99d2b5850_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99d2b4df0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b59b0_0;
    %add;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b59b0_0;
    %add;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b59b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5a70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5b30_0;
    %and;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5b30_0;
    %or;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55d99d2b5bf0_0;
    %load/vec4 v0x55d99d2b5b30_0;
    %xor;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55d99d2b5b30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55d99d2b5dc0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b59b0_0;
    %add;
    %store/vec4 v0x55d99d2b5230_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b59b0_0;
    %add;
    %store/vec4 v0x55d99d2b5230_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b59b0_0;
    %add;
    %store/vec4 v0x55d99d2b5230_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b59b0_0;
    %add;
    %store/vec4 v0x55d99d2b5230_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b59b0_0;
    %add;
    %store/vec4 v0x55d99d2b5230_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b59b0_0;
    %add;
    %store/vec4 v0x55d99d2b5230_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b59b0_0;
    %add;
    %store/vec4 v0x55d99d2b5230_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55d99d2b5850_0;
    %load/vec4 v0x55d99d2b59b0_0;
    %add;
    %store/vec4 v0x55d99d2b5230_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55d99d2b5dc0_0;
    %store/vec4 v0x55d99d2b5690_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d99d2b5ff0;
T_3 ;
    %wait E_0x55d99d2b61a0;
    %load/vec4 v0x55d99d2b6480_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x55d99d2b6670_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x55d99d2b6670_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x55d99d2b6670_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x55d99d2b6670_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55d99d2b62f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x55d99d2b63b0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x55d99d2b6540_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55d99d2b7c30;
T_4 ;
    %wait E_0x55d99d1c4730;
    %load/vec4 v0x55d99d2b8310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d99d2b7fa0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d99d2b8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55d99d2b8060_0;
    %assign/vec4 v0x55d99d2b7fa0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d99d2b7460;
T_5 ;
    %wait E_0x55d99d1c4730;
    %load/vec4 v0x55d99d2b7ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d99d2b7750_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d99d2b79c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55d99d2b7830_0;
    %assign/vec4 v0x55d99d2b7750_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d99d2b67d0;
T_6 ;
    %wait E_0x55d99d2b69e0;
    %load/vec4 v0x55d99d2b6f60_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55d99d2b7200_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d99d2b72e0_0, 4, 8;
    %load/vec4 v0x55d99d2b7200_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d99d2b72e0_0, 4, 8;
    %load/vec4 v0x55d99d2b7200_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d99d2b72e0_0, 4, 8;
    %load/vec4 v0x55d99d2b7200_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d99d2b72e0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d99d2b6f60_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x55d99d2b6c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x55d99d2b7040_0;
    %load/vec4 v0x55d99d2b6d30_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b72e0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x55d99d2b6d30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55d99d2b7040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d99d2b6d30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55d99d2b72e0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x55d99d2b6d30_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55d99d2b7040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d99d2b6d30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b72e0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x55d99d2b6d30_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x55d99d2b7040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b72e0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55d99d2b6f60_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x55d99d2b6c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x55d99d2b7120_0;
    %load/vec4 v0x55d99d2b6d30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b72e0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x55d99d2b6d30_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55d99d2b7120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d2b72e0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d99d2b40d0;
T_7 ;
    %wait E_0x55d99d2a1210;
    %load/vec4 v0x55d99d2c1fa0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55d99d2c2060_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d99d2c1800_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55d99d2c0bb0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55d99d2c0710_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d99d2b40d0;
T_8 ;
    %wait E_0x55d99d2a1480;
    %load/vec4 v0x55d99d2c0210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55d99d2c0af0_0;
    %load/vec4 v0x55d99d2c0370_0;
    %add;
    %store/vec4 v0x55d99d2c24e0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d99d2c19b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55d99d2c0af0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55d99d2c18c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55d99d2c24e0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55d99d2c1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55d99d2c2740_0;
    %store/vec4 v0x55d99d2c24e0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55d99d2c0630_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55d99d2c24e0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55d99d2b40d0;
T_9 ;
    %wait E_0x55d99d1c4730;
    %load/vec4 v0x55d99d2c04f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55d99d2c2f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55d99d2c0630_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x55d99d2c0af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d99d2c0590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d99d2c3440_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55d99d2c0590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55d99d2c3440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d99d2c3440_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55d99d2c3440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d99d2c3440_0, 0;
    %load/vec4 v0x55d99d2c0af0_0;
    %assign/vec4 v0x55d99d2c0630_0, 0;
    %load/vec4 v0x55d99d2c24e0_0;
    %assign/vec4 v0x55d99d2c0af0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x55d99d2c0af0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d99d2c0590_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d99d2b40d0;
T_10 ;
    %wait E_0x55d99d1c4730;
    %vpi_call/w 4 281 "$display", "reset=%h, clk_enable=%h", v0x55d99d2c2f70_0, v0x55d99d2c04f0_0 {0 0 0};
    %vpi_call/w 4 282 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55d99d2c18c0_0, v0x55d99d2bff10_0, v0x55d99d2c2b50_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55d99d2c2830_0, v0x55d99d2c29f0_0 {0 0 0};
    %vpi_call/w 4 284 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55d99d2c2740_0, v0x55d99d2c2900_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55d99d2c2c10_0, v0x55d99d2c3010_0, v0x55d99d2c2dd0_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55d99d2c2420_0, v0x55d99d2c31d0_0, v0x55d99d2c30e0_0, v0x55d99d2c1cb0_0, v0x55d99d2c1560_0 {0 0 0};
    %vpi_call/w 4 287 "$display", "pc=%h, state=%h", v0x55d99d2c0630_0, v0x55d99d2c3440_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x55d99d292270;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99d2c38c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55d99d2c38c0_0;
    %inv;
    %store/vec4 v0x55d99d2c38c0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x55d99d292270;
T_12 ;
    %fork t_1, S_0x55d99d291a30;
    %jmp t_0;
    .scope S_0x55d99d291a30;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99d2c4060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99d2c3960_0, 0, 1;
    %wait E_0x55d99d1c4730;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99d2c4060_0, 0, 1;
    %wait E_0x55d99d1c4730;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55d99d299b60_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55d99d299e50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d99d29a8c0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x55d99d2871f0_0, 0, 16;
    %load/vec4 v0x55d99d299b60_0;
    %load/vec4 v0x55d99d299e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d99d29a8c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d99d2871f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d287dd0_0, 0, 32;
    %load/vec4 v0x55d99d287dd0_0;
    %store/vec4 v0x55d99d2c3f20_0, 0, 32;
    %wait E_0x55d99d1c4730;
    %delay 2, 0;
    %load/vec4 v0x55d99d2c3c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 67 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.1 ;
    %load/vec4 v0x55d99d2c3aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.3 ;
    %load/vec4 v0x55d99d2c3fc0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x55d99d2c3fc0_0 {0 0 0};
T_12.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55d99d299b60_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d99d299e50_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55d99d29a8c0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d99d2871f0_0, 0, 16;
    %load/vec4 v0x55d99d299b60_0;
    %load/vec4 v0x55d99d299e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d99d29a8c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d99d2871f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d287dd0_0, 0, 32;
    %load/vec4 v0x55d99d287dd0_0;
    %store/vec4 v0x55d99d2c3f20_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x55d99d2c3b90_0, 0, 32;
    %delay 2, 0;
    %wait E_0x55d99d1c4730;
    %delay 2, 0;
    %load/vec4 v0x55d99d2c3c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 85 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.7 ;
    %load/vec4 v0x55d99d2c3aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 3 86 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.9 ;
    %load/vec4 v0x55d99d2c3a00_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 3 87 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x55d99d2c3a00_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x55d99d2c3fc0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_12.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55d99d299b60_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55d99d299e50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55d99d29a8c0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x55d99d2871f0_0, 0, 16;
    %vpi_call/w 3 97 "$display", "%b", v0x55d99d2871f0_0 {0 0 0};
    %load/vec4 v0x55d99d299b60_0;
    %load/vec4 v0x55d99d299e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d99d29a8c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d99d2871f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d99d287dd0_0, 0, 32;
    %load/vec4 v0x55d99d287dd0_0;
    %store/vec4 v0x55d99d2c3f20_0, 0, 32;
    %wait E_0x55d99d1c4730;
    %delay 2, 0;
    %load/vec4 v0x55d99d2c3c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 3 103 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.15 ;
    %load/vec4 v0x55d99d2c3aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 3 104 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.17 ;
    %load/vec4 v0x55d99d2c3fc0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 3 105 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x55d99d2c3fc0_0 {0 0 0};
T_12.19 ;
    %end;
    .scope S_0x55d99d292270;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x55d99d291e40;
T_13 ;
    %wait E_0x55d99d1a12d0;
    %load/vec4 v0x55d99d2c4d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55d99d2c4ab0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55d99d2c4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55d99d2c4c30_0;
    %assign/vec4 v0x55d99d2c4ab0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
