Library {
  Name			  "relay_ANSI_F25_lib"
  Version		  8.1
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1252"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [-8.0, -8.0, 1936.0, 1176.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[1]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[15]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1693.0, 1010.0]
	ZoomFactor		[1.4613095238095239]
	Offset			[-1.2749490835030315, 87.419551934826885]
      }
    }
  }
  Created		  "Tue Apr 19 10:14:07 2016"
  Creator		  "RE25624"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "re25624"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Aug 04 15:32:23 2016"
  RTWModifiedTimeStamp	  392225528
  ModelVersionFormat	  "1.%<AutoIncrement:5>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  RecordCoverage	  off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      6
      Version		      "1.13.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  7
	  Version		  "1.13.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  8
	  Version		  "1.13.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  9
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  128
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  10
	  Version		  "1.13.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "EnableAllAsError"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  11
	  Version		  "1.13.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  12
	  Version		  "1.13.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  13
	  Version		  "1.13.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  14
	  Version		  "1.13.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    15
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      15
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		22
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      16
	      Version		      "1.13.0"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      off
	      GenerateAllocFcn	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 430, 285, 1490, 915 ] 
    }
    PropName		    "ConfigurationSets"
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      BusSelector
      OutputSignals	      "signal1,signal2,signal3"
      OutputAsBus	      off
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      S-Function
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Sqrt
      Operator		      "sqrt"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Exact"
      Iterations	      "3"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "relay_ANSI_F25_lib"
    Location		    [-8, -8, 1928, 1168]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "146"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "175"
    Block {
      BlockType		      SubSystem
      Name		      "Relay 25 - Sync Check - RS"
      SID		      "2"
      Ports		      [4, 1]
      Position		      [265, 243, 395, 352]
      ZOrder		      4
      BackgroundColor	      "gray"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		17
	$ClassName		"Simulink.Mask"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  5
	  Object {
	    $ObjectID		    18
	    Type		    "edit"
	    Name		    "VRMSLL"
	    Prompt		    "Nominal Voltage [VRMSLL]"
	    Value		    "VRMSLL"
	  }
	  Object {
	    $ObjectID		    19
	    Type		    "edit"
	    Name		    "Ts"
	    Prompt		    "Sampling Time [Sec]"
	    Value		    "Ts"
	  }
	  Object {
	    $ObjectID		    20
	    Type		    "edit"
	    Name		    "dV_threshold"
	    Prompt		    "Percent Voltage Threshold [%]"
	    Value		    "dV_threshold"
	  }
	  Object {
	    $ObjectID		    21
	    Type		    "edit"
	    Name		    "angle_threshold"
	    Prompt		    "Angle Threshold [degress]"
	    Value		    "angle_threshold"
	  }
	  Object {
	    $ObjectID		    22
	    Type		    "edit"
	    Name		    "dF_threshold"
	    Prompt		    "Frequency Threshold [Hz]"
	    Value		    "dF_threshold"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"Relay 25 - Sync Check - RS"
	Location		[-8, -8, 1928, 1168]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "VPKLN_bus"
	  SID			  "3"
	  Position		  [275, 483, 305, 497]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "VPKLN_line"
	  SID			  "4"
	  Position		  [275, 578, 305, 592]
	  ZOrder		  -1
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trip_or"
	  SID			  "5"
	  Position		  [1225, 288, 1255, 302]
	  ZOrder		  -1
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "mode_in"
	  SID			  "6"
	  Position		  [1225, 333, 1255, 347]
	  ZOrder		  -1
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "7"
	  Position		  [840, 261, 890, 279]
	  ZOrder		  -4
	  ShowName		  off
	  Value			  "VRMSLL"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "8"
	  Ports			  [1, 3]
	  Position		  [330, 454, 335, 526]
	  ZOrder		  -6
	  ForegroundColor	  "orange"
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	  Port {
	    PortNumber		    1
	    Name		    "a_sys"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux1"
	  SID			  "9"
	  Ports			  [1, 3]
	  Position		  [330, 549, 335, 621]
	  ZOrder		  -6
	  ForegroundColor	  "orange"
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux10"
	  SID			  "10"
	  Ports			  [1, 2]
	  Position		  [705, 426, 710, 464]
	  ZOrder		  -6
	  ShowName		  off
	  Outputs		  "2"
	  DisplayOption		  "bar"
	  Port {
	    PortNumber		    1
	    Name		    "vbus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "vline"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn"
	  SID			  "11"
	  Position		  [1280, 330, 1320, 350]
	  ZOrder		  -1
	  ShowName		  off
	  Expr			  "u(1)==2"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Freq_Comparator"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [745, 549, 845, 591]
	  ZOrder		  -17
	  BackgroundColor	  "cyan"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "dF"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Freq_Comparator"
	    Location		    [-8, -8, 1928, 1168]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "372"
	    Block {
	      BlockType		      Inport
	      Name		      "f_grid"
	      SID		      "13"
	      Position		      [75, 103, 105, 117]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "f_gen"
	      SID		      "14"
	      Position		      [75, 143, 105, 157]
	      ZOrder		      -1
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Abs
	      Name		      "Abs"
	      SID		      "15"
	      Position		      [305, 115, 335, 145]
	      ZOrder		      -1
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant2"
	      SID		      "16"
	      Ports		      [1, 1]
	      Position		      [370, 111, 460, 149]
	      ZOrder		      -5
	      BackgroundColor	      "green"
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      relop		      "<="
	      const		      "dF_threshold"
	      OutDataTypeStr	      "uint8"
	      ZeroCross		      on
	    }
	    Block {
	      BlockType		      Fcn
	      Name		      "Fcn2"
	      SID		      "17"
	      Position		      [165, 117, 270, 143]
	      ZOrder		      -1
	      Expr		      "u(2)-u(1)"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "18"
	      Ports		      [2, 1]
	      Position		      [140, 111, 145, 149]
	      ZOrder		      -12
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Locked"
	      SID		      "19"
	      Position		      [490, 123, 520, 137]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant2"
	      SrcPort		      1
	      DstBlock		      "Locked"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "f_grid"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "f_gen"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Fcn2"
	      SrcPort		      1
	      DstBlock		      "Abs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Fcn2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Abs"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Constant2"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "20"
	      Name		      "This block compares the frequency at each of the circuit breaker terminals\n* if the difference is"
	      " less than threshold dF_threshold, then outputs 1"
	      Position		      [276, 210]
	      ZOrder		      -1
	    }
	  }
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "21"
	  Ports			  [3, 1]
	  Position		  [1115, 430, 1150, 510]
	  ZOrder		  -11
	  BackgroundColor	  "red"
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  Port {
	    PortNumber		    1
	    Name		    "dV&dF&dW"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  SID			  "22"
	  Ports			  [3, 1]
	  Position		  [1375, 323, 1405, 357]
	  ZOrder		  -11
	  ShowName		  off
	  Operator		  "OR"
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator3"
	  SID			  "23"
	  Ports			  [2, 1]
	  Position		  [1575, 447, 1605, 478]
	  ZOrder		  -11
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "24"
	  Ports			  [2, 1]
	  Position		  [550, 425, 555, 465]
	  ZOrder		  -12
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Phase_Comparator"
	  SID			  "25"
	  Ports			  [2, 1]
	  Position		  [740, 644, 840, 686]
	  ZOrder		  -17
	  BackgroundColor	  "cyan"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "dW"
	    PropagatedSignals	    "bool"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Phase_Comparator"
	    Location		    [-8, -8, 1928, 1168]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "245"
	    Block {
	      BlockType		      Inport
	      Name		      "wt_grid"
	      SID		      "26"
	      Position		      [25, 48, 55, 62]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "wt_gen"
	      SID		      "27"
	      Position		      [25, 108, 55, 122]
	      ZOrder		      -1
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant1"
	      SID		      "28"
	      Ports		      [1, 1]
	      Position		      [525, 84, 620, 116]
	      ZOrder		      -5
	      BackgroundColor	      "green"
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      relop		      "<="
	      const		      "angle_threshold"
	      OutDataTypeStr	      "uint8"
	      ZeroCross		      on
	      Port {
		PortNumber		1
		Name			"bool"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      SID		      "29"
	      Position		      [125, 98, 160, 122]
	      ZOrder		      -5
	      NamePlacement	      "alternate"
	      ShowName		      off
	      Value		      "2*pi"
	    }
	    Block {
	      BlockType		      Fcn
	      Name		      "Fcn3"
	      SID		      "30"
	      Position		      [310, 87, 415, 113]
	      ZOrder		      -1
	      Expr		      "abs(u(2)-u(1))"
	      SampleTime	      "Ts"
	      Port {
		PortNumber		1
		Name			"diff"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      SID		      "31"
	      Ports		      [2, 1]
	      Position		      [185, 73, 215, 122]
	      ZOrder		      -11
	      ShowName		      off
	      Operator		      "mod"
	      SampleTime	      "Ts"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux3"
	      SID		      "32"
	      Ports		      [2, 1]
	      Position		      [85, 66, 90, 104]
	      ZOrder		      -12
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Radians\nto Degrees"
	      SID		      "33"
	      Ports		      [1, 1]
	      Position		      [450, 85, 480, 115]
	      ZOrder		      -13
	      LibraryVersion	      "1.44"
	      SourceBlock	      "simulink_extras/Transformations/Radians\nto Degrees"
	      SourceType	      "RadiansToDegrees"
	      Port {
		PortNumber		1
		Name			"R2D"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Unwrap"
	      SID		      "34"
	      Ports		      [1, 1]
	      Position		      [245, 82, 290, 118]
	      ZOrder		      -13
	      LibraryVersion	      "1.731"
	      UserDataPersistent      on
	      UserData		      "DataTag0"
	      SourceBlock	      "dspsigops/Unwrap"
	      SourceType	      "Unwrap"
	      tol		      "pi"
	      InputProcessing	      "Columns as channels (frame based)"
	      running		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Locked"
	      SID		      "35"
	      Position		      [670, 93, 700, 107]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Unwrap"
	      SrcPort		      1
	      DstBlock		      "Fcn3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      DstBlock		      "Unwrap"
	      DstPort		      1
	    }
	    Line {
	      Name		      "bool"
	      Labels		      [0, 0]
	      SrcBlock		      "Compare\nTo Constant1"
	      SrcPort		      1
	      DstBlock		      "Locked"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wt_gen"
	      SrcPort		      1
	      Points		      [0, -20]
	      DstBlock		      "Mux3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "wt_grid"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "Mux3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "diff"
	      Labels		      [0, 0]
	      SrcBlock		      "Fcn3"
	      SrcPort		      1
	      DstBlock		      "Radians\nto Degrees"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      2
	    }
	    Line {
	      Name		      "R2D"
	      Labels		      [0, 0]
	      SrcBlock		      "Radians\nto Degrees"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Constant1"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "36"
	      Name		      "This block compares the angle (phase A only) at each of the circuit breaker terminals\n* if the di"
	      "fference is less than threshold angle_threshold, then outputs 1"
	      Position		      [326, 185]
	      ZOrder		      -1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "RMS"
	  SID			  "37"
	  Ports			  [1, 1]
	  Position		  [585, 432, 620, 458]
	  ZOrder		  -17
	  BackgroundColor	  "lightBlue"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "RMS"
	    Location		    [-8, -8, 1928, 1168]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "s"
	      SID		      "38"
	      Position		      [45, 93, 75, 107]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Discrete \nMean value6"
	      SID		      "39"
	      Ports		      [1, 1]
	      Position		      [270, 85, 340, 135]
	      ZOrder		      -7
	      LibraryVersion	      "1.664"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib_extras/Discrete\nMeasurements/Discrete \nMean value"
	      SourceType	      "Discrete Mean value"
	      Freq		      "60"
	      Vinit		      "0"
	      Ts		      "Ts"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product3"
	      SID		      "40"
	      Ports		      [2, 1]
	      Position		      [200, 92, 230, 123]
	      ZOrder		      -19
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sqrt
	      Name		      "Signed\nSqrt"
	      SID		      "41"
	      Position		      [370, 95, 400, 125]
	      ZOrder		      -26
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "S"
	      SID		      "42"
	      Position		      [495, 103, 525, 117]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Signed\nSqrt"
	      SrcPort		      1
	      DstBlock		      "S"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete \nMean value6"
	      SrcPort		      1
	      DstBlock		      "Signed\nSqrt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product3"
	      SrcPort		      1
	      DstBlock		      "Discrete \nMean value6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "s"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		Points			[0, 15]
		DstBlock		"Product3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Product3"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "S-R\nFlip-Flop1"
	  SID			  "43"
	  Ports			  [2, 2]
	  Position		  [1435, 235, 1480, 310]
	  ZOrder		  1441
	  LibraryVersion	  "1.44"
	  SourceBlock		  "simulink_extras/Flip Flops/S-R\nFlip-Flop"
	  SourceType		  "SRFlipFlop"
	  initial_condition	  "0"
	  Port {
	    PortNumber		    1
	    Name		    "deadbus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "44"
	  Position		  [1505, 280, 1525, 300]
	  ZOrder		  -20
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "45"
	  Position		  [395, 600, 415, 620]
	  ZOrder		  -20
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "46"
	  Position		  [395, 575, 415, 595]
	  ZOrder		  -20
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "47"
	  Position		  [395, 480, 415, 500]
	  ZOrder		  -20
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "48"
	  Position		  [395, 505, 415, 525]
	  ZOrder		  -20
	  ShowName		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Voltage_Comparator"
	  SID			  "49"
	  Ports			  [2, 1]
	  Position		  [885, 424, 985, 466]
	  ZOrder		  -17
	  BackgroundColor	  "cyan"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "dV"
	    PropagatedSignals	    "thshld"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Voltage_Comparator"
	    Location		    [-8, -8, 1928, 1168]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "273"
	    Block {
	      BlockType		      Inport
	      Name		      "V_bus"
	      SID		      "50"
	      Position		      [60, 68, 90, 82]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "V_line"
	      SID		      "51"
	      Position		      [60, 118, 90, 132]
	      ZOrder		      -1
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Fcn
	      Name		      "Fcn2"
	      SID		      "52"
	      Position		      [155, 87, 260, 113]
	      ZOrder		      -1
	      Expr		      "abs(u(2)-u(1))"
	      Port {
		PortNumber		1
		Name			"diff"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "53"
	      Ports		      [2, 1]
	      Position		      [130, 81, 135, 119]
	      ZOrder		      -12
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dV_threshold% of the nominal VRMSLL"
	      SID		      "54"
	      Ports		      [1, 1]
	      Position		      [325, 87, 445, 113]
	      ZOrder		      -5
	      BackgroundColor	      "green"
	      LibraryVersion	      "1.274"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      relop		      "<="
	      const		      "VRMSLL*dV_threshold"
	      OutDataTypeStr	      "uint8"
	      ZeroCross		      on
	      Port {
		PortNumber		1
		Name			"thshld"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Locked"
	      SID		      "55"
	      Position		      [520, 93, 550, 107]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "V_bus"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "V_line"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      Name		      "thshld"
	      Labels		      [0, 0]
	      SrcBlock		      "dV_threshold% of the nominal VRMSLL"
	      SrcPort		      1
	      DstBlock		      "Locked"
	      DstPort		      1
	    }
	    Line {
	      Name		      "diff"
	      Labels		      [0, 0]
	      SrcBlock		      "Fcn2"
	      SrcPort		      1
	      DstBlock		      "dV_threshold% of the nominal VRMSLL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Fcn2"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "56"
	      Name		      "This block compares the frequency at each of the circuit breaker terminals\n* if the difference is"
	      " less than threshold dF_threshold, then outputs 1"
	      Position		      [316, 180]
	      ZOrder		      -1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "deadbus fcn"
	  SID			  "57"
	  Ports			  [3, 1]
	  Position		  [930, 230, 1030, 280]
	  ZOrder		  -4
	  LibraryVersion	  "1.32"
	  ErrorFcn		  "Stateflow.Translate.translate"
	  PermitHierarchicalResolution "ExplicitOnly"
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  SFBlockType		  "MATLAB Function"
	  System {
	    Name		    "deadbus fcn"
	    Location		    [227, 345, 838, 789]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "36"
	    Block {
	      BlockType		      Inport
	      Name		      "Vbus"
	      SID		      "57::1"
	      Position		      [20, 101, 40, 119]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Vline"
	      SID		      "57::18"
	      Position		      [20, 136, 40, 154]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "VRMSLL"
	      SID		      "57::19"
	      Position		      [20, 171, 40, 189]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      " Demux "
	      SID		      "57::28"
	      Ports		      [1, 1]
	      Position		      [270, 230, 320, 270]
	      ZOrder		      5
	      Outputs		      "1"
	    }
	    Block {
	      BlockType		      S-Function
	      Name		      " SFunction "
	      SID		      "57::27"
	      Tag		      "Stateflow S-Function relay_ANSI_F25_lib 7"
	      Ports		      [3, 2]
	      Position		      [180, 100, 230, 180]
	      ZOrder		      4
	      FunctionName	      "sf_sfun"
	      PortCounts	      "[3 2]"
	      EnableBusSupport	      off
	      Port {
		PortNumber		2
		Name			"y"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      " Terminator "
	      SID		      "57::29"
	      Position		      [460, 241, 480, 259]
	      ZOrder		      6
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "y"
	      SID		      "57::5"
	      Position		      [460, 101, 480, 119]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Vbus"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vline"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "VRMSLL"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      3
	    }
	    Line {
	      Name		      "y"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      2
	      DstBlock		      "y"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " Demux "
	      SrcPort		      1
	      DstBlock		      " Terminator "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " SFunction "
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      " Demux "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "set of 1ph PLLs"
	  SID			  "58"
	  Ports			  [2, 4]
	  Position		  [520, 583, 620, 667]
	  ZOrder		  -17
	  BackgroundColor	  "magenta"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "set of 1ph PLLs"
	    Location		    [-8, -8, 1928, 1168]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "V_bus"
	      SID		      "59"
	      Position		      [65, 103, 95, 117]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "V_line"
	      SID		      "60"
	      Position		      [65, 263, 95, 277]
	      ZOrder		      -1
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Discrete\n1-phase PLL"
	      SID		      "61"
	      Ports		      [1, 3]
	      Position		      [215, 233, 280, 307]
	      ZOrder		      -1
	      LibraryVersion	      "1.664"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib_extras/Discrete \nControl Blocks/Discrete\n1-phase PLL"
	      SourceType	      "Discrete 1-phase PLL"
	      Fmin		      "45"
	      Par_Init		      "[0 60]"
	      ParK		      "[ 180 3200 1]"
	      Ts		      "Ts"
	      AGC		      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Discrete\n1-phase PLL1"
	      SID		      "62"
	      Ports		      [1, 3]
	      Position		      [210, 73, 275, 147]
	      ZOrder		      -1
	      LibraryVersion	      "1.664"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib_extras/Discrete \nControl Blocks/Discrete\n1-phase PLL"
	      SourceType	      "Discrete 1-phase PLL"
	      Fmin		      "45"
	      Par_Init		      "[0 60]"
	      ParK		      "[ 180 3200 1]"
	      Ts		      "Ts"
	      AGC		      on
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "63"
	      Position		      [145, 255, 175, 285]
	      ZOrder		      -8
	      Gain		      "1/VRMSLL"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      SID		      "64"
	      Position		      [145, 95, 175, 125]
	      ZOrder		      -8
	      Gain		      "1/VRMSLL"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "65"
	      Position		      [315, 285, 335, 305]
	      ZOrder		      -20
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "66"
	      Position		      [305, 125, 325, 145]
	      ZOrder		      -20
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "f_bus"
	      SID		      "67"
	      Position		      [355, 63, 385, 77]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "f_line"
	      SID		      "68"
	      Position		      [355, 223, 385, 237]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wt_bus"
	      SID		      "69"
	      Position		      [350, 103, 380, 117]
	      ZOrder		      -2
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wt_line"
	      SID		      "70"
	      Position		      [355, 263, 385, 277]
	      ZOrder		      -2
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      DstBlock		      "Discrete\n1-phase PLL1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "V_bus"
	      SrcPort		      1
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "Discrete\n1-phase PLL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "V_line"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL1"
	      SrcPort		      1
	      Points		      [60, 0]
	      DstBlock		      "f_bus"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL1"
	      SrcPort		      2
	      DstBlock		      "wt_bus"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL"
	      SrcPort		      1
	      Points		      [55, 0]
	      DstBlock		      "f_line"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL"
	      SrcPort		      2
	      DstBlock		      "wt_line"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL"
	      SrcPort		      3
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL1"
	      SrcPort		      3
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "sqrt3"
	  SID			  "71"
	  Position		  [650, 430, 680, 460]
	  ZOrder		  -8
	  Gain			  "1.7321"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "R25"
	  SID			  "72"
	  Position		  [1655, 458, 1685, 472]
	  ZOrder		  -2
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Fcn"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "mode_in"
	  SrcPort		  1
	  DstBlock		  "Fcn"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trip_or"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35]
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "S-R\nFlip-Flop1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "deadbus fcn"
	  SrcPort		  1
	  DstBlock		  "S-R\nFlip-Flop1"
	  DstPort		  1
	}
	Line {
	  Name			  "deadbus"
	  Labels		  [0, 0]
	  SrcBlock		  "S-R\nFlip-Flop1"
	  SrcPort		  1
	  Points		  [75, 0]
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator3"
	  SrcPort		  1
	  DstBlock		  "R25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S-R\nFlip-Flop1"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "deadbus fcn"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "sqrt3"
	  SrcPort		  1
	  DstBlock		  "Demux10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "RMS"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RMS"
	  SrcPort		  1
	  DstBlock		  "sqrt3"
	  DstPort		  1
	}
	Line {
	  Name			  "dW"
	  Labels		  [0, 0]
	  SrcBlock		  "Phase_Comparator"
	  SrcPort		  1
	  Points		  [240, 0; 0, -170]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  3
	}
	Line {
	  Name			  "dF"
	  Labels		  [0, 0]
	  SrcBlock		  "Freq_Comparator"
	  SrcPort		  1
	  Points		  [180, 0; 0, -100]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  Name			  "dV"
	  Labels		  [0, 0]
	  SrcBlock		  "Voltage_Comparator"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  Name			  "vline"
	  Labels		  [0, 0]
	  SrcBlock		  "Demux10"
	  SrcPort		  2
	  Points		  [80, 0]
	  Branch {
	    Points		    [0, -200]
	    DstBlock		    "deadbus fcn"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Voltage_Comparator"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "set of 1ph PLLs"
	  SrcPort		  4
	  Points		  [35, 0; 0, 20]
	  DstBlock		  "Phase_Comparator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "set of 1ph PLLs"
	  SrcPort		  3
	  Points		  [75, 0; 0, 20]
	  DstBlock		  "Phase_Comparator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "set of 1ph PLLs"
	  SrcPort		  2
	  Points		  [75, 0; 0, -35]
	  DstBlock		  "Freq_Comparator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "set of 1ph PLLs"
	  SrcPort		  1
	  Points		  [45, 0; 0, -35]
	  DstBlock		  "Freq_Comparator"
	  DstPort		  1
	}
	Line {
	  Name			  "vbus"
	  Labels		  [0, 0]
	  SrcBlock		  "Demux10"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [0, -195]
	    DstBlock		    "deadbus fcn"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Voltage_Comparator"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "a_sys"
	  Labels		  [0, 0]
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [55, 0; 0, -30; 70, 0]
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 170]
	    DstBlock		    "set of 1ph PLLs"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  1
	  Points		  [105, 0]
	  Branch {
	    Points		    [40, 0; 0, -105]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "set of 1ph PLLs"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  2
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  3
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VPKLN_bus"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VPKLN_line"
	  SrcPort		  1
	  DstBlock		  "Demux1"
	  DstPort		  1
	}
	Line {
	  Name			  "dV&dF&dW"
	  Labels		  [0, 0]
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [190, 0]
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "Logical\nOperator1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Logical\nOperator3"
	    DstPort		    2
	  }
	}
	Annotation {
	  SID			  "77"
	  Name			  "* this block checks for synchronism based on phase A only\n* the block also implements a deadbus logic"
	  Position		  [479, 232]
	  ZOrder		  -1
	}
	Annotation {
	  SID			  "76"
	  Name			  "angle difference"
	  Position		  [790, 634]
	  ZOrder		  -2
	}
	Annotation {
	  SID			  "75"
	  Name			  "frequency difference"
	  Position		  [795, 539]
	  ZOrder		  -3
	}
	Annotation {
	  SID			  "74"
	  Name			  "voltage difference"
	  Position		  [930, 414]
	  ZOrder		  -4
	}
	Annotation {
	  SID			  "73"
	  Name			  "true: If the life bus has voltage > 0.9pu and the other bus has voltage < threshold\ntrue: both sides of "
	  "the breaker are deadbuses"
	  Position		  [952, 207]
	  ZOrder		  -5
	}
	Annotation {
	  SID			  "173"
	  Name			  "% Copyright (c) 2016 Massachusetts Institute of Technology\n% Permission is hereby granted, free of charg"
	  "e, to any person obtaining a copy of this \n% software and associated documentation files (the \"Software\"), to de"
	  "al in the Software\n% without restriction, including without limitation the rights to use, copy, modify, \n% merge,"
	  " publish, distribute, sublicense, and/or sell copies of the Software, and to \n% permit persons to whom the Softwar"
	  "e is furnished to do so, subject to the following \n% conditions:\n% \n% \n% The above copyright notice and this pe"
	  "rmission notice shall be included in \n% all copies or substantial portions of the Software.\n% \n% THE SOFTWARE IS"
	  " PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, \n% INCLUDING BUT NOT LIMITED TO THE WARRANT"
	  "IES OF MERCHANTABILITY, FITNESS FOR A \n% PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR "
	  "COPYRIGHT \n% HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION \n% OF CONTRACT, TO"
	  "RT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE \n% SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SO"
	  "FTWARE.\n%\n%\n%%"
	  Position		  [16, 17]
	  HorizontalAlignment	  "left"
	  ZOrder		  -18
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Relay 25 - Sync Check - ext_param"
      SID		      "1"
      Ports		      [5, 1]
      Position		      [720, 240, 910, 370]
      ZOrder		      3
      BackgroundColor	      "gray"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		23
	$ClassName		"Simulink.Mask"
	Type			"Relay synch check"
	Description		"This block checks if the the specified conditions for breaker reclosing \nare met at both terminals of "
	"the circuit breaker. This synch check is\nintended for use in bus-ties, and service lines. \n\nThe input bus with the"
	" relay parameters should be ordered as follows:\n1) VRMSLL\n2) IOC\n3) TOC\n4) dV_threshold\n5) angle_threshold\n6) d"
	"F_threshold"
	Object {
	  $PropName		  "Parameters"
	  $ObjectID		  24
	  $ClassName		  "Simulink.MaskParameter"
	  Type			  "edit"
	  Name			  "Ts"
	  Prompt		  "Sampling Time [Sec]"
	  Value			  "Ts"
	}
      }
      System {
	Name			"Relay 25 - Sync Check - ext_param"
	Location		[-8, -8, 1928, 1168]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Inport
	  Name			  "VPKLN_bus"
	  SID			  "78"
	  Position		  [65, 433, 95, 447]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "VPKLN_line"
	  SID			  "79"
	  Position		  [65, 528, 95, 542]
	  ZOrder		  -1
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trip_or"
	  SID			  "80"
	  Position		  [1015, 238, 1045, 252]
	  ZOrder		  -1
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "mode_in"
	  SID			  "81"
	  Position		  [1015, 283, 1045, 297]
	  ZOrder		  -1
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "relay_param"
	  SID			  "82"
	  Position		  [180, 258, 210, 272]
	  ZOrder		  1589
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  BusSelector
	  Name			  "Bus\nSelector"
	  SID			  "83"
	  Ports			  [1, 4]
	  Position		  [265, 223, 270, 307]
	  ZOrder		  1590
	  ShowName		  off
	  OutputSignals		  "VRMSLL,dV_threshold,angle_threshold,dF_threshold"
	  Port {
	    PortNumber		    1
	    Name		    "<VRMSLL>"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "<dV_threshold>"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "<angle_threshold>"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "<dF_threshold>"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "84"
	  Ports			  [1, 3]
	  Position		  [120, 404, 125, 476]
	  ZOrder		  -6
	  ForegroundColor	  "orange"
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	  Port {
	    PortNumber		    1
	    Name		    "a_sys"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux1"
	  SID			  "85"
	  Ports			  [1, 3]
	  Position		  [120, 499, 125, 571]
	  ZOrder		  -6
	  ForegroundColor	  "orange"
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux10"
	  SID			  "86"
	  Ports			  [1, 2]
	  Position		  [495, 376, 500, 414]
	  ZOrder		  -6
	  ShowName		  off
	  Outputs		  "2"
	  DisplayOption		  "bar"
	  Port {
	    PortNumber		    1
	    Name		    "vbus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "vline"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn"
	  SID			  "87"
	  Position		  [1070, 280, 1110, 300]
	  ZOrder		  -1
	  ShowName		  off
	  Expr			  "u(1)==2"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Freq_Comparator"
	  SID			  "88"
	  Ports			  [3, 1]
	  Position		  [620, 501, 735, 549]
	  ZOrder		  -17
	  BackgroundColor	  "cyan"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "dF"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Freq_Comparator"
	    Location		    [-8, -8, 1928, 1168]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "448"
	    Block {
	      BlockType		      Inport
	      Name		      "f_grid"
	      SID		      "89"
	      Position		      [95, 73, 125, 87]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "f_gen"
	      SID		      "90"
	      Position		      [65, 108, 95, 122]
	      ZOrder		      -1
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dF_threshold"
	      SID		      "91"
	      Position		      [95, 143, 125, 157]
	      ZOrder		      1
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Fcn
	      Name		      "Fcn2"
	      SID		      "92"
	      Position		      [220, 102, 325, 128]
	      ZOrder		      -1
	      Expr		      "abs(u(2)-u(1)) <= u(3)"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "93"
	      Ports		      [3, 1]
	      Position		      [160, 63, 165, 167]
	      ZOrder		      -12
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Locked"
	      SID		      "94"
	      Position		      [405, 108, 435, 122]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "dF_threshold"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Fcn2"
	      SrcPort		      1
	      DstBlock		      "Locked"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "f_grid"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "f_gen"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Fcn2"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "95"
	      Name		      "This block compares the frequency at the circuit breaker terminals\n* if the difference is less th"
	      "an threshold dF_threshold, then outputs 1"
	      Position		      [276, 210]
	      ZOrder		      -1
	    }
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "96"
	  Position		  [620, 211, 685, 229]
	  ZOrder		  1595
	  ShowName		  off
	  GotoTag		  "VRMSLL"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "97"
	  Position		  [205, 596, 270, 614]
	  ZOrder		  1596
	  ShowName		  off
	  GotoTag		  "VRMSLL"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "98"
	  Position		  [510, 531, 595, 549]
	  ZOrder		  1597
	  ShowName		  off
	  GotoTag		  "dF_threshold"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "99"
	  Position		  [380, 661, 480, 679]
	  ZOrder		  1598
	  ShowName		  off
	  GotoTag		  "angle_threshold"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "100"
	  Position		  [535, 416, 600, 434]
	  ZOrder		  1599
	  ShowName		  off
	  GotoTag		  "VRMSLL"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  SID			  "101"
	  Position		  [505, 436, 600, 454]
	  ZOrder		  1600
	  ShowName		  off
	  GotoTag		  "dV_threshold"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  SID			  "102"
	  Position		  [360, 227, 460, 243]
	  ZOrder		  1591
	  ShowName		  off
	  GotoTag		  "VRMSLL"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "103"
	  Position		  [360, 247, 460, 263]
	  ZOrder		  1592
	  ShowName		  off
	  GotoTag		  "dV_threshold"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "104"
	  Position		  [360, 265, 460, 285]
	  ZOrder		  1593
	  ShowName		  off
	  GotoTag		  "angle_threshold"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "105"
	  Position		  [365, 287, 460, 303]
	  ZOrder		  1594
	  ShowName		  off
	  GotoTag		  "dF_threshold"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "106"
	  Ports			  [3, 1]
	  Position		  [995, 400, 1030, 480]
	  ZOrder		  -11
	  BackgroundColor	  "red"
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	  Port {
	    PortNumber		    1
	    Name		    "dV&dF&dW"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  SID			  "107"
	  Ports			  [3, 1]
	  Position		  [1165, 273, 1195, 307]
	  ZOrder		  -11
	  ShowName		  off
	  Operator		  "OR"
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator3"
	  SID			  "108"
	  Ports			  [2, 1]
	  Position		  [1365, 397, 1395, 428]
	  ZOrder		  -11
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "109"
	  Ports			  [2, 1]
	  Position		  [340, 375, 345, 415]
	  ZOrder		  -12
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Phase_Comparator"
	  SID			  "110"
	  Ports			  [3, 1]
	  Position		  [530, 629, 665, 681]
	  ZOrder		  -17
	  BackgroundColor	  "cyan"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "dW"
	    PropagatedSignals	    "bool"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Phase_Comparator"
	    Location		    [-8, -8, 1928, 1168]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "224"
	    Block {
	      BlockType		      Inport
	      Name		      "wt_grid"
	      SID		      "111"
	      Position		      [25, 48, 55, 62]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "wt_gen"
	      SID		      "112"
	      Position		      [25, 108, 55, 122]
	      ZOrder		      -1
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "angle_threshold"
	      SID		      "113"
	      Position		      [530, 143, 560, 157]
	      ZOrder		      3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      SID		      "114"
	      Position		      [125, 98, 160, 122]
	      ZOrder		      -5
	      NamePlacement	      "alternate"
	      ShowName		      off
	      Value		      "2*pi"
	    }
	    Block {
	      BlockType		      Fcn
	      Name		      "Fcn1"
	      SID		      "115"
	      Position		      [625, 112, 685, 138]
	      ZOrder		      1
	      Expr		      "u(1) <= u(2)"
	      SampleTime	      "Ts"
	      Port {
		PortNumber		1
		Name			"bool"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Fcn
	      Name		      "Fcn3"
	      SID		      "116"
	      Position		      [310, 87, 415, 113]
	      ZOrder		      -1
	      Expr		      "abs(u(2)-u(1))"
	      SampleTime	      "Ts"
	      Port {
		PortNumber		1
		Name			"diff"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      SID		      "117"
	      Ports		      [2, 1]
	      Position		      [185, 73, 215, 122]
	      ZOrder		      -11
	      ShowName		      off
	      Operator		      "mod"
	      SampleTime	      "Ts"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "118"
	      Ports		      [2, 1]
	      Position		      [590, 73, 595, 177]
	      ZOrder		      2
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux3"
	      SID		      "119"
	      Ports		      [2, 1]
	      Position		      [85, 66, 90, 104]
	      ZOrder		      -12
	      ShowName		      off
	      Inputs		      "2"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Radians\nto Degrees"
	      SID		      "120"
	      Ports		      [1, 1]
	      Position		      [450, 85, 480, 115]
	      ZOrder		      -13
	      LibraryVersion	      "1.44"
	      SourceBlock	      "simulink_extras/Transformations/Radians\nto Degrees"
	      SourceType	      "RadiansToDegrees"
	      Port {
		PortNumber		1
		Name			"R2D"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Unwrap"
	      SID		      "121"
	      Ports		      [1, 1]
	      Position		      [245, 82, 290, 118]
	      ZOrder		      -13
	      LibraryVersion	      "1.731"
	      UserDataPersistent      on
	      UserData		      "DataTag1"
	      SourceBlock	      "dspsigops/Unwrap"
	      SourceType	      "Unwrap"
	      tol		      "pi"
	      InputProcessing	      "Columns as channels (frame based)"
	      running		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Locked"
	      SID		      "122"
	      Position		      [735, 118, 765, 132]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "R2D"
	      SrcBlock		      "Radians\nto Degrees"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Fcn1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "angle_threshold"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Unwrap"
	      SrcPort		      1
	      DstBlock		      "Fcn3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      DstBlock		      "Unwrap"
	      DstPort		      1
	    }
	    Line {
	      Name		      "bool"
	      Labels		      [0, 0]
	      SrcBlock		      "Fcn1"
	      SrcPort		      1
	      DstBlock		      "Locked"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wt_gen"
	      SrcPort		      1
	      Points		      [0, -20]
	      DstBlock		      "Mux3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "wt_grid"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "Mux3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "diff"
	      Labels		      [0, 0]
	      SrcBlock		      "Fcn3"
	      SrcPort		      1
	      DstBlock		      "Radians\nto Degrees"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      2
	    }
	    Annotation {
	      SID		      "123"
	      Name		      "This block compares the angle (phase A only) at the circuit breaker terminals\n* if the difference"
	      " is less than threshold angle_threshold, then outputs 1"
	      Position		      [271, 185]
	      ZOrder		      -1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "RMS"
	  SID			  "124"
	  Ports			  [1, 1]
	  Position		  [375, 382, 410, 408]
	  ZOrder		  -17
	  BackgroundColor	  "lightBlue"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "RMS"
	    Location		    [-8, -8, 1928, 1168]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "s"
	      SID		      "125"
	      Position		      [45, 93, 75, 107]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Discrete \nMean value6"
	      SID		      "126"
	      Ports		      [1, 1]
	      Position		      [270, 85, 340, 135]
	      ZOrder		      -7
	      LibraryVersion	      "1.664"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib_extras/Discrete\nMeasurements/Discrete \nMean value"
	      SourceType	      "Discrete Mean value"
	      Freq		      "60"
	      Vinit		      "0"
	      Ts		      "Ts"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product3"
	      SID		      "127"
	      Ports		      [2, 1]
	      Position		      [200, 92, 230, 123]
	      ZOrder		      -19
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sqrt
	      Name		      "Signed\nSqrt"
	      SID		      "128"
	      Position		      [370, 95, 400, 125]
	      ZOrder		      -26
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "S"
	      SID		      "129"
	      Position		      [495, 103, 525, 117]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Signed\nSqrt"
	      SrcPort		      1
	      DstBlock		      "S"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete \nMean value6"
	      SrcPort		      1
	      DstBlock		      "Signed\nSqrt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product3"
	      SrcPort		      1
	      DstBlock		      "Discrete \nMean value6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "s"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		Points			[0, 15]
		DstBlock		"Product3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Product3"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "S-R\nFlip-Flop1"
	  SID			  "130"
	  Ports			  [2, 2]
	  Position		  [1225, 185, 1270, 260]
	  ZOrder		  1441
	  LibraryVersion	  "1.44"
	  SourceBlock		  "simulink_extras/Flip Flops/S-R\nFlip-Flop"
	  SourceType		  "SRFlipFlop"
	  initial_condition	  "0"
	  Port {
	    PortNumber		    1
	    Name		    "deadbus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "131"
	  Position		  [1295, 230, 1315, 250]
	  ZOrder		  -20
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "132"
	  Position		  [185, 550, 205, 570]
	  ZOrder		  -20
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "133"
	  Position		  [185, 525, 205, 545]
	  ZOrder		  -20
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "134"
	  Position		  [185, 430, 205, 450]
	  ZOrder		  -20
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "135"
	  Position		  [185, 455, 205, 475]
	  ZOrder		  -20
	  ShowName		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Voltage_Comparator"
	  SID			  "136"
	  Ports			  [4, 1]
	  Position		  [680, 379, 805, 451]
	  ZOrder		  -17
	  BackgroundColor	  "cyan"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "dV"
	    PropagatedSignals	    "thshld"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Voltage_Comparator"
	    Location		    [-8, -8, 1928, 1168]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "371"
	    Block {
	      BlockType		      Inport
	      Name		      "V_bus"
	      SID		      "137"
	      Position		      [85, 53, 115, 67]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "V_line"
	      SID		      "138"
	      Position		      [85, 93, 115, 107]
	      ZOrder		      -1
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "VRMSLL"
	      SID		      "139"
	      Position		      [20, 138, 50, 152]
	      ZOrder		      1
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dV_threshold"
	      SID		      "140"
	      Position		      [20, 183, 50, 197]
	      ZOrder		      2
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Fcn
	      Name		      "Fcn2"
	      SID		      "141"
	      Position		      [200, 87, 305, 113]
	      ZOrder		      -1
	      Expr		      "abs(u(2)-u(1)) <= u(3)"
	      Port {
		PortNumber		1
		Name			"thshld"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux1"
	      SID		      "142"
	      Ports		      [3, 1]
	      Position		      [175, 81, 180, 119]
	      ZOrder		      -12
	      ShowName		      off
	      Inputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "143"
	      Ports		      [2, 1]
	      Position		      [85, 152, 115, 183]
	      ZOrder		      3
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Locked"
	      SID		      "144"
	      Position		      [380, 93, 410, 107]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      Points		      [19, 0; 0, -60]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VRMSLL"
	      SrcPort		      1
	      Points		      [13, 0; 0, 15]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dV_threshold"
	      SrcPort		      1
	      Points		      [12, 0; 0, -15]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "V_bus"
	      SrcPort		      1
	      Points		      [20, 0; 0, 30]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "V_line"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      Name		      "thshld"
	      Labels		      [0, 0]
	      SrcBlock		      "Fcn2"
	      SrcPort		      1
	      DstBlock		      "Locked"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Fcn2"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "146"
	      Name		      "This block compares the voltage at the circuit breaker terminals\n* if the difference is less than"
	      " threshold, then outputs 1"
	      Position		      [316, 180]
	      ZOrder		      -1
	    }
	    Annotation {
	      SID		      "145"
	      Name		      "dV_threshold% of the nominal VRMSLL"
	      Position		      [262, 217]
	      ZOrder		      -2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "deadbus fcn"
	  SID			  "147"
	  Ports			  [3, 1]
	  Position		  [720, 180, 820, 230]
	  ZOrder		  -4
	  LibraryVersion	  "1.32"
	  ErrorFcn		  "Stateflow.Translate.translate"
	  PermitHierarchicalResolution "ExplicitOnly"
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  SFBlockType		  "MATLAB Function"
	  System {
	    Name		    "deadbus fcn"
	    Location		    [227, 345, 838, 789]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "46"
	    Block {
	      BlockType		      Inport
	      Name		      "Vbus"
	      SID		      "147::1"
	      Position		      [20, 101, 40, 119]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Vline"
	      SID		      "147::18"
	      Position		      [20, 136, 40, 154]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "VRMSLL"
	      SID		      "147::19"
	      Position		      [20, 171, 40, 189]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      " Demux "
	      SID		      "147::31"
	      Ports		      [1, 1]
	      Position		      [270, 230, 320, 270]
	      ZOrder		      8
	      Outputs		      "1"
	    }
	    Block {
	      BlockType		      S-Function
	      Name		      " SFunction "
	      SID		      "147::30"
	      Tag		      "Stateflow S-Function relay_ANSI_F25_lib 1"
	      Ports		      [3, 2]
	      Position		      [180, 100, 230, 180]
	      ZOrder		      7
	      FunctionName	      "sf_sfun"
	      PortCounts	      "[3 2]"
	      EnableBusSupport	      off
	      Port {
		PortNumber		2
		Name			"y"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      " Terminator "
	      SID		      "147::32"
	      Position		      [460, 241, 480, 259]
	      ZOrder		      9
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "y"
	      SID		      "147::5"
	      Position		      [460, 101, 480, 119]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Vbus"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vline"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "VRMSLL"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      3
	    }
	    Line {
	      Name		      "y"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      2
	      DstBlock		      "y"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " Demux "
	      SrcPort		      1
	      DstBlock		      " Terminator "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " SFunction "
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      " Demux "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "set of 1ph PLLs"
	  SID			  "148"
	  Ports			  [3, 4]
	  Position		  [310, 533, 410, 617]
	  ZOrder		  -17
	  BackgroundColor	  "magenta"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "set of 1ph PLLs"
	    Location		    [-8, -8, 1928, 1168]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "337"
	    Block {
	      BlockType		      Inport
	      Name		      "V_bus"
	      SID		      "149"
	      Position		      [65, 93, 95, 107]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "V_line"
	      SID		      "150"
	      Position		      [65, 253, 95, 267]
	      ZOrder		      -1
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "VRMSLL"
	      SID		      "151"
	      Position		      [65, 333, 95, 347]
	      ZOrder		      4
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Discrete\n1-phase PLL"
	      SID		      "152"
	      Ports		      [1, 3]
	      Position		      [340, 233, 405, 307]
	      ZOrder		      -1
	      LibraryVersion	      "1.664"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib_extras/Discrete \nControl Blocks/Discrete\n1-phase PLL"
	      SourceType	      "Discrete 1-phase PLL"
	      Fmin		      "45"
	      Par_Init		      "[0 60]"
	      ParK		      "[ 180 3200 1]"
	      Ts		      "Ts"
	      AGC		      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Discrete\n1-phase PLL1"
	      SID		      "153"
	      Ports		      [1, 3]
	      Position		      [335, 73, 400, 147]
	      ZOrder		      -1
	      LibraryVersion	      "1.664"
	      FontName		      "Verdana"
	      FontSize		      11
	      SourceBlock	      "powerlib_extras/Discrete \nControl Blocks/Discrete\n1-phase PLL"
	      SourceType	      "Discrete 1-phase PLL"
	      Fmin		      "45"
	      Par_Init		      "[0 60]"
	      ParK		      "[ 180 3200 1]"
	      Ts		      "Ts"
	      AGC		      on
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide"
	      SID		      "154"
	      Ports		      [2, 1]
	      Position		      [215, 252, 245, 283]
	      ZOrder		      1
	      Inputs		      "*/"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide1"
	      SID		      "155"
	      Ports		      [2, 1]
	      Position		      [205, 92, 235, 123]
	      ZOrder		      5
	      Inputs		      "*/"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "156"
	      Position		      [440, 285, 460, 305]
	      ZOrder		      -20
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "157"
	      Position		      [430, 125, 450, 145]
	      ZOrder		      -20
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "f_bus"
	      SID		      "158"
	      Position		      [515, 78, 545, 92]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "f_line"
	      SID		      "159"
	      Position		      [515, 238, 545, 252]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wt_bus"
	      SID		      "160"
	      Position		      [475, 103, 505, 117]
	      ZOrder		      -2
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wt_line"
	      SID		      "161"
	      Position		      [480, 263, 510, 277]
	      ZOrder		      -2
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "V_bus"
	      SrcPort		      1
	      DstBlock		      "Divide1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Divide1"
	      SrcPort		      1
	      DstBlock		      "Discrete\n1-phase PLL1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "V_line"
	      SrcPort		      1
	      DstBlock		      "Divide"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Divide"
	      SrcPort		      1
	      DstBlock		      "Discrete\n1-phase PLL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VRMSLL"
	      SrcPort		      1
	      Points		      [74, 0; 0, -65]
	      Branch {
		Points			[0, -160]
		DstBlock		"Divide1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Divide"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL1"
	      SrcPort		      1
	      DstBlock		      "f_bus"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL1"
	      SrcPort		      2
	      DstBlock		      "wt_bus"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL"
	      SrcPort		      1
	      DstBlock		      "f_line"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL"
	      SrcPort		      2
	      DstBlock		      "wt_line"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL"
	      SrcPort		      3
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Discrete\n1-phase PLL1"
	      SrcPort		      3
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "sqrt3"
	  SID			  "162"
	  Position		  [440, 380, 470, 410]
	  ZOrder		  -8
	  Gain			  "1.7321"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "R25"
	  SID			  "163"
	  Position		  [1445, 408, 1475, 422]
	  ZOrder		  -2
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Voltage_Comparator"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "Voltage_Comparator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Phase_Comparator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Freq_Comparator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "set of 1ph PLLs"
	  DstPort		  3
	}
	Line {
	  Name			  "<dF_threshold>"
	  Labels		  [0, 0]
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  4
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  Name			  "<angle_threshold>"
	  Labels		  [0, 0]
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  3
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  Name			  "<dV_threshold>"
	  Labels		  [0, 0]
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  2
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  Name			  "<VRMSLL>"
	  Labels		  [0, 0]
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  1
	  DstBlock		  "Goto"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "relay_param"
	  SrcPort		  1
	  DstBlock		  "Bus\nSelector"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Fcn"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "mode_in"
	  SrcPort		  1
	  DstBlock		  "Fcn"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trip_or"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35]
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "S-R\nFlip-Flop1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "deadbus fcn"
	  SrcPort		  1
	  DstBlock		  "S-R\nFlip-Flop1"
	  DstPort		  1
	}
	Line {
	  Name			  "deadbus"
	  Labels		  [0, 0]
	  SrcBlock		  "S-R\nFlip-Flop1"
	  SrcPort		  1
	  Points		  [75, 0]
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator3"
	  SrcPort		  1
	  DstBlock		  "R25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S-R\nFlip-Flop1"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  DstBlock		  "deadbus fcn"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "sqrt3"
	  SrcPort		  1
	  DstBlock		  "Demux10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "RMS"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RMS"
	  SrcPort		  1
	  DstBlock		  "sqrt3"
	  DstPort		  1
	}
	Line {
	  Name			  "dW"
	  Labels		  [0, 0]
	  SrcBlock		  "Phase_Comparator"
	  SrcPort		  1
	  Points		  [225, 0; 0, -190]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  3
	}
	Line {
	  Name			  "dF"
	  Labels		  [0, 0]
	  SrcBlock		  "Freq_Comparator"
	  SrcPort		  1
	  Points		  [122, 0; 0, -85]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  Name			  "dV"
	  Labels		  [0, 0]
	  SrcBlock		  "Voltage_Comparator"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  Name			  "vline"
	  Labels		  [0, 0]
	  SrcBlock		  "Demux10"
	  SrcPort		  2
	  Points		  [80, 0]
	  Branch {
	    Points		    [0, -200]
	    DstBlock		    "deadbus fcn"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Voltage_Comparator"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "set of 1ph PLLs"
	  SrcPort		  4
	  Points		  [35, 0; 0, 50]
	  DstBlock		  "Phase_Comparator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "set of 1ph PLLs"
	  SrcPort		  3
	  Points		  [57, 0; 0, 55]
	  DstBlock		  "Phase_Comparator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "set of 1ph PLLs"
	  SrcPort		  2
	  Points		  [57, 0; 0, -40]
	  DstBlock		  "Freq_Comparator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "set of 1ph PLLs"
	  SrcPort		  1
	  Points		  [37, 0; 0, -35]
	  DstBlock		  "Freq_Comparator"
	  DstPort		  1
	}
	Line {
	  Name			  "vbus"
	  Labels		  [0, 0]
	  SrcBlock		  "Demux10"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [0, -195]
	    DstBlock		    "deadbus fcn"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Voltage_Comparator"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "a_sys"
	  Labels		  [0, 0]
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [55, 0; 0, -30; 70, 0]
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 160]
	    DstBlock		    "set of 1ph PLLs"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  1
	  Points		  [105, 0]
	  Branch {
	    Points		    [40, 0; 0, -105]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "set of 1ph PLLs"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  2
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  3
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VPKLN_bus"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VPKLN_line"
	  SrcPort		  1
	  DstBlock		  "Demux1"
	  DstPort		  1
	}
	Line {
	  Name			  "dV&dF&dW"
	  Labels		  [0, 0]
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [100, 0; 0, -20]
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "Logical\nOperator1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Logical\nOperator3"
	    DstPort		    2
	  }
	}
	Annotation {
	  SID			  "168"
	  Name			  "* this block checks for synchronism based on phase A only\n* the block also implements a deadbus logic"
	  Position		  [254, 162]
	  ZOrder		  -1
	}
	Annotation {
	  SID			  "167"
	  Name			  "angle difference"
	  Position		  [600, 614]
	  ZOrder		  -2
	}
	Annotation {
	  SID			  "166"
	  Name			  "frequency difference"
	  Position		  [650, 489]
	  ZOrder		  -3
	}
	Annotation {
	  SID			  "165"
	  Name			  "voltage difference"
	  Position		  [720, 364]
	  ZOrder		  -4
	}
	Annotation {
	  SID			  "164"
	  Name			  "true: If the life bus has voltage > 0.9pu and the other bus has voltage < threshold\ntrue: both sides of "
	  "the breaker are deadbuses"
	  Position		  [742, 157]
	  ZOrder		  -5
	}
	Annotation {
	  SID			  "175"
	  Name			  "% Copyright (c) 2016 Massachusetts Institute of Technology\n% Permission is hereby granted, free of charg"
	  "e, to any person obtaining a copy of this \n% software and associated documentation files (the \"Software\"), to de"
	  "al in the Software\n% without restriction, including without limitation the rights to use, copy, modify, \n% merge,"
	  " publish, distribute, sublicense, and/or sell copies of the Software, and to \n% permit persons to whom the Softwar"
	  "e is furnished to do so, subject to the following \n% conditions:\n% \n% \n% The above copyright notice and this pe"
	  "rmission notice shall be included in \n% all copies or substantial portions of the Software.\n% \n% THE SOFTWARE IS"
	  " PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, \n% INCLUDING BUT NOT LIMITED TO THE WARRANT"
	  "IES OF MERCHANTABILITY, FITNESS FOR A \n% PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR "
	  "COPYRIGHT \n% HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION \n% OF CONTRACT, TO"
	  "RT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE \n% SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SO"
	  "FTWARE.\n%\n%\n%%"
	  Position		  [121, 952]
	  HorizontalAlignment	  "left"
	  ZOrder		  -20
	  FontWeight		  "bold"
	}
      }
    }
    Annotation {
      SID		      "170"
      Name		      "blockfor relay with external parameters"
      Position		      [804, 215]
      ZOrder		      -1
    }
    Annotation {
      SID		      "169"
      Name		      "Supporting Blocks for the sync check relay function"
      Position		      [430, 106]
      ZOrder		      -1
      FontSize		      14
    }
    Annotation {
      SID		      "171"
      Name		      "blockfor old relay model with fixed parameters"
      Position		      [369, 215]
      ZOrder		      -2
    }
    Annotation {
      SID		      "172"
      Name		      "% Copyright (c) 2016 Massachusetts Institute of Technology\n% Permission is hereby granted, free of"
      " charge, to any person obtaining a copy of this \n% software and associated documentation files (the \"Software\""
      "), to deal in the Software\n% without restriction, including without limitation the rights to use, copy, modify,"
      " \n% merge, publish, distribute, sublicense, and/or sell copies of the Software, and to \n% permit persons to wh"
      "om the Software is furnished to do so, subject to the following \n% conditions:\n% \n% \n% The above copyright n"
      "otice and this permission notice shall be included in \n% all copies or substantial portions of the Software.\n%"
      " \n% THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, \n% INCLUDING BUT NOT"
      " LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A \n% PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO E"
      "VENT SHALL THE AUTHORS OR COPYRIGHT \n% HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN "
      "AN ACTION \n% OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE \n% SOFTWARE OR THE"
      " USE OR OTHER DEALINGS IN THE SOFTWARE.\n%\n%\n%%"
      Position		      [241, 642]
      HorizontalAlignment     "left"
      ZOrder		      -17
      FontWeight	      "bold"
    }
  }
}
MatData {
  NumRecords		  2
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
}
# Finite State Machines
#
#    Stateflow Version 7.6 (R2013a) dated Jan 19 2013, 14:32:03
#
#

Stateflow {
  machine {
    id			    1
    name		    "relay_ANSI_F25_lib"
    created		    "19-Apr-2016 10:15:12"
    isLibrary		    1
    firstTarget		    20
    sfVersion		    76014001.0015
  }
  chart {
    id			    2
    name		    "Relay 25 - Sync Check - ext_param/deadbus fcn"
    windowPosition	    [541 458.75 213 385]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1920 1200 1.333333333333333]
    treeNode		    [0 3 0 0]
    firstTransition	    9
    firstJunction	    8
    viewObj		    2
    visible		    1
    machine		    1
    toolbarMode		    LIBRARY_TOOLBAR
    subviewS {
    }
    ssIdHighWaterMark	    7
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    4
    chartFileNumber	    1
    disableImplicitCasting  1
    eml {
      name		      "fcn"
    }
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "% Copyright (c) 2016 Massachusetts Institute of Technology\n% Permission is hereby granted, free "
      "of charge, to any person obtaining a copy of this \n% software and associated documentation files (the \"Softwar"
      "e\"), to deal in the Software\n% without restriction, including without limitation the rights to use, copy, modi"
      "fy, \n% merge, publish, distribute, sublicense, and/or sell copies of the Software, and to \n% permit persons to"
      " whom the Software is furnished to do so, subject to the following \n% conditions:\n% \n% \n% The above copyrigh"
      "t notice and this permission notice shall be included in \n% all copies or substantial portions of the Software."
      "\n% \n% THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, \n% INCLUDING BUT "
      "NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A \n% PARTICULAR PURPOSE AND NONINFRINGEMENT. IN N"
      "O EVENT SHALL THE AUTHORS OR COPYRIGHT \n% HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER "
      "IN AN ACTION \n% OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE \n% SOFTWARE OR "
      "THE USE OR OTHER DEALINGS IN THE SOFTWARE.\n%\n%\n%%\n\nfunction y = fcn(Vbus, Vline, VRMSLL)\n%#codegen\nif isn"
      "an(Vbus)\n    Vbus=0;\nelseif isnan(Vline)\n    Vline = 0;\nend\n\n% voltage threshold for deadbus\nif VRMSLL > "
      "400\n    threshold = VRMSLL * 0.003; % @ 0.3%\nelse\n    threshold = VRMSLL * 0.05; % @ 5%\nend\n\n% bounding op"
      "en-circuit voltage at 120%\na = (Vbus>(VRMSLL*0.90)) && (Vbus<(VRMSLL*1.20)) && (Vline < threshold);\nb = (Vline"
      ">(VRMSLL*0.90)) && (Vline<(VRMSLL*1.20)) && (Vbus < threshold);\nc = (Vline < threshold) && (Vbus < threshold);\n"
      "y = a||b||c;\n"
      editorLayout	      "100 M4x1[10 5 700 500]"
    }
  }
  data {
    id			    4
    ssIdNumber		    4
    name		    "Vbus"
    linkNode		    [2 0 5]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    5
    ssIdNumber		    5
    name		    "y"
    linkNode		    [2 4 6]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    6
    ssIdNumber		    6
    name		    "Vline"
    linkNode		    [2 5 7]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    7
    ssIdNumber		    7
    name		    "VRMSLL"
    linkNode		    [2 6 0]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  junction {
    id			    8
    position		    [23.5747 49.5747 7]
    chart		    2
    linkNode		    [2 0 0]
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    9
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      8
      intersection	      [1 0 -1 0 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    linkNode		    [2 0 0]
    dataLimits		    [21.175 25.975 14.625 42.575]
    subviewer		    2
    drawStyle		    SMART
    slide {
      sticky		      BOTH_STICK
    }
    executionOrder	    1
    ssIdNumber		    2
  }
  instance {
    id			    10
    name		    "Relay 25 - Sync Check - ext_param/deadbus fcn"
    machine		    1
    chart		    2
  }
  chart {
    id			    11
    name		    "Relay 25 - Sync Check - RS/deadbus fcn"
    windowPosition	    [541 458.75 213 385]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1920 1200 1.333333333333333]
    treeNode		    [0 12 0 0]
    firstTransition	    18
    firstJunction	    17
    viewObj		    11
    visible		    1
    machine		    1
    toolbarMode		    LIBRARY_TOOLBAR
    subviewS {
    }
    ssIdHighWaterMark	    7
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    13
    chartFileNumber	    7
    disableImplicitCasting  1
    eml {
      name		      "fcn"
    }
  }
  state {
    id			    12
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    11
    treeNode		    [11 0 0 0]
    superState		    SUBCHART
    subviewer		    11
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "% Copyright (c) 2016 Massachusetts Institute of Technology\n% Permission is hereby granted, free "
      "of charge, to any person obtaining a copy of this \n% software and associated documentation files (the \"Softwar"
      "e\"), to deal in the Software\n% without restriction, including without limitation the rights to use, copy, modi"
      "fy, \n% merge, publish, distribute, sublicense, and/or sell copies of the Software, and to \n% permit persons to"
      " whom the Software is furnished to do so, subject to the following \n% conditions:\n% \n% \n% The above copyrigh"
      "t notice and this permission notice shall be included in \n% all copies or substantial portions of the Software."
      "\n% \n% THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, \n% INCLUDING BUT "
      "NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A \n% PARTICULAR PURPOSE AND NONINFRINGEMENT. IN N"
      "O EVENT SHALL THE AUTHORS OR COPYRIGHT \n% HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER "
      "IN AN ACTION \n% OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE \n% SOFTWARE OR "
      "THE USE OR OTHER DEALINGS IN THE SOFTWARE.\n%\n%\n%%\n\nfunction y = fcn(Vbus, Vline, VRMSLL)\n%#codegen\nif isn"
      "an(Vbus)\n    Vbus=0;\nelseif isnan(Vline)\n    Vline = 0;\nend\n\n% voltage threshold for deadbus\nif VRMSLL > "
      "400\n    threshold = VRMSLL * 0.003; % @ 0.3%\nelse\n    threshold = VRMSLL * 0.05; % @ 5%\nend\n\n% bounding op"
      "en-circuit voltage at 120%\na = (Vbus>(VRMSLL*0.90)) && (Vbus<(VRMSLL*1.20)) && (Vline < threshold);\nb = (Vline"
      ">(VRMSLL*0.90)) && (Vline<(VRMSLL*1.20)) && (Vbus < threshold);\nc = (Vline < threshold) && (Vbus < threshold);\n"
      "y = a||b||c;\n"
      editorLayout	      "100 M4x1[10 5 700 500]"
    }
  }
  data {
    id			    13
    ssIdNumber		    4
    name		    "Vbus"
    linkNode		    [11 0 14]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    14
    ssIdNumber		    5
    name		    "y"
    linkNode		    [11 13 15]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    15
    ssIdNumber		    6
    name		    "Vline"
    linkNode		    [11 14 16]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    16
    ssIdNumber		    7
    name		    "VRMSLL"
    linkNode		    [11 15 0]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  junction {
    id			    17
    position		    [23.5747 49.5747 7]
    chart		    11
    linkNode		    [11 0 0]
    subviewer		    11
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    18
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      17
      intersection	      [1 0 -1 0 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    11
    linkNode		    [11 0 0]
    dataLimits		    [21.175 25.975 14.625 42.575]
    subviewer		    11
    drawStyle		    SMART
    slide {
      sticky		      BOTH_STICK
    }
    executionOrder	    1
    ssIdNumber		    2
  }
  instance {
    id			    19
    name		    "Relay 25 - Sync Check - RS/deadbus fcn"
    machine		    1
    chart		    11
  }
  target {
    id			    20
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 0]
  }
}
