<!DOCTYPE html>
<html>

  <head>
    <meta charset='utf-8'>
    <meta http-equiv="X-UA-Compatible" content="chrome=1">
    <meta name="description" content="FPGA Implementation of a Channel Equalizer based on the LMS Algorithm : ">

    <link rel="stylesheet" type="text/css" media="screen" href="stylesheets/stylesheet.css">

    <title>FPGA Implementation of a Channel Equalizer based on the LMS Algorithm</title>
  </head>

  <body>

    <!-- HEADER -->
    <div id="header_wrap" class="outer">
        <header class="inner">
          <a id="forkme_banner" href="https://github.com/odelayIO/FPGA-Channel-Equalizer">View on GitHub</a>

          <h1 id="project_title">FPGA Implementation of a Channel Equalizer based on the LMS Algorithm</h1>
          <h2 id="project_tagline"></h2>

            <section id="downloads">
              <a class="zip_download_link" href="https://github.com/odelayIO/FPGA-Channel-Equalizer/zipball/master">Download this project as a .zip file</a>
              <a class="tar_download_link" href="https://github.com/odelayIO/FPGA-Channel-Equalizer/tarball/master">Download this project as a tar.gz file</a>
            </section>
        </header>
    </div>

    <!-- MAIN CONTENT -->
    <div id="main_content_wrap" class="outer">
      <section id="main_content" class="inner">
        <h2>
<a id="abstraction" class="anchor" href="#abstraction" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Abstraction</h2>

<p>In wireless communication systems, a channel equalizer is a technology that enables the receiver baseband signal processing section to remove the unwanted time-variant channel characteristics such as multipath components and inter-symbol interference (ISI).  This presentation will review the Rayleigh fading channel model and discuss the methodology in which a wireless communication system requires an equalizer.  The LMS Algorithm will be introduced, followed by a detailed discussion regarding the LMS algorithmâ€™s capability to remove the unwanted channel characteristics.  The LMS Algorithm realization will be examined, followed by an implementation example for a linear receiver with diversity. </p>

<h2>
<a id="slide-1" class="anchor" href="#slide-1" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 1</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide1.PNG" alt="Slide1"></p>

<h2>
<a id="slide-2" class="anchor" href="#slide-2" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 2</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide2.PNG" alt="Slide2"></p>

<h2>
<a id="slide-3" class="anchor" href="#slide-3" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 3</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide3.PNG" alt="Slide3"></p>

<h2>
<a id="slide-4" class="anchor" href="#slide-4" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 4</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide4.PNG" alt="Slide4"></p>

<h2>
<a id="slide-5" class="anchor" href="#slide-5" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 5</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide5.PNG" alt="Slide5"></p>

<h2>
<a id="slide-6" class="anchor" href="#slide-6" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 6</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide6.PNG" alt="Slide6"></p>

<h2>
<a id="slide-7" class="anchor" href="#slide-7" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 7</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide7.PNG" alt="Slide7"></p>

<h2>
<a id="slide-8" class="anchor" href="#slide-8" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 8</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide8.PNG" alt="Slide8"></p>

<h2>
<a id="slide-9" class="anchor" href="#slide-9" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 9</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide9.PNG" alt="Slide9"></p>

<h2>
<a id="slide-10" class="anchor" href="#slide-10" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 10</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide10.PNG" alt="Slide10"></p>

<h2>
<a id="slide-11" class="anchor" href="#slide-11" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 11</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide11.PNG" alt="Slide11"></p>

<h2>
<a id="slide-12" class="anchor" href="#slide-12" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 12</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide12.PNG" alt="Slide12"></p>

<h2>
<a id="slide-13" class="anchor" href="#slide-13" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 13</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide13.PNG" alt="Slide13"></p>

<h2>
<a id="slide-14" class="anchor" href="#slide-14" aria-hidden="true"><span aria-hidden="true" class="octicon octicon-link"></span></a>Slide 14</h2>

<p><img src="http://odelay.io/projects/FPGA-Channel-Equalizer/Slide14.PNG" alt="Slide14"></p>
      </section>
    </div>

    <!-- FOOTER  -->
    <div id="footer_wrap" class="outer">
      <footer class="inner">
        <p class="copyright">FPGA Implementation of a Channel Equalizer based on the LMS Algorithm maintained by <a href="https://github.com/odelayIO">odelayIO</a></p>
        <p>Published with <a href="https://pages.github.com">GitHub Pages</a></p>
      </footer>
    </div>

    

  </body>
</html>
