// Seed: 1741330484
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3
);
  parameter id_5 = 1 + 1;
  logic id_6;
  wire  id_7;
  parameter id_8 = id_5 & -1;
  assign id_0 = id_8;
  genvar id_9;
endmodule
module module_1 #(
    parameter id_8 = 32'd5
) (
    output tri1 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    output supply1 id_5,
    input wand id_6,
    input wor id_7,
    output wand _id_8
);
  logic [(  id_8  ) : -1] id_10;
  wire id_11;
  ;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3,
      id_1
  );
  logic id_12;
endmodule
