$date
  Sun Apr 10 22:31:35 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 8 ! i[7:0] $end
$var reg 2 " s[1:0] $end
$var reg 2 # y[1:0] $end
$scope module uut $end
$var reg 2 $ i0[1:0] $end
$var reg 2 % i1[1:0] $end
$var reg 2 & i2[1:0] $end
$var reg 2 ' i3[1:0] $end
$var reg 2 ( s[1:0] $end
$var reg 2 ) y[1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b11000110 !
b00 "
b10 #
b10 $
b01 %
b00 &
b11 '
b00 (
b10 )
#1000000
b11 "
b11 #
b11 (
b11 )
#2000000
b10 "
b00 #
b10 (
b00 )
#3000000
b01 "
b01 #
b01 (
b01 )
#4000000
