{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697653581669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697653581669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 01:26:21 2023 " "Processing started: Thu Oct 19 01:26:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697653581669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697653581669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cau3 -c Cau3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cau3 -c Cau3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697653581669 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1697653581941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_BCD " "Found entity 1: Counter_BCD" {  } { { "Counter_BCD.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Counter_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697653581976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697653581976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_led7.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_led7.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_led7 " "Found entity 1: bcd_to_led7" {  } { { "bcd_to_led7.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/bcd_to_led7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697653581977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697653581977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cau3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cau3_1 " "Found entity 1: Cau3_1" {  } { { "Cau3_1.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Cau3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697653581979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697653581979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697653581980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697653581980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clock_1s Clock_1s Cau3_2.v(5) " "Verilog HDL Declaration information at Cau3_2.v(5): object \"clock_1s\" differs only in case from object \"Clock_1s\" in the same scope" {  } { { "Cau3_2.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Cau3_2.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1697653581981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file cau3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cau3_2 " "Found entity 1: Cau3_2" {  } { { "Cau3_2.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Cau3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697653581981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697653581981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cau3_2 " "Elaborating entity \"Cau3_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697653582003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:Clock_1s " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:Clock_1s\"" {  } { { "Cau3_2.v" "Clock_1s" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Cau3_2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697653582006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock_divider.v(17) " "Verilog HDL assignment warning at clock_divider.v(17): truncated value with size 32 to match size of target (25)" {  } { { "clock_divider.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/clock_divider.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697653582007 "|clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_BCD Counter_BCD:COUNTER " "Elaborating entity \"Counter_BCD\" for hierarchy \"Counter_BCD:COUNTER\"" {  } { { "Cau3_2.v" "COUNTER" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Cau3_2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697653582008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_BCD.v(13) " "Verilog HDL assignment warning at Counter_BCD.v(13): truncated value with size 32 to match size of target (4)" {  } { { "Counter_BCD.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Counter_BCD.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697653582009 "|Cau3_1|Counter_BCD:Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_led7 bcd_to_led7:DECODER " "Elaborating entity \"bcd_to_led7\" for hierarchy \"bcd_to_led7:DECODER\"" {  } { { "Cau3_2.v" "DECODER" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Cau3_2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697653582010 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1697653582196 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "Cau3_2.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau3/Cau3_2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697653582215 "|Cau3_2|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1697653582215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Homework/CE213/Lab/Lab03/Cau3/output_files/Cau3.map.smsg " "Generated suppressed messages file D:/Homework/CE213/Lab/Lab03/Cau3/output_files/Cau3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1697653582260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1697653582313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697653582313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1697653582334 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1697653582334 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1697653582334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1697653582334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697653582347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 01:26:22 2023 " "Processing ended: Thu Oct 19 01:26:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697653582347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697653582347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697653582347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697653582347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697653589780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697653589780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 01:26:29 2023 " "Processing started: Thu Oct 19 01:26:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697653589780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697653589780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Cau3 -c Cau3 --netlist_type=sgate " "Command: quartus_rpp Cau3 -c Cau3 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697653589780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4428 " "Peak virtual memory: 4428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697653589808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 01:26:29 2023 " "Processing ended: Thu Oct 19 01:26:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697653589808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697653589808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697653589808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1697653589808 ""}
