<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="streamtoblock_fft_DUT_10/sim/dspba_library_ver.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_safe_path_flat_ver.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_safe_path_flat.vhd"
   type="VHDL"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part0.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part1.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part0.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part1.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part0.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part1.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part0.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part1.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0000Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0001Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0000Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0001Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0002Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0003Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0004Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0005Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_ComplexMixer.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_sinTable.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_cosTable.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Scale.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_a.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_b.hex"
   type="HEX"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scalei.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scaleq.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv"
   type="SYSTEM_VERILOG"
   library="streamtoblock_fft_DUT_10" />
 <file
   path="sim/lphy_ss_top_streamtoblock_fft_DUT_0.v"
   type="VERILOG"
   library="lphy_ss_top_streamtoblock_fft_DUT_0"
   hasInlineConfiguration="true" />
 <topLevel
   name="lphy_ss_top_streamtoblock_fft_DUT_0.lphy_ss_top_streamtoblock_fft_DUT_0" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
</simPackage>
