Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue May 12 11:10:15 2020
| Host         : linux running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file WallClock_timing_summary_routed.rpt -rpx WallClock_timing_summary_routed.rpx
| Design       : WallClock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.891        0.000                      0                  192        0.147        0.000                      0                  192        4.500        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.891        0.000                      0                  192        0.147        0.000                      0                  192        4.500        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 SS_Driver1/CountOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.892ns (41.786%)  route 2.636ns (58.214%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.721     5.324    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  SS_Driver1/CountOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  SS_Driver1/CountOut_reg[8]/Q
                         net (fo=1, routed)           0.938     6.680    SS_Driver1/CountOut[8]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.297     6.977 r  SS_Driver1/pwm_out2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.977    PWMSignal/S[0]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.509 r  PWMSignal/pwm_out2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    PWMSignal/pwm_out2_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.780 f  PWMSignal/pwm_out2_carry__0/CO[0]
                         net (fo=2, routed)           0.470     8.250    SS_Driver1/LED[0]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.373     8.623 r  SS_Driver1/AN[7]_i_1/O
                         net (fo=6, routed)           1.228     9.852    SS_Driver1_n_6
    SLICE_X2Y92          FDSE                                         r  AN_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDSE                                         r  AN_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDSE (Setup_fdse_C_S)       -0.524    14.742    AN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 SS_Driver1/CountOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.892ns (41.786%)  route 2.636ns (58.214%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.721     5.324    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  SS_Driver1/CountOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  SS_Driver1/CountOut_reg[8]/Q
                         net (fo=1, routed)           0.938     6.680    SS_Driver1/CountOut[8]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.297     6.977 r  SS_Driver1/pwm_out2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.977    PWMSignal/S[0]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.509 r  PWMSignal/pwm_out2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    PWMSignal/pwm_out2_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.780 f  PWMSignal/pwm_out2_carry__0/CO[0]
                         net (fo=2, routed)           0.470     8.250    SS_Driver1/LED[0]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.373     8.623 r  SS_Driver1/AN[7]_i_1/O
                         net (fo=6, routed)           1.228     9.852    SS_Driver1_n_6
    SLICE_X2Y92          FDSE                                         r  AN_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDSE                                         r  AN_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDSE (Setup_fdse_C_S)       -0.524    14.742    AN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 SS_Driver1/CountOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.892ns (41.786%)  route 2.636ns (58.214%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.721     5.324    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  SS_Driver1/CountOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  SS_Driver1/CountOut_reg[8]/Q
                         net (fo=1, routed)           0.938     6.680    SS_Driver1/CountOut[8]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.297     6.977 r  SS_Driver1/pwm_out2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.977    PWMSignal/S[0]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.509 r  PWMSignal/pwm_out2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    PWMSignal/pwm_out2_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.780 f  PWMSignal/pwm_out2_carry__0/CO[0]
                         net (fo=2, routed)           0.470     8.250    SS_Driver1/LED[0]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.373     8.623 r  SS_Driver1/AN[7]_i_1/O
                         net (fo=6, routed)           1.228     9.852    SS_Driver1_n_6
    SLICE_X2Y92          FDSE                                         r  AN_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDSE                                         r  AN_reg[6]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDSE (Setup_fdse_C_S)       -0.524    14.742    AN_reg[6]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 SS_Driver1/CountOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.892ns (46.178%)  route 2.205ns (53.822%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.721     5.324    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  SS_Driver1/CountOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  SS_Driver1/CountOut_reg[8]/Q
                         net (fo=1, routed)           0.938     6.680    SS_Driver1/CountOut[8]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.297     6.977 r  SS_Driver1/pwm_out2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.977    PWMSignal/S[0]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.509 r  PWMSignal/pwm_out2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    PWMSignal/pwm_out2_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.780 f  PWMSignal/pwm_out2_carry__0/CO[0]
                         net (fo=2, routed)           0.470     8.250    SS_Driver1/LED[0]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.373     8.623 r  SS_Driver1/AN[7]_i_1/O
                         net (fo=6, routed)           0.798     9.421    SS_Driver1_n_6
    SLICE_X1Y88          FDSE                                         r  AN_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDSE                                         r  AN_reg[4]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDSE (Setup_fdse_C_S)       -0.429    14.835    AN_reg[4]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 SS_Driver1/CountOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.892ns (46.178%)  route 2.205ns (53.822%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.721     5.324    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  SS_Driver1/CountOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  SS_Driver1/CountOut_reg[8]/Q
                         net (fo=1, routed)           0.938     6.680    SS_Driver1/CountOut[8]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.297     6.977 r  SS_Driver1/pwm_out2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.977    PWMSignal/S[0]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.509 r  PWMSignal/pwm_out2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    PWMSignal/pwm_out2_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.780 f  PWMSignal/pwm_out2_carry__0/CO[0]
                         net (fo=2, routed)           0.470     8.250    SS_Driver1/LED[0]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.373     8.623 r  SS_Driver1/AN[7]_i_1/O
                         net (fo=6, routed)           0.798     9.421    SS_Driver1_n_6
    SLICE_X1Y88          FDSE                                         r  AN_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDSE                                         r  AN_reg[5]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDSE (Setup_fdse_C_S)       -0.429    14.835    AN_reg[5]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 SS_Driver1/CountOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.892ns (46.178%)  route 2.205ns (53.822%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.721     5.324    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  SS_Driver1/CountOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  SS_Driver1/CountOut_reg[8]/Q
                         net (fo=1, routed)           0.938     6.680    SS_Driver1/CountOut[8]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.297     6.977 r  SS_Driver1/pwm_out2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.977    PWMSignal/S[0]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.509 r  PWMSignal/pwm_out2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    PWMSignal/pwm_out2_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.780 f  PWMSignal/pwm_out2_carry__0/CO[0]
                         net (fo=2, routed)           0.470     8.250    SS_Driver1/LED[0]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.373     8.623 r  SS_Driver1/AN[7]_i_1/O
                         net (fo=6, routed)           0.798     9.421    SS_Driver1_n_6
    SLICE_X1Y88          FDSE                                         r  AN_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDSE                                         r  AN_reg[7]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDSE (Setup_fdse_C_S)       -0.429    14.835    AN_reg[7]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 debounce1/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.919ns (21.826%)  route 3.292ns (78.174%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.641     5.244    debounce1/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  debounce1/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518     5.762 r  debounce1/Count_reg[23]/Q
                         net (fo=3, routed)           1.406     7.168    debounce1/Count[23]
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  debounce1/Count[23]_i_4/O
                         net (fo=1, routed)           0.667     7.959    debounce1/Count[23]_i_4_n_0
    SLICE_X6Y85          LUT4 (Prop_lut4_I1_O)        0.124     8.083 r  debounce1/Count[23]_i_2/O
                         net (fo=25, routed)          0.653     8.737    debounce1/Count[23]_i_2_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I1_O)        0.153     8.890 r  debounce1/currentState[0]_i_1/O
                         net (fo=1, routed)           0.565     9.454    debounce1/nextState[0]
    SLICE_X5Y85          FDRE                                         r  debounce1/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.598    15.021    debounce1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  debounce1/currentState_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)       -0.250    14.994    debounce1/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 SS_Driver1/SegmentDrivers_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.447ns (34.489%)  route 2.748ns (65.511%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.724     5.327    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.419     5.746 f  SS_Driver1/SegmentDrivers_reg[4]/Q
                         net (fo=11, routed)          0.868     6.614    SS_Driver1/Q[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.324     6.938 r  SS_Driver1/SevenSegment__2/O
                         net (fo=1, routed)           0.644     7.582    SS_Driver1/SevenSegment__2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.332     7.914 f  SS_Driver1/SevenSegment__3/O
                         net (fo=5, routed)           0.490     8.404    SS_Driver1/SevenSegment__3_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124     8.528 r  SS_Driver1/SS[1]_i_6/O
                         net (fo=1, routed)           0.455     8.983    SS_Driver1/SS[1]_i_6_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.124     9.107 r  SS_Driver1/SS[1]_i_2/O
                         net (fo=1, routed)           0.291     9.398    SS_Driver1/SS[1]_i_2_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I0_O)        0.124     9.522 r  SS_Driver1/SS[1]_i_1/O
                         net (fo=1, routed)           0.000     9.522    SevenSegment[1]
    SLICE_X0Y92          FDRE                                         r  SS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.604    15.027    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  SS_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.031    15.297    SS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 SS_Driver1/SegmentDrivers_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.643ns (39.383%)  route 2.529ns (60.617%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.724     5.327    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.419     5.746 f  SS_Driver1/SegmentDrivers_reg[4]/Q
                         net (fo=11, routed)          0.868     6.614    SS_Driver1/Q[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.324     6.938 r  SS_Driver1/SevenSegment__2/O
                         net (fo=1, routed)           0.644     7.582    SS_Driver1/SevenSegment__2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.332     7.914 f  SS_Driver1/SevenSegment__3/O
                         net (fo=5, routed)           0.413     8.327    SS_Driver1/SevenSegment__3_n_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.118     8.445 r  SS_Driver1/SS[2]_i_7/O
                         net (fo=1, routed)           0.298     8.743    SS_Driver1/SS[2]_i_7_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.326     9.069 r  SS_Driver1/SS[2]_i_3/O
                         net (fo=1, routed)           0.306     9.375    SS_Driver1/SS[2]_i_3_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I1_O)        0.124     9.499 r  SS_Driver1/SS[2]_i_1/O
                         net (fo=1, routed)           0.000     9.499    SevenSegment[2]
    SLICE_X2Y93          FDRE                                         r  SS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  SS_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.077    15.344    SS_reg[2]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.828ns (20.198%)  route 3.271ns (79.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.719     5.322    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  timer_reg[13]/Q
                         net (fo=3, routed)           0.839     6.616    timer_reg_n_0_[13]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  timer[26]_i_9/O
                         net (fo=1, routed)           0.579     7.320    timer[26]_i_9_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.444 r  timer[26]_i_4/O
                         net (fo=27, routed)          1.853     9.297    timer[26]_i_4_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.124     9.421 r  timer[2]_i_1/O
                         net (fo=1, routed)           0.000     9.421    timer[2]
    SLICE_X3Y82          FDRE                                         r  timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.597    15.020    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  timer_reg[2]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)        0.029    15.272    timer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  5.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/CountOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.232%)  route 0.082ns (36.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.521    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  SS_Driver1/Count_reg[14]/Q
                         net (fo=3, routed)           0.082     1.744    SS_Driver1/Count_reg[14]
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/CountOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.875     2.040    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/CountOut_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.076     1.597    SS_Driver1/CountOut_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/CountOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.415%)  route 0.085ns (37.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.521    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  SS_Driver1/Count_reg[15]/Q
                         net (fo=3, routed)           0.085     1.747    SS_Driver1/Count_reg[15]
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/CountOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.875     2.040    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/CountOut_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.078     1.599    SS_Driver1/CountOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/CountOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.524%)  route 0.081ns (36.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.521    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  SS_Driver1/Count_reg[13]/Q
                         net (fo=3, routed)           0.081     1.743    SS_Driver1/Count_reg[13]
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/CountOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.875     2.040    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/CountOut_reg[13]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.071     1.592    SS_Driver1/CountOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/CountOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.521    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  SS_Driver1/Count_reg[12]/Q
                         net (fo=3, routed)           0.089     1.751    SS_Driver1/Count_reg[12]
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/CountOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.875     2.040    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SS_Driver1/CountOut_reg[12]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.075     1.596    SS_Driver1/CountOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/CountOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.402%)  route 0.089ns (38.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.521    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  SS_Driver1/Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  SS_Driver1/Count_reg[16]/Q
                         net (fo=3, routed)           0.089     1.751    SS_Driver1/Count_reg[16]
    SLICE_X0Y89          FDRE                                         r  SS_Driver1/CountOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.875     2.040    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  SS_Driver1/CountOut_reg[16]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.075     1.596    SS_Driver1/CountOut_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  minutes_reg[1]/Q
                         net (fo=9, routed)           0.121     1.784    minutes_reg_n_0_[1]
    SLICE_X6Y91          LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  mins2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    minutes[0]
    SLICE_X6Y91          FDRE                                         r  mins2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  mins2_reg[0]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.120     1.654    mins2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.521    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  SS_Driver1/SegmentDrivers_reg[7]/Q
                         net (fo=9, routed)           0.122     1.784    SegmentDrivers[7]
    SLICE_X1Y88          FDSE                                         r  AN_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDSE                                         r  AN_reg[7]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDSE (Hold_fdse_C_D)         0.070     1.607    AN_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.602     1.521    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  SS_Driver1/SegmentDrivers_reg[5]/Q
                         net (fo=11, routed)          0.124     1.787    SegmentDrivers[5]
    SLICE_X1Y88          FDSE                                         r  AN_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDSE                                         r  AN_reg[5]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDSE (Hold_fdse_C_D)         0.066     1.603    AN_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/CountOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.092%)  route 0.135ns (48.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.601     1.520    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  SS_Driver1/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  SS_Driver1/Count_reg[11]/Q
                         net (fo=3, routed)           0.135     1.796    SS_Driver1/Count_reg[11]
    SLICE_X0Y87          FDRE                                         r  SS_Driver1/CountOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.873     2.038    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  SS_Driver1/CountOut_reg[11]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.071     1.591    SS_Driver1/CountOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SS_Driver1/SegmentDrivers_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/SegmentDrivers_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.716%)  route 0.143ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.603     1.522    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  SS_Driver1/SegmentDrivers_reg[3]/Q
                         net (fo=4, routed)           0.143     1.806    SS_Driver1/SegmentDrivers[3]
    SLICE_X0Y91          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.876     2.041    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDSE                                         r  SS_Driver1/SegmentDrivers_reg[4]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDSE (Hold_fdse_C_D)         0.071     1.593    SS_Driver1/SegmentDrivers_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     AN_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     AN_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     AN_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     AN_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     AN_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     AN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     SS_Driver1/CountOut_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     SS_Driver1/CountOut_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     SS_Driver1/CountOut_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     SS_Driver1/CountOut_reg[16]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     SS_Driver1/SegmentDrivers_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     SS_Driver1/SegmentDrivers_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     SS_Driver1/SegmentDrivers_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     debounce1/Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     debounce1/Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     debounce2/Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     debounce2/Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     hours2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     hours2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     debounce1/Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     debounce1/Count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     debounce1/Count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     debounce1/Count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     debounce1/Count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     debounce2/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     debounce2/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     debounce2/Count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     debounce2/currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     timer_reg[0]/C



