and r0, r1, r2, lsl #8 
lsl r0, r0, #2 
mov r2, r0 
mvn r3, r2 
lsl r1, r3, #14 
eor r3, r3, r1 
