<<<<<<< HEAD
# ECE 485/585 Group Three

SystemVerilog code to simulate memory controller

<p> View project description here: <a href="https://d2l.pdx.edu/content/enforced/824935-OFFERING_XLIST_AB_202004/Final%20Project%20Description.pdf?_&d2lSessionVal=sFBrc6e7yg33hIQBrIHhkFj11">Download PDF</a>.</p>

=======
# ECE585_GroupThree
SystemVerilog code to simulate memory controller
>>>>>>> master
