# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 10:26:47 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
add wave -position insertpoint sim:/testbench/uut/*
add wave -position insertpoint sim:/testbench/uut/Div/*
run 10ms
run 20ms
run 100ms
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 11:13:13 on Apr 28,2021, Elapsed time: 0:46:26
# Errors: 0, Warnings: 5
# vsim -gui work.testbench 
# Start time: 11:13:13 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.multiplicador
# Loading work.Barrido_displays
add wave -position insertpoint sim:/testbench/uut/*
add wave -position insertpoint sim:/testbench/uut/Mult/*
run 10ms
run 100ms
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench
# End time: 11:24:56 on Apr 28,2021, Elapsed time: 0:11:43
# Errors: 0, Warnings: 2
# vsim -gui work.testbench 
# Start time: 11:24:56 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
add wave -position insertpoint sim:/testbench/uut/*
run 10ms
vsim work.testbench
# End time: 21:26:51 on Apr 28,2021, Elapsed time: 10:01:55
# Errors: 0, Warnings: 1
# Error while executing: vsim
# Usage: vsim
vsim work.testbench
# vsim work.testbench 
# Start time: 21:26:53 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
add wave -position insertpoint sim:/testbench/uut/*
add wave -position insertpoint sim:/testbench/uut/Div/*
run 10ms
vsim work.testbench
# End time: 22:24:42 on Apr 28,2021, Elapsed time: 0:57:49
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 22:24:42 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
add wave -position insertpoint sim:/testbench/uut/*
run 10ms
run 20ms
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 22:27:46 on Apr 28,2021, Elapsed time: 0:03:04
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 22:27:46 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
add wave -position insertpoint sim:/testbench/uut/*
run 20ms
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 22:29:23 on Apr 28,2021, Elapsed time: 0:01:37
# Errors: 0, Warnings: 2
# vsim work.testbench 
# Start time: 22:29:23 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
add wave -position insertpoint sim:/testbench/uut/*
run 20ms
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 22:30:52 on Apr 28,2021, Elapsed time: 0:01:29
# Errors: 0, Warnings: 3
# vsim work.testbench 
# Start time: 22:30:52 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
add wave -position insertpoint sim:/testbench/uut/*
run 20ms
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 22:32:25 on Apr 28,2021, Elapsed time: 0:01:33
# Errors: 0, Warnings: 2
# vsim work.testbench 
# Start time: 22:32:25 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
add wave -position insertpoint sim:/testbench/uut/*
run 20ms
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 22:33:46 on Apr 28,2021, Elapsed time: 0:01:21
# Errors: 0, Warnings: 2
# vsim work.testbench 
# Start time: 22:33:46 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
add wave -position insertpoint sim:/testbench/uut/*
run 20ms
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 22:34:52 on Apr 28,2021, Elapsed time: 0:01:06
# Errors: 0, Warnings: 2
# vsim work.testbench 
# Start time: 22:34:53 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
add wave -position insertpoint sim:/testbench/uut/*
run 20ms
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 23:15:27 on Apr 28,2021, Elapsed time: 0:40:34
# Errors: 0, Warnings: 2
# vsim work.testbench 
# Start time: 23:15:27 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'resultado'. The port definition is at: C:/Users/Diego Sanchez/Desktop/EstadosVerilog/Barrido_displays.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/uut/barrido File: C:/Users/Diego Sanchez/Desktop/EstadosVerilog/principal.v Line: 43
add wave -position insertpoint sim:/testbench/uut/*
add wave -position insertpoint sim:/testbench/uut/Div/*
run 20ms
# Compile of divfreq.v was successful.
# Compile of divisor.v was successful.
# Compile of multiplicador.v was successful.
# Compile of principal.v was successful.
# Compile of testbench.v was successful.
# Compile of Barrido_displays.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 23:18:03 on Apr 28,2021, Elapsed time: 0:02:36
# Errors: 0, Warnings: 3
# vsim work.testbench 
# Start time: 23:18:03 on Apr 28,2021
# Loading work.testbench
# Loading work.principal
# Loading work.divfreq
# Loading work.Barrido_displays
# Loading work.divisor
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'resultado'. The port definition is at: C:/Users/Diego Sanchez/Desktop/EstadosVerilog/Barrido_displays.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/uut/barrido File: C:/Users/Diego Sanchez/Desktop/EstadosVerilog/principal.v Line: 43
add wave -position insertpoint sim:/testbench/uut/*
add wave -position insertpoint sim:/testbench/uut/Div/*
run 20ms
