# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/imports/Downloads/PartA.v" \
"../../../../Lab2.srcs/sources_1/imports/Downloads/PartB.v" \
"../../../../Lab2.srcs/sources_1/imports/Downloads/PartC.v" \
"../../../../Lab2.srcs/sources_1/new/PartD.v" \
"../../../../Lab2.srcs/sources_1/imports/Downloads/clk_multiplier.v" \
"../../../../Lab2.srcs/sources_1/imports/Downloads/receive_bits.v" \
"../../../../Lab2.srcs/sources_1/imports/Downloads/send_bits.v" \
"../../../../Lab2.srcs/sim_4/new/PartD_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
