{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699271724457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699271724457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 17:25:24 2023 " "Processing started: Mon Nov 06 17:25:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699271724457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699271724457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator_tb -c elevator_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevator_tb -c elevator_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699271724457 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699271724660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "elevator_tb.v 1 1 " "Using design file elevator_tb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 elevator_tb " "Found entity 1: elevator_tb" {  } { { "elevator_tb.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/elevator_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699271724738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699271724738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator_tb " "Elaborating entity \"elevator_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699271724738 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "elevator_tb.v(17) " "Verilog HDL warning at elevator_tb.v(17): ignoring unsupported system task" {  } { { "elevator_tb.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/elevator_tb.v" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1699271724738 "|elevator_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk elevator_tb.v(19) " "Verilog HDL warning at elevator_tb.v(19): assignments to clk create a combinational loop" {  } { { "elevator_tb.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/elevator_tb.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1699271724738 "|elevator_tb"}
{ "Warning" "WSGN_SEARCH_FILE" "elevator.v 1 1 " "Using design file elevator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Elevator " "Found entity 1: Elevator" {  } { { "elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/elevator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699271724753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699271724753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Elevator Elevator:uut " "Elaborating entity \"Elevator\" for hierarchy \"Elevator:uut\"" {  } { { "elevator_tb.v" "uut" { Text "D:/MTech_Sem1/ADSD_lab/SA/elevator_tb.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699271724769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "floor_req_reg elevator.v(11) " "Verilog HDL or VHDL warning at elevator.v(11): object \"floor_req_reg\" assigned a value but never read" {  } { { "elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/elevator.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699271724769 "|elevator_tb|Elevator:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator.v(36) " "Verilog HDL assignment warning at elevator.v(36): truncated value with size 32 to match size of target (5)" {  } { { "elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/elevator.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699271724769 "|elevator_tb|Elevator:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator.v(43) " "Verilog HDL assignment warning at elevator.v(43): truncated value with size 32 to match size of target (5)" {  } { { "elevator.v" "" { Text "D:/MTech_Sem1/ADSD_lab/SA/elevator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699271724769 "|elevator_tb|Elevator:dut"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "elevator_tb.v" "clk" { Text "D:/MTech_Sem1/ADSD_lab/SA/elevator_tb.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1699271724769 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1699271724769 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1699271724988 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699271725081 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 06 17:25:25 2023 " "Processing ended: Mon Nov 06 17:25:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699271725081 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699271725081 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699271725081 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699271725081 ""}
