<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:34:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4161600 has been inferred" BundleName="gmem" VarName="conv1_output_ftmap" LoopLoc="src/srcnn.cpp:34:2" LoopName="anonymous" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" Length="4161600" Direction="write" AccessID="conv1_output_ftmap1seq" OrigID="memset.loop4.store.7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:35:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 2080800 has been inferred" BundleName="gmem" VarName="conv2_output_ftmap" LoopLoc="src/srcnn.cpp:35:2" LoopName="anonymous" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" Length="2080800" Direction="write" AccessID="conv2_output_ftmap2seq" OrigID="memset.loop2.store.7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:36:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 65025 has been inferred" BundleName="gmem" VarName="output_ftmap" LoopLoc="src/srcnn.cpp:36:2" LoopName="anonymous" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" Length="65025" Direction="write" AccessID="output_ftmap3seq" OrigID="memset.loop.store.5" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/conv1.cpp:52:10" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 81 has been inferred" BundleName="gmem" VarName="conv1_weights" LoopLoc="src/conv1.cpp:52:10" LoopName="KY" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" Length="81" Direction="read" AccessID="scevgepseq" OrigID="NIN.load.10" OrigAccess-DebugLoc="src/conv1.cpp:62:42" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/conv1.cpp:115:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" BundleName="gmem" VarName="conv1_biases" LoopLoc="src/conv1.cpp:115:19" LoopName="OUT_BUFFER_NOUT" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" Length="64" Direction="read" AccessID="conv1_biases5seq" OrigID="OUT_BUFFER_TY.i.load.6" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="src/conv1.cpp:95:18" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="input_ftmap" LoopLoc="src/conv1.cpp:95:18" LoopName="IN_BUFFER_BX" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="for.inc.i.load.14" OrigAccess-DebugLoc="src/conv1.cpp:102:36" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/conv1.cpp:49:9" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="conv1_weights" LoopLoc="src/conv1.cpp:49:9" LoopName="TX" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="scevgepseq" OrigAccess-DebugLoc="src/conv1.cpp:52:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="src/conv1.cpp:119:44" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="gmem" VarName="output_ftmap" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="for.body8.i.store.7" OrigAccess-DebugLoc="src/conv1.cpp:119:44" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="src/conv1.cpp:117:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="output_ftmap" LoopLoc="src/conv1.cpp:117:19" LoopName="OUT_BUFFER_TX" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="if.then.i.store.0" OrigAccess-DebugLoc="src/conv1.cpp:121:45" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="src/conv1.cpp:32:11" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="conv1_biases" LoopLoc="src/conv1.cpp:32:11" LoopName="TILE_I" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="conv1_biases5seq" OrigAccess-DebugLoc="src/conv1.cpp:115:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/conv2.cpp:111:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 17 has been inferred" BundleName="gmem" VarName="input_ftmap" LoopLoc="src/conv2.cpp:111:22" LoopName="VITIS_LOOP_111_3" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" Length="17" Direction="read" AccessID="scevgepseq" OrigID="for.inc.i.load.11" OrigAccess-DebugLoc="src/conv2.cpp:118:36" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/conv2.cpp:62:11" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" BundleName="gmem" VarName="conv2_weights" LoopLoc="src/conv2.cpp:62:11" LoopName="NIN" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" Length="64" Direction="read" AccessID="scevgep5seq" OrigID="for.inc.load.5" OrigAccess-DebugLoc="src/conv2.cpp:65:41" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/conv2.cpp:131:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 32 has been inferred" BundleName="gmem" VarName="conv2_biases" LoopLoc="src/conv2.cpp:131:20" LoopName="VITIS_LOOP_131_1" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" Length="32" Direction="read" AccessID="conv2_biases6seq" OrigID="VITIS_LOOP_132_2.i.load.6" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/conv2.cpp:110:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="input_ftmap" LoopLoc="src/conv2.cpp:110:21" LoopName="VITIS_LOOP_110_2" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="scevgepseq" OrigAccess-DebugLoc="src/conv2.cpp:111:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/conv2.cpp:50:8" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="conv2_weights" LoopLoc="src/conv2.cpp:50:8" LoopName="TX" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="scevgep5seq" OrigAccess-DebugLoc="src/conv2.cpp:62:11" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="src/conv2.cpp:135:44" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="gmem" VarName="output_ftmap" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="for.body8.i.store.7" OrigAccess-DebugLoc="src/conv2.cpp:135:44" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="src/conv2.cpp:133:22" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="output_ftmap" LoopLoc="src/conv2.cpp:133:22" LoopName="VITIS_LOOP_133_3" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="if.then.i.store.0" OrigAccess-DebugLoc="src/conv2.cpp:137:45" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="src/conv2.cpp:33:6" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="conv2_biases" LoopLoc="src/conv2.cpp:33:6" LoopName="TI" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="conv2_biases6seq" OrigAccess-DebugLoc="src/conv2.cpp:131:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/conv3.cpp:129:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 17 has been inferred" BundleName="gmem" VarName="output_ftmap" LoopLoc="src/conv3.cpp:129:22" LoopName="VITIS_LOOP_129_3" ParentFunc="conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" Length="17" Direction="write" AccessID="scevgepseq" OrigID="for.inc.i32.store.7" OrigAccess-DebugLoc="src/conv3.cpp:131:44" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="src/conv3.cpp:108:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="input_ftmap" LoopLoc="src/conv3.cpp:108:22" LoopName="VITIS_LOOP_108_3" ParentFunc="conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" OrigID="for.inc.i.load.14" OrigAccess-DebugLoc="src/conv3.cpp:115:36" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/conv3.cpp:61:23" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="conv3_weights" LoopLoc="src/conv3.cpp:61:23" LoopName="VITIS_LOOP_61_8" ParentFunc="conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" OrigID="for.inc.load.4" OrigAccess-DebugLoc="src/conv3.cpp:62:41" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/conv3.cpp:128:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="output_ftmap" LoopLoc="src/conv3.cpp:128:21" LoopName="VITIS_LOOP_128_2" ParentFunc="conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" OrigID="scevgepseq" OrigAccess-DebugLoc="src/conv3.cpp:129:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="src/conv3.cpp:82:28" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="gmem" VarName="output_ftmap" ParentFunc="conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" OrigID="for.body84.load.3" OrigAccess-DebugLoc="src/conv3.cpp:82:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="src/conv3.cpp:82:28" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="gmem" VarName="output_ftmap" ParentFunc="conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" OrigID="for.body84.store.5" OrigAccess-DebugLoc="src/conv3.cpp:82:28" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="src/conv3.cpp:80:20" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="output_ftmap" LoopLoc="src/conv3.cpp:80:20" LoopName="VITIS_LOOP_80_11" ParentFunc="conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" OrigID="if.then.store.0" OrigAccess-DebugLoc="src/conv3.cpp:84:29" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:36:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="output_ftmap" LoopLoc="src/srcnn.cpp:36:2" LoopName="anonymous" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" OrigID="output_ftmap3seq" OrigAccess-DebugLoc="src/srcnn.cpp:36:2" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:35:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv2_output_ftmap" LoopLoc="src/srcnn.cpp:35:2" LoopName="anonymous" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" OrigID="conv2_output_ftmap2seq" OrigAccess-DebugLoc="src/srcnn.cpp:35:2" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:34:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv1_output_ftmap" LoopLoc="src/srcnn.cpp:34:2" LoopName="anonymous" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" OrigID="conv1_output_ftmap1seq" OrigAccess-DebugLoc="src/srcnn.cpp:34:2" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/conv1.cpp:115:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv1_biases" LoopLoc="src/conv1.cpp:115:19" LoopName="OUT_BUFFER_NOUT" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="conv1_biases5seq" OrigAccess-DebugLoc="src/conv1.cpp:115:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/conv1.cpp:53:10" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv1_weights" LoopLoc="src/conv1.cpp:53:10" LoopName="KX" ParentFunc="conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])" OrigID="scevgepseq" OrigAccess-DebugLoc="src/conv1.cpp:52:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/conv2.cpp:131:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv2_biases" LoopLoc="src/conv2.cpp:131:20" LoopName="VITIS_LOOP_131_1" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="conv2_biases6seq" OrigAccess-DebugLoc="src/conv2.cpp:131:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/conv2.cpp:62:11" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv2_weights" LoopLoc="src/conv2.cpp:62:11" LoopName="NIN" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="scevgep5seq" OrigAccess-DebugLoc="src/conv2.cpp:62:11" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/conv2.cpp:111:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input_ftmap" LoopLoc="src/conv2.cpp:111:22" LoopName="VITIS_LOOP_111_3" ParentFunc="conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])" OrigID="scevgepseq" OrigAccess-DebugLoc="src/conv2.cpp:111:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/conv3.cpp:129:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="output_ftmap" LoopLoc="src/conv3.cpp:129:22" LoopName="VITIS_LOOP_129_3" ParentFunc="conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])" OrigID="scevgepseq" OrigAccess-DebugLoc="src/conv3.cpp:129:22" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/conv1.cpp:52:10" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 81 and bit width 32 in loop 'KY' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/conv1.cpp:52:10" LoopName="KY" Length="81" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/conv1.cpp:115:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 in loop 'OUT_BUFFER_NOUT' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/conv1.cpp:115:19" LoopName="OUT_BUFFER_NOUT" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/conv2.cpp:111:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 17 and bit width 32 in loop 'VITIS_LOOP_111_3' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/conv2.cpp:111:22" LoopName="VITIS_LOOP_111_3" Length="17" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/conv2.cpp:62:11" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 in loop 'NIN' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/conv2.cpp:62:11" LoopName="NIN" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/conv2.cpp:131:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 32 and bit width 32 in loop 'VITIS_LOOP_131_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/conv2.cpp:131:20" LoopName="VITIS_LOOP_131_1" Length="32" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/conv3.cpp:129:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 17 and bit width 32 in loop 'VITIS_LOOP_129_3' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/conv3.cpp:129:22" LoopName="VITIS_LOOP_129_3" Length="17" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/srcnn.cpp:34:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4161600 and bit width 32 in loop 'anonymous' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/srcnn.cpp:34:2" LoopName="anonymous" Length="4161600" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/srcnn.cpp:35:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 2080800 and bit width 32 in loop 'anonymous' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/srcnn.cpp:35:2" LoopName="anonymous" Length="2080800" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/srcnn.cpp:36:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 65025 and bit width 32 in loop 'anonymous' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/srcnn.cpp:36:2" LoopName="anonymous" Length="65025" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

