{"vcs1":{"timestamp_begin":1698783493.416169367, "rt":0.33, "ut":0.15, "st":0.12}}
{"vcselab":{"timestamp_begin":1698783493.800550668, "rt":0.26, "ut":0.16, "st":0.06}}
{"link":{"timestamp_begin":1698783494.097520114, "rt":0.34, "ut":0.11, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698783493.073549075}
{"VCS_COMP_START_TIME": 1698783493.073549075}
{"VCS_COMP_END_TIME": 1698783494.493311112}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337856}}
{"stitch_vcselab": {"peak_mem": 222552}}
