Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jul 24 09:53:22 2024
| Host         : McCook2-22302 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_control_sets_placed.rpt
| Design       : au_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |             107 |           37 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             274 |           68 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                               | reset_cond/in0   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | compA/ctr[3]_i_1__2_n_0                       | reset_cond/Q[0]  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | compAB/ctr[3]_i_1__4_n_0                      | reset_cond/Q[0]  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | compB/ctr[3]_i_1__3_n_0                       | reset_cond/Q[0]  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | duplA/sync_inst/E[0]                          | reset_cond/Q[0]  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | duplB/sync_inst/E[0]                          | reset_cond/Q[0]  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                               |                  |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | uart_tx_inst/FSM_sequential_state_reg[0]_0[0] | reset_cond/Q[0]  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | timer_inst/maxval                             | reset_cond/Q[0]  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | uart_tx_inst/savedData                        | reset_cond/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_tx_inst/E[0]                             | reset_cond/Q[0]  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | timer_inst/maxval_reg_1                       | reset_cond/Q[0]  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | timer_inst/maxval_reg_0                       | reset_cond/Q[0]  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | timer_inst/maxval_reg_2                       | reset_cond/Q[0]  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                               | reset_cond/Q[0]  |               37 |            107 |         2.89 |
|  clk_IBUF_BUFG | timer_inst/E[0]                               | reset_cond/Q[0]  |               27 |            129 |         4.78 |
+----------------+-----------------------------------------------+------------------+------------------+----------------+--------------+


