Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 00:03:46 2024
| Host         : PortatilMarcos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     82          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (198)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CLK_top (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_CompSecuencia/error_s_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_CompSecuencia/exito_s_reg/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: inst_DivisorReloj/clk_temp_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_temporizador/fin_tiempo_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (198)
--------------------------------------------------
 There are 198 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  209          inf        0.000                      0                  209           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.816ns  (logic 3.479ns (51.048%)  route 3.337ns (48.952%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=43, routed)          1.370     1.826    inst_controlador_nivel/estado_actual[0]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.152     1.978 r  inst_controlador_nivel/display_top_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.966     3.945    display_top_OBUF[3]
    V12                  OBUF (Prop_obuf_I_O)         2.871     6.816 r  display_top_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.816    display_top[3]
    V12                                                               r  display_top[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.521ns  (logic 3.470ns (53.207%)  route 3.051ns (46.793%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=43, routed)          1.370     1.826    inst_controlador_nivel/estado_actual[0]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.152     1.978 r  inst_controlador_nivel/display_top_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.681     3.659    display_top_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         2.862     6.521 r  display_top_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.521    display_top[6]
    T11                                                               r  display_top[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.295ns  (logic 3.238ns (51.436%)  route 3.057ns (48.564%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=43, routed)          1.370     1.826    inst_controlador_nivel/estado_actual[0]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.124     1.950 r  inst_controlador_nivel/display_top_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.686     3.637    display_top_OBUF[5]
    U11                  OBUF (Prop_obuf_I_O)         2.658     6.295 r  display_top_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.295    display_top[5]
    U11                                                               r  display_top[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 3.481ns (55.369%)  route 2.806ns (44.631%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=43, routed)          0.993     1.449    inst_controlador_nivel/estado_actual[1]
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.152     1.601 r  inst_controlador_nivel/display_top_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.813     3.414    display_top_OBUF[4]
    U12                  OBUF (Prop_obuf_I_O)         2.873     6.287 r  display_top_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.287    display_top[4]
    U12                                                               r  display_top[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CompSecuencia/indice_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.229ns  (logic 1.477ns (23.712%)  route 4.752ns (76.288%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=44, routed)          1.505     1.924    inst_CompSecuencia/estado_actual[2]
    SLICE_X5Y55          LUT6 (Prop_lut6_I4_O)        0.299     2.223 r  inst_CompSecuencia/boton_anterior[0]_i_36/O
                         net (fo=1, routed)           0.953     3.176    inst_CompSecuencia/boton_anterior[0]_i_36_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124     3.300 r  inst_CompSecuencia/boton_anterior[0]_i_17/O
                         net (fo=1, routed)           0.000     3.300    inst_CompSecuencia/boton_anterior[0]_i_17_n_0
    SLICE_X6Y55          MUXF7 (Prop_muxf7_I1_O)      0.214     3.514 r  inst_CompSecuencia/boton_anterior_reg[0]_i_6/O
                         net (fo=5, routed)           1.103     4.618    inst_CompSecuencia/fin_comparacion_s41_in
    SLICE_X0Y54          LUT6 (Prop_lut6_I1_O)        0.297     4.915 r  inst_CompSecuencia/boton_anterior[0]_i_7/O
                         net (fo=3, routed)           0.692     5.606    inst_CompSecuencia/fin_comparacion_s1__1
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     5.730 r  inst_CompSecuencia/boton_anterior[0]_i_1/O
                         net (fo=9, routed)           0.499     6.229    inst_CompSecuencia/boton_anterior[0]_i_1_n_0
    SLICE_X4Y56          FDCE                                         r  inst_CompSecuencia/indice_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CompSecuencia/indice_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.229ns  (logic 1.477ns (23.712%)  route 4.752ns (76.288%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=44, routed)          1.505     1.924    inst_CompSecuencia/estado_actual[2]
    SLICE_X5Y55          LUT6 (Prop_lut6_I4_O)        0.299     2.223 r  inst_CompSecuencia/boton_anterior[0]_i_36/O
                         net (fo=1, routed)           0.953     3.176    inst_CompSecuencia/boton_anterior[0]_i_36_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124     3.300 r  inst_CompSecuencia/boton_anterior[0]_i_17/O
                         net (fo=1, routed)           0.000     3.300    inst_CompSecuencia/boton_anterior[0]_i_17_n_0
    SLICE_X6Y55          MUXF7 (Prop_muxf7_I1_O)      0.214     3.514 r  inst_CompSecuencia/boton_anterior_reg[0]_i_6/O
                         net (fo=5, routed)           1.103     4.618    inst_CompSecuencia/fin_comparacion_s41_in
    SLICE_X0Y54          LUT6 (Prop_lut6_I1_O)        0.297     4.915 r  inst_CompSecuencia/boton_anterior[0]_i_7/O
                         net (fo=3, routed)           0.692     5.606    inst_CompSecuencia/fin_comparacion_s1__1
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     5.730 r  inst_CompSecuencia/boton_anterior[0]_i_1/O
                         net (fo=9, routed)           0.499     6.229    inst_CompSecuencia/boton_anterior[0]_i_1_n_0
    SLICE_X4Y56          FDCE                                         r  inst_CompSecuencia/indice_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CompSecuencia/indice_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.227ns  (logic 1.477ns (23.720%)  route 4.750ns (76.280%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=44, routed)          1.505     1.924    inst_CompSecuencia/estado_actual[2]
    SLICE_X5Y55          LUT6 (Prop_lut6_I4_O)        0.299     2.223 r  inst_CompSecuencia/boton_anterior[0]_i_36/O
                         net (fo=1, routed)           0.953     3.176    inst_CompSecuencia/boton_anterior[0]_i_36_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124     3.300 r  inst_CompSecuencia/boton_anterior[0]_i_17/O
                         net (fo=1, routed)           0.000     3.300    inst_CompSecuencia/boton_anterior[0]_i_17_n_0
    SLICE_X6Y55          MUXF7 (Prop_muxf7_I1_O)      0.214     3.514 r  inst_CompSecuencia/boton_anterior_reg[0]_i_6/O
                         net (fo=5, routed)           1.103     4.618    inst_CompSecuencia/fin_comparacion_s41_in
    SLICE_X0Y54          LUT6 (Prop_lut6_I1_O)        0.297     4.915 r  inst_CompSecuencia/boton_anterior[0]_i_7/O
                         net (fo=3, routed)           0.692     5.606    inst_CompSecuencia/fin_comparacion_s1__1
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     5.730 r  inst_CompSecuencia/boton_anterior[0]_i_1/O
                         net (fo=9, routed)           0.497     6.227    inst_CompSecuencia/boton_anterior[0]_i_1_n_0
    SLICE_X4Y55          FDCE                                         r  inst_CompSecuencia/indice_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CompSecuencia/indice_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.227ns  (logic 1.477ns (23.720%)  route 4.750ns (76.280%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=44, routed)          1.505     1.924    inst_CompSecuencia/estado_actual[2]
    SLICE_X5Y55          LUT6 (Prop_lut6_I4_O)        0.299     2.223 r  inst_CompSecuencia/boton_anterior[0]_i_36/O
                         net (fo=1, routed)           0.953     3.176    inst_CompSecuencia/boton_anterior[0]_i_36_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124     3.300 r  inst_CompSecuencia/boton_anterior[0]_i_17/O
                         net (fo=1, routed)           0.000     3.300    inst_CompSecuencia/boton_anterior[0]_i_17_n_0
    SLICE_X6Y55          MUXF7 (Prop_muxf7_I1_O)      0.214     3.514 r  inst_CompSecuencia/boton_anterior_reg[0]_i_6/O
                         net (fo=5, routed)           1.103     4.618    inst_CompSecuencia/fin_comparacion_s41_in
    SLICE_X0Y54          LUT6 (Prop_lut6_I1_O)        0.297     4.915 r  inst_CompSecuencia/boton_anterior[0]_i_7/O
                         net (fo=3, routed)           0.692     5.606    inst_CompSecuencia/fin_comparacion_s1__1
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     5.730 r  inst_CompSecuencia/boton_anterior[0]_i_1/O
                         net (fo=9, routed)           0.497     6.227    inst_CompSecuencia/boton_anterior[0]_i_1_n_0
    SLICE_X4Y55          FDCE                                         r  inst_CompSecuencia/indice_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CompSecuencia/indice_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.227ns  (logic 1.477ns (23.720%)  route 4.750ns (76.280%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=44, routed)          1.505     1.924    inst_CompSecuencia/estado_actual[2]
    SLICE_X5Y55          LUT6 (Prop_lut6_I4_O)        0.299     2.223 r  inst_CompSecuencia/boton_anterior[0]_i_36/O
                         net (fo=1, routed)           0.953     3.176    inst_CompSecuencia/boton_anterior[0]_i_36_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124     3.300 r  inst_CompSecuencia/boton_anterior[0]_i_17/O
                         net (fo=1, routed)           0.000     3.300    inst_CompSecuencia/boton_anterior[0]_i_17_n_0
    SLICE_X6Y55          MUXF7 (Prop_muxf7_I1_O)      0.214     3.514 r  inst_CompSecuencia/boton_anterior_reg[0]_i_6/O
                         net (fo=5, routed)           1.103     4.618    inst_CompSecuencia/fin_comparacion_s41_in
    SLICE_X0Y54          LUT6 (Prop_lut6_I1_O)        0.297     4.915 r  inst_CompSecuencia/boton_anterior[0]_i_7/O
                         net (fo=3, routed)           0.692     5.606    inst_CompSecuencia/fin_comparacion_s1__1
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     5.730 r  inst_CompSecuencia/boton_anterior[0]_i_1/O
                         net (fo=9, routed)           0.497     6.227    inst_CompSecuencia/boton_anterior[0]_i_1_n_0
    SLICE_X4Y55          FDCE                                         r  inst_CompSecuencia/indice_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CompSecuencia/indice_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.227ns  (logic 1.477ns (23.720%)  route 4.750ns (76.280%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=44, routed)          1.505     1.924    inst_CompSecuencia/estado_actual[2]
    SLICE_X5Y55          LUT6 (Prop_lut6_I4_O)        0.299     2.223 r  inst_CompSecuencia/boton_anterior[0]_i_36/O
                         net (fo=1, routed)           0.953     3.176    inst_CompSecuencia/boton_anterior[0]_i_36_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.124     3.300 r  inst_CompSecuencia/boton_anterior[0]_i_17/O
                         net (fo=1, routed)           0.000     3.300    inst_CompSecuencia/boton_anterior[0]_i_17_n_0
    SLICE_X6Y55          MUXF7 (Prop_muxf7_I1_O)      0.214     3.514 r  inst_CompSecuencia/boton_anterior_reg[0]_i_6/O
                         net (fo=5, routed)           1.103     4.618    inst_CompSecuencia/fin_comparacion_s41_in
    SLICE_X0Y54          LUT6 (Prop_lut6_I1_O)        0.297     4.915 r  inst_CompSecuencia/boton_anterior[0]_i_7/O
                         net (fo=3, routed)           0.692     5.606    inst_CompSecuencia/fin_comparacion_s1__1
    SLICE_X0Y54          LUT5 (Prop_lut5_I3_O)        0.124     5.730 r  inst_CompSecuencia/boton_anterior[0]_i_1/O
                         net (fo=9, routed)           0.497     6.227    inst_CompSecuencia/boton_anterior[0]_i_1_n_0
    SLICE_X4Y55          FDCE                                         r  inst_CompSecuencia/indice_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_Control_Juego/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDPE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/C
    SLICE_X1Y55          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/Q
                         net (fo=2, routed)           0.067     0.208    inst_Control_Juego/FSM_onehot_nxt_state_reg_n_0_[0]
    SLICE_X1Y55          FDPE                                         r  inst_Control_Juego/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_Control_Juego/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.923%)  route 0.120ns (46.077%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/Q
                         net (fo=2, routed)           0.120     0.261    inst_Control_Juego/FSM_onehot_nxt_state_reg_n_0_[1]
    SLICE_X1Y55          FDCE                                         r  inst_Control_Juego/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sync/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sync/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  inst_sync/sreg_reg[0]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sync/sreg_reg[0]/Q
                         net (fo=1, routed)           0.161     0.302    inst_sync/sreg_reg_n_0_[0]
    SLICE_X2Y54          SRL16E                                       r  inst_sync/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_EDGEDTCTR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_EDGEDTCTR/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.148ns (46.488%)  route 0.170ns (53.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE                         0.000     0.000 r  inst_EDGEDTCTR/sreg_reg[0]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  inst_EDGEDTCTR/sreg_reg[0]/Q
                         net (fo=2, routed)           0.170     0.318    inst_EDGEDTCTR/sreg[0]
    SLICE_X1Y54          FDRE                                         r  inst_EDGEDTCTR/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_Control_Juego/enable_CompS_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.172%)  route 0.193ns (57.828%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_state_reg[2]/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.193     0.334    inst_Control_Juego/enable_CompS_s
    SLICE_X1Y53          FDRE                                         r  inst_Control_Juego/enable_CompS_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_Control_Juego/enable_ContS_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.414%)  route 0.199ns (58.586%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_state_reg[1]/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.199     0.340    inst_Control_Juego/enable_ContS_s
    SLICE_X1Y59          FDRE                                         r  inst_Control_Juego/enable_ContS_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DivisorReloj/contador_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DivisorReloj/contador_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.846%)  route 0.166ns (47.154%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  inst_DivisorReloj/contador_reg[3]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DivisorReloj/contador_reg[3]/Q
                         net (fo=4, routed)           0.166     0.307    inst_DivisorReloj/contador[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.352 r  inst_DivisorReloj/contador[3]_i_1/O
                         net (fo=1, routed)           0.000     0.352    inst_DivisorReloj/p_1_in[3]
    SLICE_X53Y96         FDRE                                         r  inst_DivisorReloj/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/Q
                         net (fo=2, routed)           0.167     0.308    inst_Control_Juego/FSM_onehot_nxt_state_reg_n_0_[1]
    SLICE_X1Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.353 r  inst_Control_Juego/FSM_onehot_nxt_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    inst_Control_Juego/FSM_onehot_nxt_state[1]_i_1_n_0
    SLICE_X1Y55          FDCE                                         r  inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DivisorReloj/contador_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DivisorReloj/contador_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  inst_DivisorReloj/contador_reg[5]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DivisorReloj/contador_reg[5]/Q
                         net (fo=2, routed)           0.169     0.310    inst_DivisorReloj/contador[5]
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.355 r  inst_DivisorReloj/contador[5]_i_2/O
                         net (fo=1, routed)           0.000     0.355    inst_DivisorReloj/p_1_in[5]
    SLICE_X53Y96         FDRE                                         r  inst_DivisorReloj/contador_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DivisorReloj/contador_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DivisorReloj/contador_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.190ns (53.376%)  route 0.166ns (46.624%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  inst_DivisorReloj/contador_reg[3]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DivisorReloj/contador_reg[3]/Q
                         net (fo=4, routed)           0.166     0.307    inst_DivisorReloj/contador[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I3_O)        0.049     0.356 r  inst_DivisorReloj/contador[4]_i_1/O
                         net (fo=1, routed)           0.000     0.356    inst_DivisorReloj/p_1_in[4]
    SLICE_X53Y96         FDRE                                         r  inst_DivisorReloj/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------





