////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2019 Ambarella, Inc.
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected
// by intellectual property rights including, without limitation, U.S.
// and/or foreign copyrights.  This Software is also the confidential
// and proprietary information of Ambarella, Inc. and its licensors.
// You may not use, reproduce, disclose, distribute, modify, or
// otherwise prepare derivative works of this Software or any portion
// thereof except pursuant to a signed license agreement or
// nondisclosure agreement with Ambarella, Inc. or its authorized
// affiliates.  In the absence of such an agreement, you agree to
// promptly notify and return this Software to Ambarella, Inc.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
// WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
// OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL AMBARELLA, INC. OR ITS
// AFFILIATES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; COMPUTER FAILURE OR MALFUNCTION; OR BUSINESS INTERRUPTION)
// HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
// OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_0_H
#define flexidag_openseg_prim_split_0_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_0_DAG_NAME  	"flexidag_openseg_prim_split_0"

/* VDG file info */
#define flexidag_openseg_prim_split_0_vdg_name  	"flexidag_openseg_split_0.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_0_byte_offset 	356	/* 0x00000164 */
#define flexidag_openseg_prim_split_0_byte_size 	4184	/* 0x00001058 */
#define flexidag_openseg_prim_split_0_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_0 VMEM info */
#define flexidag_openseg_prim_split_0_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_0_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_0_VMEM_end  	2073224	/* 0x001fa288 */
#define flexidag_openseg_prim_split_0_image_start 	2017512	/* 0x001ec8e8 */
#define flexidag_openseg_prim_split_0_image_size 	59896	/* 0x0000e9f8 */
#define flexidag_openseg_prim_split_0_dagbin_start 	2073224	/* 0x001fa288 */

/* flexidag_openseg_prim_split_0 DAG info */
#define flexidag_openseg_prim_split_0_estimated_cycles 	19056787

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_0' in source file 'flexidag_openseg_split_0.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_0 SMB_input __pvcn_548_ */
#define flexidag_openseg_prim_split_0___pvcn_548__cnngen_demangled_name 	"__pvcn_548_"
#define flexidag_openseg_prim_split_0___pvcn_548__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_548__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_548__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_548__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_548__byte_offset 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_0___pvcn_548__vbase_byte_offset 	4	/* 0x00000004 */
#define flexidag_openseg_prim_split_0___pvcn_548__dbase_byte_offset 	28	/* 0x0000001c */
#define flexidag_openseg_prim_split_0___pvcn_548__dpitchm1_byte_offset 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_0___pvcn_548__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_548__W 	4
#define flexidag_openseg_prim_split_0___pvcn_548__H 	1
#define flexidag_openseg_prim_split_0___pvcn_548__D 	1
#define flexidag_openseg_prim_split_0___pvcn_548__P 	1
#define flexidag_openseg_prim_split_0___pvcn_548__data_num_bytes 	4
#define flexidag_openseg_prim_split_0___pvcn_548__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0___pvcn_548__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_548__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_548__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_548__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_548__vmem_buffer_num_bytes 	16

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_555_ */
#define flexidag_openseg_prim_split_0___pvcn_555__cnngen_demangled_name 	"__pvcn_555_"
#define flexidag_openseg_prim_split_0___pvcn_555__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_555__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_555__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_555__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_555__byte_offset 	36	/* 0x00000024 */
#define flexidag_openseg_prim_split_0___pvcn_555__vbase_byte_offset 	40	/* 0x00000028 */
#define flexidag_openseg_prim_split_0___pvcn_555__dbase_byte_offset 	64	/* 0x00000040 */
#define flexidag_openseg_prim_split_0___pvcn_555__dpitchm1_byte_offset 	68	/* 0x00000044 */
#define flexidag_openseg_prim_split_0___pvcn_555__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_555__W 	12
#define flexidag_openseg_prim_split_0___pvcn_555__H 	1
#define flexidag_openseg_prim_split_0___pvcn_555__D 	1
#define flexidag_openseg_prim_split_0___pvcn_555__P 	1
#define flexidag_openseg_prim_split_0___pvcn_555__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_555__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0___pvcn_555__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_555__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_555__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_555__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_555__vmem_buffer_num_bytes 	12

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_556_ */
#define flexidag_openseg_prim_split_0___pvcn_556__cnngen_demangled_name 	"__pvcn_556_"
#define flexidag_openseg_prim_split_0___pvcn_556__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_556__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_556__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_556__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_556__byte_offset 	76	/* 0x0000004c */
#define flexidag_openseg_prim_split_0___pvcn_556__vbase_byte_offset 	80	/* 0x00000050 */
#define flexidag_openseg_prim_split_0___pvcn_556__dbase_byte_offset 	104	/* 0x00000068 */
#define flexidag_openseg_prim_split_0___pvcn_556__dpitchm1_byte_offset 	108	/* 0x0000006c */
#define flexidag_openseg_prim_split_0___pvcn_556__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_556__W 	24
#define flexidag_openseg_prim_split_0___pvcn_556__H 	1
#define flexidag_openseg_prim_split_0___pvcn_556__D 	1
#define flexidag_openseg_prim_split_0___pvcn_556__P 	1
#define flexidag_openseg_prim_split_0___pvcn_556__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_556__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0___pvcn_556__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_556__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_556__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_556__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_556__vmem_buffer_num_bytes 	24

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_561_ */
#define flexidag_openseg_prim_split_0___pvcn_561__cnngen_demangled_name 	"__pvcn_561_"
#define flexidag_openseg_prim_split_0___pvcn_561__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_561__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_561__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_561__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_561__byte_offset 	128	/* 0x00000080 */
#define flexidag_openseg_prim_split_0___pvcn_561__vbase_byte_offset 	132	/* 0x00000084 */
#define flexidag_openseg_prim_split_0___pvcn_561__dbase_byte_offset 	156	/* 0x0000009c */
#define flexidag_openseg_prim_split_0___pvcn_561__dpitchm1_byte_offset 	160	/* 0x000000a0 */
#define flexidag_openseg_prim_split_0___pvcn_561__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_561__W 	2380
#define flexidag_openseg_prim_split_0___pvcn_561__H 	1
#define flexidag_openseg_prim_split_0___pvcn_561__D 	1
#define flexidag_openseg_prim_split_0___pvcn_561__P 	1
#define flexidag_openseg_prim_split_0___pvcn_561__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_561__dpitch_num_bytes 	2400
#define flexidag_openseg_prim_split_0___pvcn_561__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_561__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_561__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_561__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_561__vmem_buffer_num_bytes 	2380

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_562_ */
#define flexidag_openseg_prim_split_0___pvcn_562__cnngen_demangled_name 	"__pvcn_562_"
#define flexidag_openseg_prim_split_0___pvcn_562__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_562__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_562__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_562__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_562__byte_offset 	168	/* 0x000000a8 */
#define flexidag_openseg_prim_split_0___pvcn_562__vbase_byte_offset 	172	/* 0x000000ac */
#define flexidag_openseg_prim_split_0___pvcn_562__dbase_byte_offset 	196	/* 0x000000c4 */
#define flexidag_openseg_prim_split_0___pvcn_562__dpitchm1_byte_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_0___pvcn_562__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_562__W 	480
#define flexidag_openseg_prim_split_0___pvcn_562__H 	1
#define flexidag_openseg_prim_split_0___pvcn_562__D 	1
#define flexidag_openseg_prim_split_0___pvcn_562__P 	1
#define flexidag_openseg_prim_split_0___pvcn_562__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_562__dpitch_num_bytes 	480
#define flexidag_openseg_prim_split_0___pvcn_562__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_562__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_562__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_562__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_562__vmem_buffer_num_bytes 	480

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_566_ */
#define flexidag_openseg_prim_split_0___pvcn_566__cnngen_demangled_name 	"__pvcn_566_"
#define flexidag_openseg_prim_split_0___pvcn_566__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_566__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_566__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_566__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_566__byte_offset 	208	/* 0x000000d0 */
#define flexidag_openseg_prim_split_0___pvcn_566__vbase_byte_offset 	212	/* 0x000000d4 */
#define flexidag_openseg_prim_split_0___pvcn_566__dbase_byte_offset 	236	/* 0x000000ec */
#define flexidag_openseg_prim_split_0___pvcn_566__dpitchm1_byte_offset 	240	/* 0x000000f0 */
#define flexidag_openseg_prim_split_0___pvcn_566__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_566__W 	424
#define flexidag_openseg_prim_split_0___pvcn_566__H 	1
#define flexidag_openseg_prim_split_0___pvcn_566__D 	1
#define flexidag_openseg_prim_split_0___pvcn_566__P 	1
#define flexidag_openseg_prim_split_0___pvcn_566__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_566__dpitch_num_bytes 	448
#define flexidag_openseg_prim_split_0___pvcn_566__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_566__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_566__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_566__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_566__vmem_buffer_num_bytes 	424

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_567_ */
#define flexidag_openseg_prim_split_0___pvcn_567__cnngen_demangled_name 	"__pvcn_567_"
#define flexidag_openseg_prim_split_0___pvcn_567__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_567__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_567__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_567__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_567__byte_offset 	248	/* 0x000000f8 */
#define flexidag_openseg_prim_split_0___pvcn_567__vbase_byte_offset 	252	/* 0x000000fc */
#define flexidag_openseg_prim_split_0___pvcn_567__dbase_byte_offset 	276	/* 0x00000114 */
#define flexidag_openseg_prim_split_0___pvcn_567__dpitchm1_byte_offset 	280	/* 0x00000118 */
#define flexidag_openseg_prim_split_0___pvcn_567__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_567__W 	80
#define flexidag_openseg_prim_split_0___pvcn_567__H 	1
#define flexidag_openseg_prim_split_0___pvcn_567__D 	1
#define flexidag_openseg_prim_split_0___pvcn_567__P 	1
#define flexidag_openseg_prim_split_0___pvcn_567__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_567__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_567__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_567__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_567__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_567__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_567__vmem_buffer_num_bytes 	80

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_569_ */
#define flexidag_openseg_prim_split_0___pvcn_569__cnngen_demangled_name 	"__pvcn_569_"
#define flexidag_openseg_prim_split_0___pvcn_569__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_569__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_569__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_569__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_569__byte_offset 	288	/* 0x00000120 */
#define flexidag_openseg_prim_split_0___pvcn_569__vbase_byte_offset 	292	/* 0x00000124 */
#define flexidag_openseg_prim_split_0___pvcn_569__dbase_byte_offset 	316	/* 0x0000013c */
#define flexidag_openseg_prim_split_0___pvcn_569__dpitchm1_byte_offset 	320	/* 0x00000140 */
#define flexidag_openseg_prim_split_0___pvcn_569__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_569__W 	3848
#define flexidag_openseg_prim_split_0___pvcn_569__H 	1
#define flexidag_openseg_prim_split_0___pvcn_569__D 	1
#define flexidag_openseg_prim_split_0___pvcn_569__P 	1
#define flexidag_openseg_prim_split_0___pvcn_569__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_569__dpitch_num_bytes 	3872
#define flexidag_openseg_prim_split_0___pvcn_569__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_569__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_569__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_569__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_569__vmem_buffer_num_bytes 	3848

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_570_ */
#define flexidag_openseg_prim_split_0___pvcn_570__cnngen_demangled_name 	"__pvcn_570_"
#define flexidag_openseg_prim_split_0___pvcn_570__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_570__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_570__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_570__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_570__byte_offset 	328	/* 0x00000148 */
#define flexidag_openseg_prim_split_0___pvcn_570__vbase_byte_offset 	332	/* 0x0000014c */
#define flexidag_openseg_prim_split_0___pvcn_570__dbase_byte_offset 	356	/* 0x00000164 */
#define flexidag_openseg_prim_split_0___pvcn_570__dpitchm1_byte_offset 	360	/* 0x00000168 */
#define flexidag_openseg_prim_split_0___pvcn_570__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_570__W 	176
#define flexidag_openseg_prim_split_0___pvcn_570__H 	1
#define flexidag_openseg_prim_split_0___pvcn_570__D 	1
#define flexidag_openseg_prim_split_0___pvcn_570__P 	1
#define flexidag_openseg_prim_split_0___pvcn_570__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_570__dpitch_num_bytes 	192
#define flexidag_openseg_prim_split_0___pvcn_570__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_570__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_570__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_570__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_570__vmem_buffer_num_bytes 	176

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_577_ */
#define flexidag_openseg_prim_split_0___pvcn_577__cnngen_demangled_name 	"__pvcn_577_"
#define flexidag_openseg_prim_split_0___pvcn_577__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_577__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_577__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_577__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_577__byte_offset 	380	/* 0x0000017c */
#define flexidag_openseg_prim_split_0___pvcn_577__vbase_byte_offset 	384	/* 0x00000180 */
#define flexidag_openseg_prim_split_0___pvcn_577__dbase_byte_offset 	408	/* 0x00000198 */
#define flexidag_openseg_prim_split_0___pvcn_577__dpitchm1_byte_offset 	412	/* 0x0000019c */
#define flexidag_openseg_prim_split_0___pvcn_577__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_577__W 	1560
#define flexidag_openseg_prim_split_0___pvcn_577__H 	1
#define flexidag_openseg_prim_split_0___pvcn_577__D 	1
#define flexidag_openseg_prim_split_0___pvcn_577__P 	1
#define flexidag_openseg_prim_split_0___pvcn_577__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_577__dpitch_num_bytes 	1568
#define flexidag_openseg_prim_split_0___pvcn_577__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_577__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_577__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_577__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_577__vmem_buffer_num_bytes 	1560

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_578_ */
#define flexidag_openseg_prim_split_0___pvcn_578__cnngen_demangled_name 	"__pvcn_578_"
#define flexidag_openseg_prim_split_0___pvcn_578__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_578__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_578__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_578__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_578__byte_offset 	420	/* 0x000001a4 */
#define flexidag_openseg_prim_split_0___pvcn_578__vbase_byte_offset 	424	/* 0x000001a8 */
#define flexidag_openseg_prim_split_0___pvcn_578__dbase_byte_offset 	448	/* 0x000001c0 */
#define flexidag_openseg_prim_split_0___pvcn_578__dpitchm1_byte_offset 	452	/* 0x000001c4 */
#define flexidag_openseg_prim_split_0___pvcn_578__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_578__W 	160
#define flexidag_openseg_prim_split_0___pvcn_578__H 	1
#define flexidag_openseg_prim_split_0___pvcn_578__D 	1
#define flexidag_openseg_prim_split_0___pvcn_578__P 	1
#define flexidag_openseg_prim_split_0___pvcn_578__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_578__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_578__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_578__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_578__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_578__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_578__vmem_buffer_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_580_ */
#define flexidag_openseg_prim_split_0___pvcn_580__cnngen_demangled_name 	"__pvcn_580_"
#define flexidag_openseg_prim_split_0___pvcn_580__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_580__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_580__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_580__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_580__byte_offset 	460	/* 0x000001cc */
#define flexidag_openseg_prim_split_0___pvcn_580__vbase_byte_offset 	464	/* 0x000001d0 */
#define flexidag_openseg_prim_split_0___pvcn_580__dbase_byte_offset 	488	/* 0x000001e8 */
#define flexidag_openseg_prim_split_0___pvcn_580__dpitchm1_byte_offset 	492	/* 0x000001ec */
#define flexidag_openseg_prim_split_0___pvcn_580__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_580__W 	844
#define flexidag_openseg_prim_split_0___pvcn_580__H 	1
#define flexidag_openseg_prim_split_0___pvcn_580__D 	1
#define flexidag_openseg_prim_split_0___pvcn_580__P 	1
#define flexidag_openseg_prim_split_0___pvcn_580__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_580__dpitch_num_bytes 	864
#define flexidag_openseg_prim_split_0___pvcn_580__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_580__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_580__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_580__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_580__vmem_buffer_num_bytes 	844

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_581_ */
#define flexidag_openseg_prim_split_0___pvcn_581__cnngen_demangled_name 	"__pvcn_581_"
#define flexidag_openseg_prim_split_0___pvcn_581__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_581__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_581__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_581__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_581__byte_offset 	500	/* 0x000001f4 */
#define flexidag_openseg_prim_split_0___pvcn_581__vbase_byte_offset 	504	/* 0x000001f8 */
#define flexidag_openseg_prim_split_0___pvcn_581__dbase_byte_offset 	528	/* 0x00000210 */
#define flexidag_openseg_prim_split_0___pvcn_581__dpitchm1_byte_offset 	532	/* 0x00000214 */
#define flexidag_openseg_prim_split_0___pvcn_581__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_581__W 	160
#define flexidag_openseg_prim_split_0___pvcn_581__H 	1
#define flexidag_openseg_prim_split_0___pvcn_581__D 	1
#define flexidag_openseg_prim_split_0___pvcn_581__P 	1
#define flexidag_openseg_prim_split_0___pvcn_581__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_581__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_581__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_581__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_581__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_581__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_581__vmem_buffer_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_584_ */
#define flexidag_openseg_prim_split_0___pvcn_584__cnngen_demangled_name 	"__pvcn_584_"
#define flexidag_openseg_prim_split_0___pvcn_584__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_584__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_584__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_584__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_584__byte_offset 	540	/* 0x0000021c */
#define flexidag_openseg_prim_split_0___pvcn_584__vbase_byte_offset 	544	/* 0x00000220 */
#define flexidag_openseg_prim_split_0___pvcn_584__dbase_byte_offset 	568	/* 0x00000238 */
#define flexidag_openseg_prim_split_0___pvcn_584__dpitchm1_byte_offset 	572	/* 0x0000023c */
#define flexidag_openseg_prim_split_0___pvcn_584__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_584__W 	1828
#define flexidag_openseg_prim_split_0___pvcn_584__H 	1
#define flexidag_openseg_prim_split_0___pvcn_584__D 	1
#define flexidag_openseg_prim_split_0___pvcn_584__P 	1
#define flexidag_openseg_prim_split_0___pvcn_584__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_584__dpitch_num_bytes 	1856
#define flexidag_openseg_prim_split_0___pvcn_584__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_584__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_584__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_584__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_584__vmem_buffer_num_bytes 	1828

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_585_ */
#define flexidag_openseg_prim_split_0___pvcn_585__cnngen_demangled_name 	"__pvcn_585_"
#define flexidag_openseg_prim_split_0___pvcn_585__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_585__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_585__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_585__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_585__byte_offset 	580	/* 0x00000244 */
#define flexidag_openseg_prim_split_0___pvcn_585__vbase_byte_offset 	584	/* 0x00000248 */
#define flexidag_openseg_prim_split_0___pvcn_585__dbase_byte_offset 	608	/* 0x00000260 */
#define flexidag_openseg_prim_split_0___pvcn_585__dpitchm1_byte_offset 	612	/* 0x00000264 */
#define flexidag_openseg_prim_split_0___pvcn_585__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_585__W 	80
#define flexidag_openseg_prim_split_0___pvcn_585__H 	1
#define flexidag_openseg_prim_split_0___pvcn_585__D 	1
#define flexidag_openseg_prim_split_0___pvcn_585__P 	1
#define flexidag_openseg_prim_split_0___pvcn_585__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_585__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_585__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_585__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_585__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_585__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_585__vmem_buffer_num_bytes 	80

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_588_ */
#define flexidag_openseg_prim_split_0___pvcn_588__cnngen_demangled_name 	"__pvcn_588_"
#define flexidag_openseg_prim_split_0___pvcn_588__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_588__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_588__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_588__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_588__byte_offset 	620	/* 0x0000026c */
#define flexidag_openseg_prim_split_0___pvcn_588__vbase_byte_offset 	624	/* 0x00000270 */
#define flexidag_openseg_prim_split_0___pvcn_588__dbase_byte_offset 	648	/* 0x00000288 */
#define flexidag_openseg_prim_split_0___pvcn_588__dpitchm1_byte_offset 	652	/* 0x0000028c */
#define flexidag_openseg_prim_split_0___pvcn_588__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_588__W 	1824
#define flexidag_openseg_prim_split_0___pvcn_588__H 	1
#define flexidag_openseg_prim_split_0___pvcn_588__D 	1
#define flexidag_openseg_prim_split_0___pvcn_588__P 	1
#define flexidag_openseg_prim_split_0___pvcn_588__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_588__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_588__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_588__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_588__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_588__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_588__vmem_buffer_num_bytes 	1824

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_589_ */
#define flexidag_openseg_prim_split_0___pvcn_589__cnngen_demangled_name 	"__pvcn_589_"
#define flexidag_openseg_prim_split_0___pvcn_589__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_589__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_589__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_589__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_589__byte_offset 	660	/* 0x00000294 */
#define flexidag_openseg_prim_split_0___pvcn_589__vbase_byte_offset 	664	/* 0x00000298 */
#define flexidag_openseg_prim_split_0___pvcn_589__dbase_byte_offset 	688	/* 0x000002b0 */
#define flexidag_openseg_prim_split_0___pvcn_589__dpitchm1_byte_offset 	692	/* 0x000002b4 */
#define flexidag_openseg_prim_split_0___pvcn_589__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_589__W 	80
#define flexidag_openseg_prim_split_0___pvcn_589__H 	1
#define flexidag_openseg_prim_split_0___pvcn_589__D 	1
#define flexidag_openseg_prim_split_0___pvcn_589__P 	1
#define flexidag_openseg_prim_split_0___pvcn_589__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_589__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_589__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_589__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_589__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_589__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_589__vmem_buffer_num_bytes 	80

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_591_ */
#define flexidag_openseg_prim_split_0___pvcn_591__cnngen_demangled_name 	"__pvcn_591_"
#define flexidag_openseg_prim_split_0___pvcn_591__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_591__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_591__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_591__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_591__byte_offset 	700	/* 0x000002bc */
#define flexidag_openseg_prim_split_0___pvcn_591__vbase_byte_offset 	704	/* 0x000002c0 */
#define flexidag_openseg_prim_split_0___pvcn_591__dbase_byte_offset 	728	/* 0x000002d8 */
#define flexidag_openseg_prim_split_0___pvcn_591__dpitchm1_byte_offset 	732	/* 0x000002dc */
#define flexidag_openseg_prim_split_0___pvcn_591__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_591__W 	1800
#define flexidag_openseg_prim_split_0___pvcn_591__H 	1
#define flexidag_openseg_prim_split_0___pvcn_591__D 	1
#define flexidag_openseg_prim_split_0___pvcn_591__P 	1
#define flexidag_openseg_prim_split_0___pvcn_591__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_591__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_591__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_591__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_591__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_591__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_591__vmem_buffer_num_bytes 	1800

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_592_ */
#define flexidag_openseg_prim_split_0___pvcn_592__cnngen_demangled_name 	"__pvcn_592_"
#define flexidag_openseg_prim_split_0___pvcn_592__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_592__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_592__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_592__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_592__byte_offset 	740	/* 0x000002e4 */
#define flexidag_openseg_prim_split_0___pvcn_592__vbase_byte_offset 	744	/* 0x000002e8 */
#define flexidag_openseg_prim_split_0___pvcn_592__dbase_byte_offset 	768	/* 0x00000300 */
#define flexidag_openseg_prim_split_0___pvcn_592__dpitchm1_byte_offset 	772	/* 0x00000304 */
#define flexidag_openseg_prim_split_0___pvcn_592__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_592__W 	88
#define flexidag_openseg_prim_split_0___pvcn_592__H 	1
#define flexidag_openseg_prim_split_0___pvcn_592__D 	1
#define flexidag_openseg_prim_split_0___pvcn_592__P 	1
#define flexidag_openseg_prim_split_0___pvcn_592__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_592__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_592__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_592__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_592__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_592__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_592__vmem_buffer_num_bytes 	88

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_598_ */
#define flexidag_openseg_prim_split_0___pvcn_598__cnngen_demangled_name 	"__pvcn_598_"
#define flexidag_openseg_prim_split_0___pvcn_598__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_598__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_598__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_598__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_598__byte_offset 	780	/* 0x0000030c */
#define flexidag_openseg_prim_split_0___pvcn_598__vbase_byte_offset 	784	/* 0x00000310 */
#define flexidag_openseg_prim_split_0___pvcn_598__dbase_byte_offset 	808	/* 0x00000328 */
#define flexidag_openseg_prim_split_0___pvcn_598__dpitchm1_byte_offset 	812	/* 0x0000032c */
#define flexidag_openseg_prim_split_0___pvcn_598__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_598__W 	1612
#define flexidag_openseg_prim_split_0___pvcn_598__H 	1
#define flexidag_openseg_prim_split_0___pvcn_598__D 	1
#define flexidag_openseg_prim_split_0___pvcn_598__P 	1
#define flexidag_openseg_prim_split_0___pvcn_598__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_598__dpitch_num_bytes 	1632
#define flexidag_openseg_prim_split_0___pvcn_598__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_598__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_598__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_598__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_598__vmem_buffer_num_bytes 	1612

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_599_ */
#define flexidag_openseg_prim_split_0___pvcn_599__cnngen_demangled_name 	"__pvcn_599_"
#define flexidag_openseg_prim_split_0___pvcn_599__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_599__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_599__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_599__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_599__byte_offset 	820	/* 0x00000334 */
#define flexidag_openseg_prim_split_0___pvcn_599__vbase_byte_offset 	824	/* 0x00000338 */
#define flexidag_openseg_prim_split_0___pvcn_599__dbase_byte_offset 	848	/* 0x00000350 */
#define flexidag_openseg_prim_split_0___pvcn_599__dpitchm1_byte_offset 	852	/* 0x00000354 */
#define flexidag_openseg_prim_split_0___pvcn_599__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_599__W 	160
#define flexidag_openseg_prim_split_0___pvcn_599__H 	1
#define flexidag_openseg_prim_split_0___pvcn_599__D 	1
#define flexidag_openseg_prim_split_0___pvcn_599__P 	1
#define flexidag_openseg_prim_split_0___pvcn_599__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_599__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_599__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_599__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_599__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_599__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_599__vmem_buffer_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_602_ */
#define flexidag_openseg_prim_split_0___pvcn_602__cnngen_demangled_name 	"__pvcn_602_"
#define flexidag_openseg_prim_split_0___pvcn_602__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_602__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_602__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_602__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_602__byte_offset 	860	/* 0x0000035c */
#define flexidag_openseg_prim_split_0___pvcn_602__vbase_byte_offset 	864	/* 0x00000360 */
#define flexidag_openseg_prim_split_0___pvcn_602__dbase_byte_offset 	888	/* 0x00000378 */
#define flexidag_openseg_prim_split_0___pvcn_602__dpitchm1_byte_offset 	892	/* 0x0000037c */
#define flexidag_openseg_prim_split_0___pvcn_602__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_602__W 	1808
#define flexidag_openseg_prim_split_0___pvcn_602__H 	1
#define flexidag_openseg_prim_split_0___pvcn_602__D 	1
#define flexidag_openseg_prim_split_0___pvcn_602__P 	1
#define flexidag_openseg_prim_split_0___pvcn_602__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_602__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_602__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_602__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_602__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_602__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_602__vmem_buffer_num_bytes 	1808

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_603_ */
#define flexidag_openseg_prim_split_0___pvcn_603__cnngen_demangled_name 	"__pvcn_603_"
#define flexidag_openseg_prim_split_0___pvcn_603__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_603__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_603__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_603__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_603__byte_offset 	900	/* 0x00000384 */
#define flexidag_openseg_prim_split_0___pvcn_603__vbase_byte_offset 	904	/* 0x00000388 */
#define flexidag_openseg_prim_split_0___pvcn_603__dbase_byte_offset 	928	/* 0x000003a0 */
#define flexidag_openseg_prim_split_0___pvcn_603__dpitchm1_byte_offset 	932	/* 0x000003a4 */
#define flexidag_openseg_prim_split_0___pvcn_603__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_603__W 	80
#define flexidag_openseg_prim_split_0___pvcn_603__H 	1
#define flexidag_openseg_prim_split_0___pvcn_603__D 	1
#define flexidag_openseg_prim_split_0___pvcn_603__P 	1
#define flexidag_openseg_prim_split_0___pvcn_603__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_603__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_603__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_603__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_603__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_603__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_603__vmem_buffer_num_bytes 	80

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_606_ */
#define flexidag_openseg_prim_split_0___pvcn_606__cnngen_demangled_name 	"__pvcn_606_"
#define flexidag_openseg_prim_split_0___pvcn_606__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_606__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_606__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_606__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_606__byte_offset 	940	/* 0x000003ac */
#define flexidag_openseg_prim_split_0___pvcn_606__vbase_byte_offset 	944	/* 0x000003b0 */
#define flexidag_openseg_prim_split_0___pvcn_606__dbase_byte_offset 	968	/* 0x000003c8 */
#define flexidag_openseg_prim_split_0___pvcn_606__dpitchm1_byte_offset 	972	/* 0x000003cc */
#define flexidag_openseg_prim_split_0___pvcn_606__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_606__W 	1760
#define flexidag_openseg_prim_split_0___pvcn_606__H 	1
#define flexidag_openseg_prim_split_0___pvcn_606__D 	1
#define flexidag_openseg_prim_split_0___pvcn_606__P 	1
#define flexidag_openseg_prim_split_0___pvcn_606__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_606__dpitch_num_bytes 	1760
#define flexidag_openseg_prim_split_0___pvcn_606__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_606__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_606__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_606__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_606__vmem_buffer_num_bytes 	1760

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_607_ */
#define flexidag_openseg_prim_split_0___pvcn_607__cnngen_demangled_name 	"__pvcn_607_"
#define flexidag_openseg_prim_split_0___pvcn_607__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_607__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_607__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_607__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_607__byte_offset 	980	/* 0x000003d4 */
#define flexidag_openseg_prim_split_0___pvcn_607__vbase_byte_offset 	984	/* 0x000003d8 */
#define flexidag_openseg_prim_split_0___pvcn_607__dbase_byte_offset 	1008	/* 0x000003f0 */
#define flexidag_openseg_prim_split_0___pvcn_607__dpitchm1_byte_offset 	1012	/* 0x000003f4 */
#define flexidag_openseg_prim_split_0___pvcn_607__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_607__W 	88
#define flexidag_openseg_prim_split_0___pvcn_607__H 	1
#define flexidag_openseg_prim_split_0___pvcn_607__D 	1
#define flexidag_openseg_prim_split_0___pvcn_607__P 	1
#define flexidag_openseg_prim_split_0___pvcn_607__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_607__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_607__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_607__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_607__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_607__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_607__vmem_buffer_num_bytes 	88

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_609_ */
#define flexidag_openseg_prim_split_0___pvcn_609__cnngen_demangled_name 	"__pvcn_609_"
#define flexidag_openseg_prim_split_0___pvcn_609__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_609__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_609__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_609__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_609__byte_offset 	1020	/* 0x000003fc */
#define flexidag_openseg_prim_split_0___pvcn_609__vbase_byte_offset 	1024	/* 0x00000400 */
#define flexidag_openseg_prim_split_0___pvcn_609__dbase_byte_offset 	1048	/* 0x00000418 */
#define flexidag_openseg_prim_split_0___pvcn_609__dpitchm1_byte_offset 	1052	/* 0x0000041c */
#define flexidag_openseg_prim_split_0___pvcn_609__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_609__W 	1796
#define flexidag_openseg_prim_split_0___pvcn_609__H 	1
#define flexidag_openseg_prim_split_0___pvcn_609__D 	1
#define flexidag_openseg_prim_split_0___pvcn_609__P 	1
#define flexidag_openseg_prim_split_0___pvcn_609__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_609__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_609__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_609__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_609__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_609__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_609__vmem_buffer_num_bytes 	1796

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_610_ */
#define flexidag_openseg_prim_split_0___pvcn_610__cnngen_demangled_name 	"__pvcn_610_"
#define flexidag_openseg_prim_split_0___pvcn_610__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_610__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_610__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_610__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_610__byte_offset 	1060	/* 0x00000424 */
#define flexidag_openseg_prim_split_0___pvcn_610__vbase_byte_offset 	1064	/* 0x00000428 */
#define flexidag_openseg_prim_split_0___pvcn_610__dbase_byte_offset 	1088	/* 0x00000440 */
#define flexidag_openseg_prim_split_0___pvcn_610__dpitchm1_byte_offset 	1092	/* 0x00000444 */
#define flexidag_openseg_prim_split_0___pvcn_610__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_610__W 	80
#define flexidag_openseg_prim_split_0___pvcn_610__H 	1
#define flexidag_openseg_prim_split_0___pvcn_610__D 	1
#define flexidag_openseg_prim_split_0___pvcn_610__P 	1
#define flexidag_openseg_prim_split_0___pvcn_610__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_610__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_610__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_610__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_610__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_610__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_610__vmem_buffer_num_bytes 	80

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_616_ */
#define flexidag_openseg_prim_split_0___pvcn_616__cnngen_demangled_name 	"__pvcn_616_"
#define flexidag_openseg_prim_split_0___pvcn_616__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_616__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_616__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_616__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_616__byte_offset 	1100	/* 0x0000044c */
#define flexidag_openseg_prim_split_0___pvcn_616__vbase_byte_offset 	1104	/* 0x00000450 */
#define flexidag_openseg_prim_split_0___pvcn_616__dbase_byte_offset 	1128	/* 0x00000468 */
#define flexidag_openseg_prim_split_0___pvcn_616__dpitchm1_byte_offset 	1132	/* 0x0000046c */
#define flexidag_openseg_prim_split_0___pvcn_616__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_616__W 	2400
#define flexidag_openseg_prim_split_0___pvcn_616__H 	1
#define flexidag_openseg_prim_split_0___pvcn_616__D 	1
#define flexidag_openseg_prim_split_0___pvcn_616__P 	1
#define flexidag_openseg_prim_split_0___pvcn_616__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_616__dpitch_num_bytes 	2400
#define flexidag_openseg_prim_split_0___pvcn_616__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_616__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_616__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_616__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_616__vmem_buffer_num_bytes 	2400

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_617_ */
#define flexidag_openseg_prim_split_0___pvcn_617__cnngen_demangled_name 	"__pvcn_617_"
#define flexidag_openseg_prim_split_0___pvcn_617__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_617__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_617__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_617__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_617__byte_offset 	1140	/* 0x00000474 */
#define flexidag_openseg_prim_split_0___pvcn_617__vbase_byte_offset 	1144	/* 0x00000478 */
#define flexidag_openseg_prim_split_0___pvcn_617__dbase_byte_offset 	1168	/* 0x00000490 */
#define flexidag_openseg_prim_split_0___pvcn_617__dpitchm1_byte_offset 	1172	/* 0x00000494 */
#define flexidag_openseg_prim_split_0___pvcn_617__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_617__W 	160
#define flexidag_openseg_prim_split_0___pvcn_617__H 	1
#define flexidag_openseg_prim_split_0___pvcn_617__D 	1
#define flexidag_openseg_prim_split_0___pvcn_617__P 	1
#define flexidag_openseg_prim_split_0___pvcn_617__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_617__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_617__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_617__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_617__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_617__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_617__vmem_buffer_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_620_ */
#define flexidag_openseg_prim_split_0___pvcn_620__cnngen_demangled_name 	"__pvcn_620_"
#define flexidag_openseg_prim_split_0___pvcn_620__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_620__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_620__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_620__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_620__byte_offset 	1180	/* 0x0000049c */
#define flexidag_openseg_prim_split_0___pvcn_620__vbase_byte_offset 	1184	/* 0x000004a0 */
#define flexidag_openseg_prim_split_0___pvcn_620__dbase_byte_offset 	1208	/* 0x000004b8 */
#define flexidag_openseg_prim_split_0___pvcn_620__dpitchm1_byte_offset 	1212	/* 0x000004bc */
#define flexidag_openseg_prim_split_0___pvcn_620__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_620__W 	1820
#define flexidag_openseg_prim_split_0___pvcn_620__H 	1
#define flexidag_openseg_prim_split_0___pvcn_620__D 	1
#define flexidag_openseg_prim_split_0___pvcn_620__P 	1
#define flexidag_openseg_prim_split_0___pvcn_620__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_620__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_620__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_620__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_620__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_620__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_620__vmem_buffer_num_bytes 	1820

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_621_ */
#define flexidag_openseg_prim_split_0___pvcn_621__cnngen_demangled_name 	"__pvcn_621_"
#define flexidag_openseg_prim_split_0___pvcn_621__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_621__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_621__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_621__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_621__byte_offset 	1220	/* 0x000004c4 */
#define flexidag_openseg_prim_split_0___pvcn_621__vbase_byte_offset 	1224	/* 0x000004c8 */
#define flexidag_openseg_prim_split_0___pvcn_621__dbase_byte_offset 	1248	/* 0x000004e0 */
#define flexidag_openseg_prim_split_0___pvcn_621__dpitchm1_byte_offset 	1252	/* 0x000004e4 */
#define flexidag_openseg_prim_split_0___pvcn_621__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_621__W 	108
#define flexidag_openseg_prim_split_0___pvcn_621__H 	1
#define flexidag_openseg_prim_split_0___pvcn_621__D 	1
#define flexidag_openseg_prim_split_0___pvcn_621__P 	1
#define flexidag_openseg_prim_split_0___pvcn_621__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_621__dpitch_num_bytes 	128
#define flexidag_openseg_prim_split_0___pvcn_621__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_621__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_621__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_621__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_621__vmem_buffer_num_bytes 	108

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_624_ */
#define flexidag_openseg_prim_split_0___pvcn_624__cnngen_demangled_name 	"__pvcn_624_"
#define flexidag_openseg_prim_split_0___pvcn_624__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_624__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_624__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_624__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_624__byte_offset 	1260	/* 0x000004ec */
#define flexidag_openseg_prim_split_0___pvcn_624__vbase_byte_offset 	1264	/* 0x000004f0 */
#define flexidag_openseg_prim_split_0___pvcn_624__dbase_byte_offset 	1288	/* 0x00000508 */
#define flexidag_openseg_prim_split_0___pvcn_624__dpitchm1_byte_offset 	1292	/* 0x0000050c */
#define flexidag_openseg_prim_split_0___pvcn_624__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_624__W 	1780
#define flexidag_openseg_prim_split_0___pvcn_624__H 	1
#define flexidag_openseg_prim_split_0___pvcn_624__D 	1
#define flexidag_openseg_prim_split_0___pvcn_624__P 	1
#define flexidag_openseg_prim_split_0___pvcn_624__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_624__dpitch_num_bytes 	1792
#define flexidag_openseg_prim_split_0___pvcn_624__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_624__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_624__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_624__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_624__vmem_buffer_num_bytes 	1780

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_625_ */
#define flexidag_openseg_prim_split_0___pvcn_625__cnngen_demangled_name 	"__pvcn_625_"
#define flexidag_openseg_prim_split_0___pvcn_625__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_625__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_625__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_625__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_625__byte_offset 	1300	/* 0x00000514 */
#define flexidag_openseg_prim_split_0___pvcn_625__vbase_byte_offset 	1304	/* 0x00000518 */
#define flexidag_openseg_prim_split_0___pvcn_625__dbase_byte_offset 	1328	/* 0x00000530 */
#define flexidag_openseg_prim_split_0___pvcn_625__dpitchm1_byte_offset 	1332	/* 0x00000534 */
#define flexidag_openseg_prim_split_0___pvcn_625__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_625__W 	88
#define flexidag_openseg_prim_split_0___pvcn_625__H 	1
#define flexidag_openseg_prim_split_0___pvcn_625__D 	1
#define flexidag_openseg_prim_split_0___pvcn_625__P 	1
#define flexidag_openseg_prim_split_0___pvcn_625__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_625__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_625__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_625__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_625__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_625__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_625__vmem_buffer_num_bytes 	88

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_627_ */
#define flexidag_openseg_prim_split_0___pvcn_627__cnngen_demangled_name 	"__pvcn_627_"
#define flexidag_openseg_prim_split_0___pvcn_627__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_627__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_627__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_627__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_627__byte_offset 	1340	/* 0x0000053c */
#define flexidag_openseg_prim_split_0___pvcn_627__vbase_byte_offset 	1344	/* 0x00000540 */
#define flexidag_openseg_prim_split_0___pvcn_627__dbase_byte_offset 	1368	/* 0x00000558 */
#define flexidag_openseg_prim_split_0___pvcn_627__dpitchm1_byte_offset 	1372	/* 0x0000055c */
#define flexidag_openseg_prim_split_0___pvcn_627__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_627__W 	1804
#define flexidag_openseg_prim_split_0___pvcn_627__H 	1
#define flexidag_openseg_prim_split_0___pvcn_627__D 	1
#define flexidag_openseg_prim_split_0___pvcn_627__P 	1
#define flexidag_openseg_prim_split_0___pvcn_627__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_627__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_627__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_627__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_627__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_627__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_627__vmem_buffer_num_bytes 	1804

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_628_ */
#define flexidag_openseg_prim_split_0___pvcn_628__cnngen_demangled_name 	"__pvcn_628_"
#define flexidag_openseg_prim_split_0___pvcn_628__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_628__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_628__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_628__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_628__byte_offset 	1380	/* 0x00000564 */
#define flexidag_openseg_prim_split_0___pvcn_628__vbase_byte_offset 	1384	/* 0x00000568 */
#define flexidag_openseg_prim_split_0___pvcn_628__dbase_byte_offset 	1408	/* 0x00000580 */
#define flexidag_openseg_prim_split_0___pvcn_628__dpitchm1_byte_offset 	1412	/* 0x00000584 */
#define flexidag_openseg_prim_split_0___pvcn_628__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_628__W 	80
#define flexidag_openseg_prim_split_0___pvcn_628__H 	1
#define flexidag_openseg_prim_split_0___pvcn_628__D 	1
#define flexidag_openseg_prim_split_0___pvcn_628__P 	1
#define flexidag_openseg_prim_split_0___pvcn_628__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_628__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_628__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_628__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_628__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_628__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_628__vmem_buffer_num_bytes 	80

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_634_ */
#define flexidag_openseg_prim_split_0___pvcn_634__cnngen_demangled_name 	"__pvcn_634_"
#define flexidag_openseg_prim_split_0___pvcn_634__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_634__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_634__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_634__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_634__byte_offset 	1420	/* 0x0000058c */
#define flexidag_openseg_prim_split_0___pvcn_634__vbase_byte_offset 	1424	/* 0x00000590 */
#define flexidag_openseg_prim_split_0___pvcn_634__dbase_byte_offset 	1448	/* 0x000005a8 */
#define flexidag_openseg_prim_split_0___pvcn_634__dpitchm1_byte_offset 	1452	/* 0x000005ac */
#define flexidag_openseg_prim_split_0___pvcn_634__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_634__W 	12784
#define flexidag_openseg_prim_split_0___pvcn_634__H 	1
#define flexidag_openseg_prim_split_0___pvcn_634__D 	1
#define flexidag_openseg_prim_split_0___pvcn_634__P 	1
#define flexidag_openseg_prim_split_0___pvcn_634__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_634__dpitch_num_bytes 	12800
#define flexidag_openseg_prim_split_0___pvcn_634__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_634__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_634__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_634__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_634__vmem_buffer_num_bytes 	12784

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_635_ */
#define flexidag_openseg_prim_split_0___pvcn_635__cnngen_demangled_name 	"__pvcn_635_"
#define flexidag_openseg_prim_split_0___pvcn_635__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_635__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_635__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_635__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_635__byte_offset 	1460	/* 0x000005b4 */
#define flexidag_openseg_prim_split_0___pvcn_635__vbase_byte_offset 	1464	/* 0x000005b8 */
#define flexidag_openseg_prim_split_0___pvcn_635__dbase_byte_offset 	1488	/* 0x000005d0 */
#define flexidag_openseg_prim_split_0___pvcn_635__dpitchm1_byte_offset 	1492	/* 0x000005d4 */
#define flexidag_openseg_prim_split_0___pvcn_635__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_635__W 	640
#define flexidag_openseg_prim_split_0___pvcn_635__H 	1
#define flexidag_openseg_prim_split_0___pvcn_635__D 	1
#define flexidag_openseg_prim_split_0___pvcn_635__P 	1
#define flexidag_openseg_prim_split_0___pvcn_635__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_635__dpitch_num_bytes 	640
#define flexidag_openseg_prim_split_0___pvcn_635__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_635__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_635__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_635__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_635__vmem_buffer_num_bytes 	640

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_642_ */
#define flexidag_openseg_prim_split_0___pvcn_642__cnngen_demangled_name 	"__pvcn_642_"
#define flexidag_openseg_prim_split_0___pvcn_642__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_642__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_642__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_642__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_642__byte_offset 	1500	/* 0x000005dc */
#define flexidag_openseg_prim_split_0___pvcn_642__vbase_byte_offset 	1504	/* 0x000005e0 */
#define flexidag_openseg_prim_split_0___pvcn_642__dbase_byte_offset 	1528	/* 0x000005f8 */
#define flexidag_openseg_prim_split_0___pvcn_642__dpitchm1_byte_offset 	1532	/* 0x000005fc */
#define flexidag_openseg_prim_split_0___pvcn_642__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_642__W 	256
#define flexidag_openseg_prim_split_0___pvcn_642__H 	1
#define flexidag_openseg_prim_split_0___pvcn_642__D 	1
#define flexidag_openseg_prim_split_0___pvcn_642__P 	1
#define flexidag_openseg_prim_split_0___pvcn_642__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_642__dpitch_num_bytes 	256
#define flexidag_openseg_prim_split_0___pvcn_642__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_642__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_642__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_642__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_642__vmem_buffer_num_bytes 	256

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_643_ */
#define flexidag_openseg_prim_split_0___pvcn_643__cnngen_demangled_name 	"__pvcn_643_"
#define flexidag_openseg_prim_split_0___pvcn_643__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_643__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_643__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_643__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_643__byte_offset 	1540	/* 0x00000604 */
#define flexidag_openseg_prim_split_0___pvcn_643__vbase_byte_offset 	1544	/* 0x00000608 */
#define flexidag_openseg_prim_split_0___pvcn_643__dbase_byte_offset 	1568	/* 0x00000620 */
#define flexidag_openseg_prim_split_0___pvcn_643__dpitchm1_byte_offset 	1572	/* 0x00000624 */
#define flexidag_openseg_prim_split_0___pvcn_643__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_643__W 	88
#define flexidag_openseg_prim_split_0___pvcn_643__H 	1
#define flexidag_openseg_prim_split_0___pvcn_643__D 	1
#define flexidag_openseg_prim_split_0___pvcn_643__P 	1
#define flexidag_openseg_prim_split_0___pvcn_643__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_643__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_643__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_643__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_643__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_643__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_643__vmem_buffer_num_bytes 	88

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_647_ */
#define flexidag_openseg_prim_split_0___pvcn_647__cnngen_demangled_name 	"__pvcn_647_"
#define flexidag_openseg_prim_split_0___pvcn_647__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_647__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_647__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_647__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_647__byte_offset 	1580	/* 0x0000062c */
#define flexidag_openseg_prim_split_0___pvcn_647__vbase_byte_offset 	1584	/* 0x00000630 */
#define flexidag_openseg_prim_split_0___pvcn_647__dbase_byte_offset 	1608	/* 0x00000648 */
#define flexidag_openseg_prim_split_0___pvcn_647__dpitchm1_byte_offset 	1612	/* 0x0000064c */
#define flexidag_openseg_prim_split_0___pvcn_647__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_647__W 	256
#define flexidag_openseg_prim_split_0___pvcn_647__H 	1
#define flexidag_openseg_prim_split_0___pvcn_647__D 	1
#define flexidag_openseg_prim_split_0___pvcn_647__P 	1
#define flexidag_openseg_prim_split_0___pvcn_647__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_647__dpitch_num_bytes 	256
#define flexidag_openseg_prim_split_0___pvcn_647__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_647__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_647__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_647__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_647__vmem_buffer_num_bytes 	256

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_648_ */
#define flexidag_openseg_prim_split_0___pvcn_648__cnngen_demangled_name 	"__pvcn_648_"
#define flexidag_openseg_prim_split_0___pvcn_648__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_648__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_648__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_648__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_648__byte_offset 	1620	/* 0x00000654 */
#define flexidag_openseg_prim_split_0___pvcn_648__vbase_byte_offset 	1624	/* 0x00000658 */
#define flexidag_openseg_prim_split_0___pvcn_648__dbase_byte_offset 	1648	/* 0x00000670 */
#define flexidag_openseg_prim_split_0___pvcn_648__dpitchm1_byte_offset 	1652	/* 0x00000674 */
#define flexidag_openseg_prim_split_0___pvcn_648__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_648__W 	88
#define flexidag_openseg_prim_split_0___pvcn_648__H 	1
#define flexidag_openseg_prim_split_0___pvcn_648__D 	1
#define flexidag_openseg_prim_split_0___pvcn_648__P 	1
#define flexidag_openseg_prim_split_0___pvcn_648__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_648__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_648__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_648__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_648__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_648__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_648__vmem_buffer_num_bytes 	88

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_652_ */
#define flexidag_openseg_prim_split_0___pvcn_652__cnngen_demangled_name 	"__pvcn_652_"
#define flexidag_openseg_prim_split_0___pvcn_652__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_652__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_652__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_652__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_652__byte_offset 	1660	/* 0x0000067c */
#define flexidag_openseg_prim_split_0___pvcn_652__vbase_byte_offset 	1664	/* 0x00000680 */
#define flexidag_openseg_prim_split_0___pvcn_652__dbase_byte_offset 	1688	/* 0x00000698 */
#define flexidag_openseg_prim_split_0___pvcn_652__dpitchm1_byte_offset 	1692	/* 0x0000069c */
#define flexidag_openseg_prim_split_0___pvcn_652__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_652__W 	256
#define flexidag_openseg_prim_split_0___pvcn_652__H 	1
#define flexidag_openseg_prim_split_0___pvcn_652__D 	1
#define flexidag_openseg_prim_split_0___pvcn_652__P 	1
#define flexidag_openseg_prim_split_0___pvcn_652__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_652__dpitch_num_bytes 	256
#define flexidag_openseg_prim_split_0___pvcn_652__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_652__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_652__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_652__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_652__vmem_buffer_num_bytes 	256

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_653_ */
#define flexidag_openseg_prim_split_0___pvcn_653__cnngen_demangled_name 	"__pvcn_653_"
#define flexidag_openseg_prim_split_0___pvcn_653__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_653__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_653__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_653__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_653__byte_offset 	1700	/* 0x000006a4 */
#define flexidag_openseg_prim_split_0___pvcn_653__vbase_byte_offset 	1704	/* 0x000006a8 */
#define flexidag_openseg_prim_split_0___pvcn_653__dbase_byte_offset 	1728	/* 0x000006c0 */
#define flexidag_openseg_prim_split_0___pvcn_653__dpitchm1_byte_offset 	1732	/* 0x000006c4 */
#define flexidag_openseg_prim_split_0___pvcn_653__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_653__W 	88
#define flexidag_openseg_prim_split_0___pvcn_653__H 	1
#define flexidag_openseg_prim_split_0___pvcn_653__D 	1
#define flexidag_openseg_prim_split_0___pvcn_653__P 	1
#define flexidag_openseg_prim_split_0___pvcn_653__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_653__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_653__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_653__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_653__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_653__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_653__vmem_buffer_num_bytes 	88

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_657_ */
#define flexidag_openseg_prim_split_0___pvcn_657__cnngen_demangled_name 	"__pvcn_657_"
#define flexidag_openseg_prim_split_0___pvcn_657__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_657__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_657__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_657__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_657__byte_offset 	1740	/* 0x000006cc */
#define flexidag_openseg_prim_split_0___pvcn_657__vbase_byte_offset 	1744	/* 0x000006d0 */
#define flexidag_openseg_prim_split_0___pvcn_657__dbase_byte_offset 	1768	/* 0x000006e8 */
#define flexidag_openseg_prim_split_0___pvcn_657__dpitchm1_byte_offset 	1772	/* 0x000006ec */
#define flexidag_openseg_prim_split_0___pvcn_657__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_657__W 	256
#define flexidag_openseg_prim_split_0___pvcn_657__H 	1
#define flexidag_openseg_prim_split_0___pvcn_657__D 	1
#define flexidag_openseg_prim_split_0___pvcn_657__P 	1
#define flexidag_openseg_prim_split_0___pvcn_657__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_657__dpitch_num_bytes 	256
#define flexidag_openseg_prim_split_0___pvcn_657__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_657__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_657__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_657__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_657__vmem_buffer_num_bytes 	256

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_658_ */
#define flexidag_openseg_prim_split_0___pvcn_658__cnngen_demangled_name 	"__pvcn_658_"
#define flexidag_openseg_prim_split_0___pvcn_658__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_658__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_658__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_658__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_658__byte_offset 	1780	/* 0x000006f4 */
#define flexidag_openseg_prim_split_0___pvcn_658__vbase_byte_offset 	1784	/* 0x000006f8 */
#define flexidag_openseg_prim_split_0___pvcn_658__dbase_byte_offset 	1808	/* 0x00000710 */
#define flexidag_openseg_prim_split_0___pvcn_658__dpitchm1_byte_offset 	1812	/* 0x00000714 */
#define flexidag_openseg_prim_split_0___pvcn_658__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_658__W 	88
#define flexidag_openseg_prim_split_0___pvcn_658__H 	1
#define flexidag_openseg_prim_split_0___pvcn_658__D 	1
#define flexidag_openseg_prim_split_0___pvcn_658__P 	1
#define flexidag_openseg_prim_split_0___pvcn_658__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_658__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_658__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_658__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_658__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_658__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_658__vmem_buffer_num_bytes 	88

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_665_ */
#define flexidag_openseg_prim_split_0___pvcn_665__cnngen_demangled_name 	"__pvcn_665_"
#define flexidag_openseg_prim_split_0___pvcn_665__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_665__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_665__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_665__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_665__byte_offset 	1820	/* 0x0000071c */
#define flexidag_openseg_prim_split_0___pvcn_665__vbase_byte_offset 	1824	/* 0x00000720 */
#define flexidag_openseg_prim_split_0___pvcn_665__dbase_byte_offset 	1848	/* 0x00000738 */
#define flexidag_openseg_prim_split_0___pvcn_665__dpitchm1_byte_offset 	1852	/* 0x0000073c */
#define flexidag_openseg_prim_split_0___pvcn_665__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_665__W 	5776
#define flexidag_openseg_prim_split_0___pvcn_665__H 	1
#define flexidag_openseg_prim_split_0___pvcn_665__D 	1
#define flexidag_openseg_prim_split_0___pvcn_665__P 	1
#define flexidag_openseg_prim_split_0___pvcn_665__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_665__dpitch_num_bytes 	5792
#define flexidag_openseg_prim_split_0___pvcn_665__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_665__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_665__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_665__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_665__vmem_buffer_num_bytes 	5776

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_666_ */
#define flexidag_openseg_prim_split_0___pvcn_666__cnngen_demangled_name 	"__pvcn_666_"
#define flexidag_openseg_prim_split_0___pvcn_666__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_666__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_666__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_666__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_666__byte_offset 	1860	/* 0x00000744 */
#define flexidag_openseg_prim_split_0___pvcn_666__vbase_byte_offset 	1864	/* 0x00000748 */
#define flexidag_openseg_prim_split_0___pvcn_666__dbase_byte_offset 	1888	/* 0x00000760 */
#define flexidag_openseg_prim_split_0___pvcn_666__dpitchm1_byte_offset 	1892	/* 0x00000764 */
#define flexidag_openseg_prim_split_0___pvcn_666__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_666__W 	320
#define flexidag_openseg_prim_split_0___pvcn_666__H 	1
#define flexidag_openseg_prim_split_0___pvcn_666__D 	1
#define flexidag_openseg_prim_split_0___pvcn_666__P 	1
#define flexidag_openseg_prim_split_0___pvcn_666__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_666__dpitch_num_bytes 	320
#define flexidag_openseg_prim_split_0___pvcn_666__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_666__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_666__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_666__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_666__vmem_buffer_num_bytes 	320

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_669_ */
#define flexidag_openseg_prim_split_0___pvcn_669__cnngen_demangled_name 	"__pvcn_669_"
#define flexidag_openseg_prim_split_0___pvcn_669__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_669__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_669__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_669__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_669__byte_offset 	1900	/* 0x0000076c */
#define flexidag_openseg_prim_split_0___pvcn_669__vbase_byte_offset 	1904	/* 0x00000770 */
#define flexidag_openseg_prim_split_0___pvcn_669__dbase_byte_offset 	1928	/* 0x00000788 */
#define flexidag_openseg_prim_split_0___pvcn_669__dpitchm1_byte_offset 	1932	/* 0x0000078c */
#define flexidag_openseg_prim_split_0___pvcn_669__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_669__W 	3236
#define flexidag_openseg_prim_split_0___pvcn_669__H 	1
#define flexidag_openseg_prim_split_0___pvcn_669__D 	1
#define flexidag_openseg_prim_split_0___pvcn_669__P 	1
#define flexidag_openseg_prim_split_0___pvcn_669__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_669__dpitch_num_bytes 	3264
#define flexidag_openseg_prim_split_0___pvcn_669__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_669__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_669__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_669__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_669__vmem_buffer_num_bytes 	3236

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_670_ */
#define flexidag_openseg_prim_split_0___pvcn_670__cnngen_demangled_name 	"__pvcn_670_"
#define flexidag_openseg_prim_split_0___pvcn_670__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_670__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_670__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_670__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_670__byte_offset 	1940	/* 0x00000794 */
#define flexidag_openseg_prim_split_0___pvcn_670__vbase_byte_offset 	1944	/* 0x00000798 */
#define flexidag_openseg_prim_split_0___pvcn_670__dbase_byte_offset 	1968	/* 0x000007b0 */
#define flexidag_openseg_prim_split_0___pvcn_670__dpitchm1_byte_offset 	1972	/* 0x000007b4 */
#define flexidag_openseg_prim_split_0___pvcn_670__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_670__W 	88
#define flexidag_openseg_prim_split_0___pvcn_670__H 	1
#define flexidag_openseg_prim_split_0___pvcn_670__D 	1
#define flexidag_openseg_prim_split_0___pvcn_670__P 	1
#define flexidag_openseg_prim_split_0___pvcn_670__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_670__dpitch_num_bytes 	96
#define flexidag_openseg_prim_split_0___pvcn_670__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_670__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_670__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_670__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_670__vmem_buffer_num_bytes 	88

/* flexidag_openseg_prim_split_0 HMB_input Placeholder */
#define flexidag_openseg_prim_split_0_Placeholder_cnngen_demangled_name 	"Placeholder"
#define flexidag_openseg_prim_split_0_Placeholder_is_main_input_output 	1
#define flexidag_openseg_prim_split_0_Placeholder_is_constant 	0
#define flexidag_openseg_prim_split_0_Placeholder_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_0_Placeholder_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_0_Placeholder_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_byte_offset 	1980	/* 0x000007bc */
#define flexidag_openseg_prim_split_0_Placeholder_vbase_byte_offset 	1984	/* 0x000007c0 */
#define flexidag_openseg_prim_split_0_Placeholder_dbase_byte_offset 	2004	/* 0x000007d4 */
#define flexidag_openseg_prim_split_0_Placeholder_dpitchm1_byte_offset 	2008	/* 0x000007d8 */
#define flexidag_openseg_prim_split_0_Placeholder_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_vwidth_minus_one_byte_offset 	1996	/* 0x000007cc */
#define flexidag_openseg_prim_split_0_Placeholder_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_vheight_minus_one_byte_offset 	1998	/* 0x000007ce */
#define flexidag_openseg_prim_split_0_Placeholder_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_drotate_bit_offset 	16006	/* 0x00003e86 */
#define flexidag_openseg_prim_split_0_Placeholder_hflip_bit_offset 	16007	/* 0x00003e87 */
#define flexidag_openseg_prim_split_0_Placeholder_vflip_bit_offset 	16008	/* 0x00003e88 */
#define flexidag_openseg_prim_split_0_Placeholder_dflip_bit_offset 	16009	/* 0x00003e89 */
#define flexidag_openseg_prim_split_0_Placeholder_pflip_bit_offset 	16010	/* 0x00003e8a */
#define flexidag_openseg_prim_split_0_Placeholder_W 	1280
#define flexidag_openseg_prim_split_0_Placeholder_H 	512
#define flexidag_openseg_prim_split_0_Placeholder_D 	1
#define flexidag_openseg_prim_split_0_Placeholder_P 	1
#define flexidag_openseg_prim_split_0_Placeholder_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_Placeholder_dpitch_num_bytes 	1280
#define flexidag_openseg_prim_split_0_Placeholder_dram_format 	0
#define flexidag_openseg_prim_split_0_Placeholder_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_0_Placeholder_tile_width 	4
#define flexidag_openseg_prim_split_0_Placeholder_tile_height 	1
#define flexidag_openseg_prim_split_0_Placeholder_vmem_buffer_num_bytes 	5120
#define flexidag_openseg_prim_split_0_Placeholder_dram_size_num_bytes 	655360
#define flexidag_openseg_prim_split_0_Placeholder_sign 	0
#define flexidag_openseg_prim_split_0_Placeholder_datasize 	0
#define flexidag_openseg_prim_split_0_Placeholder_expoffset 	0
#define flexidag_openseg_prim_split_0_Placeholder_expbits 	0
#define flexidag_openseg_prim_split_0_Placeholder_drotate 	0
#define flexidag_openseg_prim_split_0_Placeholder_hflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_vflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_dflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_pflip 	0

/* flexidag_openseg_prim_split_0 HMB_input Placeholder_uv */
#define flexidag_openseg_prim_split_0_Placeholder_uv_cnngen_demangled_name 	"Placeholder_uv"
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_main_input_output 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_constant 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_byte_offset 	2016	/* 0x000007e0 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vbase_byte_offset 	2020	/* 0x000007e4 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_dbase_byte_offset 	2044	/* 0x000007fc */
#define flexidag_openseg_prim_split_0_Placeholder_uv_dpitchm1_byte_offset 	2048	/* 0x00000800 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vwidth_minus_one_byte_offset 	2032	/* 0x000007f0 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vheight_minus_one_byte_offset 	2034	/* 0x000007f2 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_drotate_bit_offset 	16326	/* 0x00003fc6 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_hflip_bit_offset 	16327	/* 0x00003fc7 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vflip_bit_offset 	16328	/* 0x00003fc8 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_dflip_bit_offset 	16329	/* 0x00003fc9 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_pflip_bit_offset 	16330	/* 0x00003fca */
#define flexidag_openseg_prim_split_0_Placeholder_uv_W 	640
#define flexidag_openseg_prim_split_0_Placeholder_uv_H 	256
#define flexidag_openseg_prim_split_0_Placeholder_uv_D 	2
#define flexidag_openseg_prim_split_0_Placeholder_uv_P 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_dpitch_num_bytes 	1280
#define flexidag_openseg_prim_split_0_Placeholder_uv_dram_format 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_0_Placeholder_uv_tile_width 	4
#define flexidag_openseg_prim_split_0_Placeholder_uv_tile_height 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_vmem_buffer_num_bytes 	5216
#define flexidag_openseg_prim_split_0_Placeholder_uv_dram_size_num_bytes 	327680
#define flexidag_openseg_prim_split_0_Placeholder_uv_sign 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_datasize 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_expoffset 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_expbits 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_drotate 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_hflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_vflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_dflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_pflip 	0

/* flexidag_openseg_prim_split_0 SMB_input Placeholder_yuv444_rgb___constant___2 */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_cnngen_demangled_name 	"Placeholder_yuv444_rgb___constant___2"
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_is_constant 	1
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_byte_offset 	2052	/* 0x00000804 */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_vbase_byte_offset 	2056	/* 0x00000808 */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_dbase_byte_offset 	2076	/* 0x0000081c */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_dpitchm1_byte_offset 	2080	/* 0x00000820 */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_W 	1
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_H 	1
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_D 	1
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_P 	1
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_dram_format 	0
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_tile_width 	1
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_tile_height 	1
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___constant___2_vmem_buffer_num_bytes 	4

/* flexidag_openseg_prim_split_0 VCB Placeholder_yuv444_rgb___merged___3 */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___merged___3_cnngen_demangled_name 	"Placeholder_yuv444_rgb___merged___3"
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___merged___3_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___merged___3_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___merged___3_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___merged___3_byte_offset 	2196	/* 0x00000894 */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___merged___3_vbase_byte_offset 	2204	/* 0x0000089c */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___merged___3_vmem_buffer_num_bytes 	20544

/* flexidag_openseg_prim_split_0 VCB Placeholder_yuv444_rgb___conv2i___4 */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___conv2i___4_cnngen_demangled_name 	"Placeholder_yuv444_rgb___conv2i___4"
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___conv2i___4_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___conv2i___4_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___conv2i___4_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___conv2i___4_byte_offset 	2244	/* 0x000008c4 */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___conv2i___4_vbase_byte_offset 	2252	/* 0x000008cc */
#define flexidag_openseg_prim_split_0_Placeholder_yuv444_rgb___conv2i___4_vmem_buffer_num_bytes 	15408

/* flexidag_openseg_prim_split_0 VCB Placeholder_div */
#define flexidag_openseg_prim_split_0_Placeholder_div_cnngen_demangled_name 	"Placeholder_div"
#define flexidag_openseg_prim_split_0_Placeholder_div_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_div_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_div_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_div_byte_offset 	2320	/* 0x00000910 */
#define flexidag_openseg_prim_split_0_Placeholder_div_vbase_byte_offset 	2328	/* 0x00000918 */
#define flexidag_openseg_prim_split_0_Placeholder_div_vmem_buffer_num_bytes 	15768

/* flexidag_openseg_prim_split_0 HMB_output Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name 	"Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm"
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_is_main_input_output 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_is_rlz 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset 	2376	/* 0x00000948 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset 	2380	/* 0x0000094c */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dbase_byte_offset 	2404	/* 0x00000964 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dpitchm1_byte_offset 	2408	/* 0x00000968 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vwidth_minus_one_byte_offset 	2392	/* 0x00000958 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vheight_minus_one_byte_offset 	2394	/* 0x0000095a */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_drotate_bit_offset 	19206	/* 0x00004b06 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_hflip_bit_offset 	19207	/* 0x00004b07 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vflip_bit_offset 	19208	/* 0x00004b08 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dflip_bit_offset 	19209	/* 0x00004b09 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_pflip_bit_offset 	19210	/* 0x00004b0a */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_W 	640
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_H 	256
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_D 	96
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_P 	1
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dram_format 	3
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_tile_width 	4
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_tile_height 	1
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes 	247296
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dram_size_num_bytes 	15728640
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_sign 	1
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_datasize 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_expoffset 	5
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_expbits 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_drotate 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_hflip 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vflip 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dflip 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_pflip 	0

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___430 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___430_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___430"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___430_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___430_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___430_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___430_byte_offset 	2464	/* 0x000009a0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___430_vbase_byte_offset 	2472	/* 0x000009a8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___430_vmem_buffer_num_bytes 	40960

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	2512	/* 0x000009d0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	2520	/* 0x000009d8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	83328

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	2568	/* 0x00000a08 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	2576	/* 0x00000a10 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	41472

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_conv0__Relu___muli___458 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___458_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv0__Relu___muli___458"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___458_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___458_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___458_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___458_byte_offset 	2616	/* 0x00000a38 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___458_vbase_byte_offset 	2624	/* 0x00000a40 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___458_vmem_buffer_num_bytes 	190080

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_byte_offset 	2672	/* 0x00000a70 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vbase_byte_offset 	2680	/* 0x00000a78 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vmem_buffer_num_bytes 	41984

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__concat */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_cnngen_demangled_name 	"PeleeNet__stem_block__concat"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_byte_offset 	2716	/* 0x00000a9c */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_vbase_byte_offset 	2724	/* 0x00000aa4 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_vmem_buffer_num_bytes 	41984

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	2764	/* 0x00000acc */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	2772	/* 0x00000ad4 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	82432

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_0__concat */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_0__concat"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_byte_offset 	2800	/* 0x00000af0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_vbase_byte_offset 	2808	/* 0x00000af8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_vmem_buffer_num_bytes 	82944

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset 	2872	/* 0x00000b38 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset 	2880	/* 0x00000b40 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes 	61952

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_left_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_0__conv_left_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_byte_offset 	2924	/* 0x00000b6c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_vbase_byte_offset 	2932	/* 0x00000b74 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_vmem_buffer_num_bytes 	20480

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_right_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_0__conv_right_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_byte_offset 	2996	/* 0x00000bb4 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_vbase_byte_offset 	3004	/* 0x00000bbc */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_vmem_buffer_num_bytes 	20480

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	3044	/* 0x00000be4 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	3052	/* 0x00000bec */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	31488

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_1__concat */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__concat"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_byte_offset 	3100	/* 0x00000c1c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_vbase_byte_offset 	3108	/* 0x00000c24 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_vmem_buffer_num_bytes 	124416

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset 	3172	/* 0x00000c64 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset 	3180	/* 0x00000c6c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes 	61952

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_left_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_left_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_byte_offset 	3224	/* 0x00000c98 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_vbase_byte_offset 	3232	/* 0x00000ca0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_vmem_buffer_num_bytes 	20480

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_right_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_right_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_byte_offset 	3296	/* 0x00000ce0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_vbase_byte_offset 	3304	/* 0x00000ce8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_vmem_buffer_num_bytes 	21248

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	3344	/* 0x00000d10 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	3352	/* 0x00000d18 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	30720

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_2__concat */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__concat"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_byte_offset 	3400	/* 0x00000d48 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_vbase_byte_offset 	3408	/* 0x00000d50 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_vmem_buffer_num_bytes 	83968

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset 	3472	/* 0x00000d90 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset 	3480	/* 0x00000d98 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes 	61952

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_left_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_left_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_byte_offset 	3524	/* 0x00000dc4 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_vbase_byte_offset 	3532	/* 0x00000dcc */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_vmem_buffer_num_bytes 	22656

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_right_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_right_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_byte_offset 	3596	/* 0x00000e0c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_vbase_byte_offset 	3604	/* 0x00000e14 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_vmem_buffer_num_bytes 	21248

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	3644	/* 0x00000e3c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	3652	/* 0x00000e44 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	30720

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	3716	/* 0x00000e84 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	3724	/* 0x00000e8c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	267264

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_cnngen_demangled_name 	"PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_byte_offset 	3752	/* 0x00000ea8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vbase_byte_offset 	3760	/* 0x00000eb0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vmem_buffer_num_bytes 	83968

/* flexidag_openseg_prim_split_0 HMB_output __vcn_1219_ */
#define flexidag_openseg_prim_split_0___vcn_1219__cnngen_demangled_name 	"__vcn_1219_"
#define flexidag_openseg_prim_split_0___vcn_1219__is_main_input_output 	0
#define flexidag_openseg_prim_split_0___vcn_1219__is_bitvector 	0
#define flexidag_openseg_prim_split_0___vcn_1219__is_rlz 	0
#define flexidag_openseg_prim_split_0___vcn_1219__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___vcn_1219__byte_offset 	3944	/* 0x00000f68 */
#define flexidag_openseg_prim_split_0___vcn_1219__vbase_byte_offset 	3948	/* 0x00000f6c */
#define flexidag_openseg_prim_split_0___vcn_1219__dbase_byte_offset 	3972	/* 0x00000f84 */
#define flexidag_openseg_prim_split_0___vcn_1219__dpitchm1_byte_offset 	3976	/* 0x00000f88 */
#define flexidag_openseg_prim_split_0___vcn_1219__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___vcn_1219__vwidth_minus_one_byte_offset 	3960	/* 0x00000f78 */
#define flexidag_openseg_prim_split_0___vcn_1219__vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___vcn_1219__vheight_minus_one_byte_offset 	3962	/* 0x00000f7a */
#define flexidag_openseg_prim_split_0___vcn_1219__vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___vcn_1219__drotate_bit_offset 	31750	/* 0x00007c06 */
#define flexidag_openseg_prim_split_0___vcn_1219__hflip_bit_offset 	31751	/* 0x00007c07 */
#define flexidag_openseg_prim_split_0___vcn_1219__vflip_bit_offset 	31752	/* 0x00007c08 */
#define flexidag_openseg_prim_split_0___vcn_1219__dflip_bit_offset 	31753	/* 0x00007c09 */
#define flexidag_openseg_prim_split_0___vcn_1219__pflip_bit_offset 	31754	/* 0x00007c0a */
#define flexidag_openseg_prim_split_0___vcn_1219__W 	160
#define flexidag_openseg_prim_split_0___vcn_1219__H 	64
#define flexidag_openseg_prim_split_0___vcn_1219__D 	128
#define flexidag_openseg_prim_split_0___vcn_1219__P 	1
#define flexidag_openseg_prim_split_0___vcn_1219__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___vcn_1219__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0___vcn_1219__dram_format 	3
#define flexidag_openseg_prim_split_0___vcn_1219__vp_interleave_mode 	2
#define flexidag_openseg_prim_split_0___vcn_1219__tile_width 	4
#define flexidag_openseg_prim_split_0___vcn_1219__tile_height 	1
#define flexidag_openseg_prim_split_0___vcn_1219__vmem_buffer_num_bytes 	43008
#define flexidag_openseg_prim_split_0___vcn_1219__dram_size_num_bytes 	1310720
#define flexidag_openseg_prim_split_0___vcn_1219__sign 	0
#define flexidag_openseg_prim_split_0___vcn_1219__datasize 	0
#define flexidag_openseg_prim_split_0___vcn_1219__expoffset 	5
#define flexidag_openseg_prim_split_0___vcn_1219__expbits 	0
#define flexidag_openseg_prim_split_0___vcn_1219__drotate 	0
#define flexidag_openseg_prim_split_0___vcn_1219__hflip 	0
#define flexidag_openseg_prim_split_0___vcn_1219__vflip 	0
#define flexidag_openseg_prim_split_0___vcn_1219__dflip 	0
#define flexidag_openseg_prim_split_0___vcn_1219__pflip 	0

/* flexidag_openseg_prim_split_0 HMB_output PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name 	"PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_main_input_output 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset 	3996	/* 0x00000f9c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset 	4000	/* 0x00000fa0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_dbase_byte_offset 	4024	/* 0x00000fb8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_dpitchm1_byte_offset 	4028	/* 0x00000fbc */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vwidth_minus_one_byte_offset 	4012	/* 0x00000fac */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vheight_minus_one_byte_offset 	4014	/* 0x00000fae */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_drotate_bit_offset 	32166	/* 0x00007da6 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_hflip_bit_offset 	32167	/* 0x00007da7 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vflip_bit_offset 	32168	/* 0x00007da8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_dflip_bit_offset 	32169	/* 0x00007da9 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_pflip_bit_offset 	32170	/* 0x00007daa */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_W 	160
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_H 	64
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_D 	64
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_P 	1
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_dram_format 	3
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_tile_width 	4
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_tile_height 	1
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes 	41984
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_dram_size_num_bytes 	655360
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_sign 	1
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_datasize 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_expoffset 	4
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_expbits 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_drotate 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_hflip 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_vflip 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_dflip 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_right_0__Conv2D___BatchNorm__FusedBatchNorm___left_0__Conv2D___BatchNorm__FusedBatchNorm_pflip 	0

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_2_dense_block_0__conv_left_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_2_dense_block_0__conv_left_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_0__Relu_byte_offset 	4048	/* 0x00000fd0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_0__Relu_vbase_byte_offset 	4056	/* 0x00000fd8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_0__Relu_vmem_buffer_num_bytes 	28160

/* flexidag_openseg_prim_split_0 HMB_output PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_main_input_output 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	4100	/* 0x00001004 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dbase_byte_offset 	4124	/* 0x0000101c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_byte_offset 	4128	/* 0x00001020 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_byte_offset 	4112	/* 0x00001010 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_byte_offset 	4114	/* 0x00001012 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate_bit_offset 	32966	/* 0x000080c6 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip_bit_offset 	32967	/* 0x000080c7 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip_bit_offset 	32968	/* 0x000080c8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip_bit_offset 	32969	/* 0x000080c9 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip_bit_offset 	32970	/* 0x000080ca */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_W 	160
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_H 	64
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_D 	16
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_P 	1
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_format 	3
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_width 	4
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_tile_height 	1
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	20736
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dram_size_num_bytes 	163840
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_sign 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_datasize 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_expoffset 	5
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_expbits 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_drotate 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_hflip 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vflip 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_dflip 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_2_dense_block_0__conv_left_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_pflip 	0


#endif /* flexidag_openseg_prim_split_0_H */
