# Helix OS Framework - x86_64 Core Architecture

## Design Document v1.0

**Date**: 2026-01-29
**Author**: Helix Architecture Team
**Status**: Implementation Ready

---

## üéØ Executive Summary

Ce document d√©finit l'architecture compl√®te du c≈ìur x86_64 pour Helix OS Framework.
Cette impl√©mentation vise √† supporter des **millions de lignes** de code kernel tout en
restant modulaire, maintenable et performante.

### Objectifs Cl√©s

| Objectif | Description | M√©trique |
|----------|-------------|----------|
| **Scalabilit√©** | Support kernel massif | 100k+ lignes HAL x86_64 |
| **Modularit√©** | Composants ind√©pendants | 30+ modules |
| **Performance** | Latence minimale | < 1¬µs context switch |
| **SMP-Ready** | Multi-c≈ìur d√®s le design | 256+ CPUs |
| **Extensibilit√©** | Ajout de features facile | Plugin architecture |

---

## üìÅ Structure des Dossiers

```
hal/src/arch/x86_64/
‚îú‚îÄ‚îÄ mod.rs                          # Point d'entr√©e principal
‚îú‚îÄ‚îÄ README.md                       # Documentation du module
‚îÇ
‚îú‚îÄ‚îÄ core/                           # Fondamentaux CPU (5,000+ lignes)
‚îÇ   ‚îú‚îÄ‚îÄ mod.rs
‚îÇ   ‚îú‚îÄ‚îÄ cpuid.rs                    # CPUID enumeration & features
‚îÇ   ‚îú‚îÄ‚îÄ msr.rs                      # MSR framework complet
‚îÇ   ‚îú‚îÄ‚îÄ control_regs.rs             # CR0-CR4, XCR0
‚îÇ   ‚îú‚îÄ‚îÄ features.rs                 # CPU feature detection
‚îÇ   ‚îú‚îÄ‚îÄ cache.rs                    # Cache management
‚îÇ   ‚îî‚îÄ‚îÄ fpu.rs                      # FPU/SSE/AVX state
‚îÇ
‚îú‚îÄ‚îÄ segmentation/                   # GDT/TSS/LDT (3,000+ lignes)
‚îÇ   ‚îú‚îÄ‚îÄ mod.rs
‚îÇ   ‚îú‚îÄ‚îÄ gdt.rs                      # GDT management
‚îÇ   ‚îú‚îÄ‚îÄ tss.rs                      # TSS per-CPU
‚îÇ   ‚îú‚îÄ‚îÄ selectors.rs                # Segment selectors
‚îÇ   ‚îî‚îÄ‚îÄ descriptors.rs              # Descriptor types
‚îÇ
‚îú‚îÄ‚îÄ interrupts/                     # IDT/Exceptions/IRQ (8,000+ lignes)
‚îÇ   ‚îú‚îÄ‚îÄ mod.rs
‚îÇ   ‚îú‚îÄ‚îÄ idt.rs                      # IDT management
‚îÇ   ‚îú‚îÄ‚îÄ exceptions.rs               # Exception handlers
‚îÇ   ‚îú‚îÄ‚îÄ handlers.rs                 # Handler generation
‚îÇ   ‚îú‚îÄ‚îÄ stubs.rs                    # ASM stubs
‚îÇ   ‚îú‚îÄ‚îÄ ist.rs                      # Interrupt Stack Table
‚îÇ   ‚îú‚îÄ‚îÄ irq_routing.rs              # IRQ routing table
‚îÇ   ‚îî‚îÄ‚îÄ nmi.rs                      # NMI handling
‚îÇ
‚îú‚îÄ‚îÄ apic/                           # APIC/IOAPIC (6,000+ lignes)
‚îÇ   ‚îú‚îÄ‚îÄ mod.rs
‚îÇ   ‚îú‚îÄ‚îÄ local_apic.rs               # Local APIC (xAPIC)
‚îÇ   ‚îú‚îÄ‚îÄ x2apic.rs                   # x2APIC mode
‚îÇ   ‚îú‚îÄ‚îÄ ioapic.rs                   # I/O APIC
‚îÇ   ‚îú‚îÄ‚îÄ msi.rs                      # MSI/MSI-X support
‚îÇ   ‚îú‚îÄ‚îÄ ipi.rs                      # Inter-Processor Interrupts
‚îÇ   ‚îî‚îÄ‚îÄ vectors.rs                  # Vector allocation
‚îÇ
‚îú‚îÄ‚îÄ paging/                         # MMU/Paging (10,000+ lignes)
‚îÇ   ‚îú‚îÄ‚îÄ mod.rs
‚îÇ   ‚îú‚îÄ‚îÄ level4.rs                   # 4-level paging
‚îÇ   ‚îú‚îÄ‚îÄ level5.rs                   # 5-level (LA57)
‚îÇ   ‚îú‚îÄ‚îÄ page_table.rs               # Page table abstraction
‚îÇ   ‚îú‚îÄ‚îÄ entries.rs                  # Page table entries
‚îÇ   ‚îú‚îÄ‚îÄ flags.rs                    # Page flags
‚îÇ   ‚îú‚îÄ‚îÄ tlb.rs                      # TLB management
‚îÇ   ‚îú‚îÄ‚îÄ huge_pages.rs               # 2MB/1GB pages
‚îÇ   ‚îú‚îÄ‚îÄ mapper.rs                   # Page mapper
‚îÇ   ‚îú‚îÄ‚îÄ walker.rs                   # Page table walker
‚îÇ   ‚îú‚îÄ‚îÄ frame_allocator.rs          # Frame allocation interface
‚îÇ   ‚îî‚îÄ‚îÄ kaslr.rs                    # KASLR integration
‚îÇ
‚îú‚îÄ‚îÄ timers/                         # Timing subsystem (4,000+ lignes)
‚îÇ   ‚îú‚îÄ‚îÄ mod.rs
‚îÇ   ‚îú‚îÄ‚îÄ tsc.rs                      # TSC (invariant)
‚îÇ   ‚îú‚îÄ‚îÄ hpet.rs                     # High Precision Event Timer
‚îÇ   ‚îú‚îÄ‚îÄ apic_timer.rs               # Local APIC timer
‚îÇ   ‚îú‚îÄ‚îÄ pit.rs                      # Legacy PIT (calibration)
‚îÇ   ‚îú‚îÄ‚îÄ calibration.rs              # Timer calibration
‚îÇ   ‚îî‚îÄ‚îÄ time_api.rs                 # Unified time API
‚îÇ
‚îú‚îÄ‚îÄ smp/                            # Multi-processor (5,000+ lignes)
‚îÇ   ‚îú‚îÄ‚îÄ mod.rs
‚îÇ   ‚îú‚îÄ‚îÄ ap_boot.rs                  # AP startup sequence
‚îÇ   ‚îú‚îÄ‚îÄ trampoline.rs               # Real-mode trampoline
‚îÇ   ‚îú‚îÄ‚îÄ per_cpu.rs                  # Per-CPU data
‚îÇ   ‚îú‚îÄ‚îÄ barriers.rs                 # Memory barriers
‚îÇ   ‚îú‚îÄ‚îÄ spinlock.rs                 # Spinlocks
‚îÇ   ‚îî‚îÄ‚îÄ topology.rs                 # CPU topology
‚îÇ
‚îú‚îÄ‚îÄ syscall/                        # System calls (2,000+ lignes)
‚îÇ   ‚îú‚îÄ‚îÄ mod.rs
‚îÇ   ‚îú‚îÄ‚îÄ entry.rs                    # SYSCALL/SYSRET
‚îÇ   ‚îú‚îÄ‚îÄ compat.rs                   # 32-bit compatibility
‚îÇ   ‚îî‚îÄ‚îÄ table.rs                    # Syscall table
‚îÇ
‚îú‚îÄ‚îÄ context/                        # Context switching (3,000+ lignes)
‚îÇ   ‚îú‚îÄ‚îÄ mod.rs
‚îÇ   ‚îú‚îÄ‚îÄ switch.rs                   # Context switch
‚îÇ   ‚îú‚îÄ‚îÄ state.rs                    # CPU state
‚îÇ   ‚îú‚îÄ‚îÄ fpu_context.rs              # FPU/SIMD state
‚îÇ   ‚îî‚îÄ‚îÄ extended.rs                 # Extended state (XSAVE)
‚îÇ
‚îú‚îÄ‚îÄ debug/                          # Debug facilities (2,000+ lignes)
‚îÇ   ‚îú‚îÄ‚îÄ mod.rs
‚îÇ   ‚îú‚îÄ‚îÄ breakpoints.rs              # Hardware breakpoints (DR0-DR7)
‚îÇ   ‚îú‚îÄ‚îÄ trace.rs                    # Tracing support
‚îÇ   ‚îî‚îÄ‚îÄ dump.rs                     # State dumping
‚îÇ
‚îú‚îÄ‚îÄ asm/                            # Assembly code (2,000+ lignes)
‚îÇ   ‚îú‚îÄ‚îÄ boot.S                      # Boot code
‚îÇ   ‚îú‚îÄ‚îÄ entry.S                     # Entry points
‚îÇ   ‚îú‚îÄ‚îÄ switch.S                    # Context switch
‚îÇ   ‚îú‚îÄ‚îÄ trampoline.S                # SMP trampoline
‚îÇ   ‚îî‚îÄ‚îÄ handlers.S                  # Interrupt stubs
‚îÇ
‚îî‚îÄ‚îÄ tests/                          # Tests unitaires
    ‚îú‚îÄ‚îÄ mod.rs
    ‚îú‚îÄ‚îÄ cpuid_tests.rs
    ‚îú‚îÄ‚îÄ msr_tests.rs
    ‚îú‚îÄ‚îÄ paging_tests.rs
    ‚îî‚îÄ‚îÄ apic_tests.rs
```

**Estimation totale: 50,000+ lignes de Rust pur pour le HAL x86_64**

---

## üèóÔ∏è Architecture D√©taill√©e

### 1. Core CPU Framework

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                           CPU CORE FRAMEWORK                             ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                          ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê ‚îÇ
‚îÇ  ‚îÇ   CPUID      ‚îÇ  ‚îÇ    MSRs      ‚îÇ  ‚îÇ  Control     ‚îÇ  ‚îÇ   Features   ‚îÇ ‚îÇ
‚îÇ  ‚îÇ  Enumeration ‚îÇ  ‚îÇ  Framework   ‚îÇ  ‚îÇ  Registers   ‚îÇ  ‚îÇ  Detection   ‚îÇ ‚îÇ
‚îÇ  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§ ‚îÇ
‚îÇ  ‚îÇ ‚Ä¢ Vendor ID  ‚îÇ  ‚îÇ ‚Ä¢ EFER       ‚îÇ  ‚îÇ ‚Ä¢ CR0        ‚îÇ  ‚îÇ ‚Ä¢ SSE        ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚Ä¢ Family     ‚îÇ  ‚îÇ ‚Ä¢ STAR       ‚îÇ  ‚îÇ ‚Ä¢ CR2        ‚îÇ  ‚îÇ ‚Ä¢ AVX        ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚Ä¢ Model      ‚îÇ  ‚îÇ ‚Ä¢ LSTAR      ‚îÇ  ‚îÇ ‚Ä¢ CR3        ‚îÇ  ‚îÇ ‚Ä¢ AVX-512    ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚Ä¢ Stepping   ‚îÇ  ‚îÇ ‚Ä¢ CSTAR      ‚îÇ  ‚îÇ ‚Ä¢ CR4        ‚îÇ  ‚îÇ ‚Ä¢ RDRAND     ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚Ä¢ Cache      ‚îÇ  ‚îÇ ‚Ä¢ SFMASK     ‚îÇ  ‚îÇ ‚Ä¢ XCR0       ‚îÇ  ‚îÇ ‚Ä¢ RDSEED     ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚Ä¢ Features   ‚îÇ  ‚îÇ ‚Ä¢ FS_BASE    ‚îÇ  ‚îÇ ‚Ä¢ CR8        ‚îÇ  ‚îÇ ‚Ä¢ SMAP       ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚Ä¢ Topology   ‚îÇ  ‚îÇ ‚Ä¢ GS_BASE    ‚îÇ  ‚îÇ              ‚îÇ  ‚îÇ ‚Ä¢ SMEP       ‚îÇ ‚îÇ
‚îÇ  ‚îÇ              ‚îÇ  ‚îÇ ‚Ä¢ KERNEL_GS  ‚îÇ  ‚îÇ              ‚îÇ  ‚îÇ ‚Ä¢ UMIP       ‚îÇ ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îÇ
‚îÇ                                                                          ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

#### MSR Framework

```rust
/// MSR namespace with type-safe accessors
pub mod msr {
    // Extended Feature Enable Register
    pub const IA32_EFER: u32 = 0xC000_0080;
    pub const IA32_STAR: u32 = 0xC000_0081;
    pub const IA32_LSTAR: u32 = 0xC000_0082;
    pub const IA32_CSTAR: u32 = 0xC000_0083;
    pub const IA32_SFMASK: u32 = 0xC000_0084;
    pub const IA32_FS_BASE: u32 = 0xC000_0100;
    pub const IA32_GS_BASE: u32 = 0xC000_0101;
    pub const IA32_KERNEL_GS_BASE: u32 = 0xC000_0102;
    pub const IA32_TSC_AUX: u32 = 0xC000_0103;

    // APIC
    pub const IA32_APIC_BASE: u32 = 0x1B;
    pub const IA32_X2APIC_APICID: u32 = 0x802;

    // Time
    pub const IA32_TSC: u32 = 0x10;
    pub const IA32_TSC_ADJUST: u32 = 0x3B;

    // MTRR
    pub const IA32_MTRR_CAP: u32 = 0xFE;
    pub const IA32_MTRR_DEF_TYPE: u32 = 0x2FF;

    // PAT
    pub const IA32_PAT: u32 = 0x277;

    // Power
    pub const IA32_MISC_ENABLE: u32 = 0x1A0;
    pub const IA32_PERF_CTL: u32 = 0x199;
}
```

### 2. Segmentation Framework

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                        SEGMENTATION FRAMEWORK                            ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                          ‚îÇ
‚îÇ  GDT Layout (Per-CPU for SMP):                                          ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê   ‚îÇ
‚îÇ  ‚îÇ Index  ‚îÇ Segment                                                  ‚îÇ   ‚îÇ
‚îÇ  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§   ‚îÇ
‚îÇ  ‚îÇ 0x00   ‚îÇ Null Descriptor (required)                              ‚îÇ   ‚îÇ
‚îÇ  ‚îÇ 0x08   ‚îÇ Kernel Code 64-bit (CS)                                 ‚îÇ   ‚îÇ
‚îÇ  ‚îÇ 0x10   ‚îÇ Kernel Data (DS, SS, ES, FS, GS)                        ‚îÇ   ‚îÇ
‚îÇ  ‚îÇ 0x18   ‚îÇ User Data 64-bit (for SYSRET order)                     ‚îÇ   ‚îÇ
‚îÇ  ‚îÇ 0x20   ‚îÇ User Code 64-bit                                        ‚îÇ   ‚îÇ
‚îÇ  ‚îÇ 0x28   ‚îÇ User Code 32-bit (compat mode)                          ‚îÇ   ‚îÇ
‚îÇ  ‚îÇ 0x30   ‚îÇ TSS Low (16 bytes total)                                ‚îÇ   ‚îÇ
‚îÇ  ‚îÇ 0x38   ‚îÇ TSS High                                                ‚îÇ   ‚îÇ
‚îÇ  ‚îÇ 0x40+  ‚îÇ Per-CPU extended segments                               ‚îÇ   ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò   ‚îÇ
‚îÇ                                                                          ‚îÇ
‚îÇ  TSS Per-CPU (104 bytes each):                                          ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê‚îÇ
‚îÇ  ‚îÇ RSP0: Kernel stack for ring 0                                       ‚îÇ‚îÇ
‚îÇ  ‚îÇ RSP1: (unused in modern OS)                                         ‚îÇ‚îÇ
‚îÇ  ‚îÇ RSP2: (unused in modern OS)                                         ‚îÇ‚îÇ
‚îÇ  ‚îÇ IST1: Double Fault stack (16KB)                                     ‚îÇ‚îÇ
‚îÇ  ‚îÇ IST2: Page Fault stack (16KB)                                       ‚îÇ‚îÇ
‚îÇ  ‚îÇ IST3: NMI stack (8KB)                                               ‚îÇ‚îÇ
‚îÇ  ‚îÇ IST4: Machine Check stack (8KB)                                     ‚îÇ‚îÇ
‚îÇ  ‚îÇ IST5: Debug stack (8KB)                                             ‚îÇ‚îÇ
‚îÇ  ‚îÇ IST6: Breakpoint stack (8KB)                                        ‚îÇ‚îÇ
‚îÇ  ‚îÇ IST7: General exception stack (8KB)                                 ‚îÇ‚îÇ
‚îÇ  ‚îÇ IOPB: I/O Permission Bitmap offset                                  ‚îÇ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### 3. Interrupt Framework

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                        INTERRUPT FRAMEWORK                               ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                          ‚îÇ
‚îÇ  Vector Allocation (256 vectors):                                        ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ
‚îÇ  ‚îÇ 0x00-0x1F  ‚îÇ CPU Exceptions (reserved by Intel)                    ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x00: #DE Divide Error                                ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x01: #DB Debug                                       ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x02: NMI                                             ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x03: #BP Breakpoint                                  ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x04: #OF Overflow                                    ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x05: #BR Bound Range                                 ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x06: #UD Invalid Opcode                              ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x07: #NM Device Not Available                        ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x08: #DF Double Fault (IST1)                         ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x09: (legacy) Coprocessor Segment                    ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x0A: #TS Invalid TSS                                 ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x0B: #NP Segment Not Present                         ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x0C: #SS Stack Fault                                 ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x0D: #GP General Protection                          ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x0E: #PF Page Fault (IST2)                           ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x10: #MF x87 FP Exception                            ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x11: #AC Alignment Check                             ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x12: #MC Machine Check (IST3)                        ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x13: #XM SIMD Exception                              ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x14: #VE Virtualization                              ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x15: #CP Control Protection                          ‚îÇ  ‚îÇ
‚îÇ  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îÇ
‚îÇ  ‚îÇ 0x20-0x2F  ‚îÇ Legacy PIC IRQs (remapped)                            ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x20: Timer (IRQ0)                                    ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x21: Keyboard (IRQ1)                                 ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x22: Cascade (IRQ2)                                  ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0x23-0x2F: Other IRQs                                 ‚îÇ  ‚îÇ
‚îÇ  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îÇ
‚îÇ  ‚îÇ 0x30-0x7F  ‚îÇ IOAPIC IRQs (80 vectors)                              ‚îÇ  ‚îÇ
‚îÇ  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îÇ
‚îÇ  ‚îÇ 0x80       ‚îÇ Syscall (legacy int 0x80)                             ‚îÇ  ‚îÇ
‚îÇ  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îÇ
‚îÇ  ‚îÇ 0x81-0xEF  ‚îÇ MSI/MSI-X vectors (111 vectors)                       ‚îÇ  ‚îÇ
‚îÇ  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îÇ
‚îÇ  ‚îÇ 0xF0-0xFD  ‚îÇ IPI vectors                                           ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0xF0: Reschedule IPI                                  ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0xF1: TLB Shootdown IPI                               ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0xF2: Call Function IPI                               ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ            ‚îÇ 0xF3: Call Function Single IPI                        ‚îÇ  ‚îÇ
‚îÇ  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îÇ
‚îÇ  ‚îÇ 0xFE       ‚îÇ APIC Error                                            ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ 0xFF       ‚îÇ Spurious Interrupt                                    ‚îÇ  ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ
‚îÇ                                                                          ‚îÇ
‚îÇ  Handler Generation (Macro-based):                                       ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê‚îÇ
‚îÇ  ‚îÇ exception_handler!(divide_error, 0x00, false, |frame| {...})        ‚îÇ‚îÇ
‚îÇ  ‚îÇ exception_handler!(page_fault, 0x0E, true, |frame, code| {...})     ‚îÇ‚îÇ
‚îÇ  ‚îÇ irq_handler!(timer, 0x20, |frame| {...})                            ‚îÇ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### 4. Paging Framework

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                           PAGING FRAMEWORK                               ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                          ‚îÇ
‚îÇ  4-Level Paging (Standard):                                             ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê ‚îÇ
‚îÇ  ‚îÇ Virtual Address (48-bit):                                          ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ Sign ‚îÇ PML4  ‚îÇ PDPT  ‚îÇ  PD   ‚îÇ  PT   ‚îÇ       Offset           ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ Ext  ‚îÇ [9]   ‚îÇ [9]   ‚îÇ [9]   ‚îÇ [9]   ‚îÇ        [12]            ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ63-48 ‚îÇ47-39  ‚îÇ38-30  ‚îÇ29-21  ‚îÇ20-12  ‚îÇ        11-0            ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ                                                                     ‚îÇ ‚îÇ
‚îÇ  ‚îÇ Page Sizes: 4KB (PT), 2MB (PD), 1GB (PDPT)                         ‚îÇ ‚îÇ
‚îÇ  ‚îÇ Virtual Space: 256 TiB (48-bit canonical)                          ‚îÇ ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îÇ
‚îÇ                                                                          ‚îÇ
‚îÇ  5-Level Paging (LA57):                                                 ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê ‚îÇ
‚îÇ  ‚îÇ Virtual Address (57-bit):                                          ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ Sign ‚îÇ PML5  ‚îÇ PML4  ‚îÇ PDPT  ‚îÇ  PD   ‚îÇ  PT   ‚îÇ    Offset      ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ Ext  ‚îÇ [9]   ‚îÇ [9]   ‚îÇ [9]   ‚îÇ [9]   ‚îÇ [9]   ‚îÇ     [12]       ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ63-57 ‚îÇ56-48  ‚îÇ47-39  ‚îÇ38-30  ‚îÇ29-21  ‚îÇ20-12  ‚îÇ     11-0       ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ                                                                     ‚îÇ ‚îÇ
‚îÇ  ‚îÇ Virtual Space: 128 PiB (57-bit canonical)                          ‚îÇ ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îÇ
‚îÇ                                                                          ‚îÇ
‚îÇ  Page Table Entry Flags:                                                ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê ‚îÇ
‚îÇ  ‚îÇ Bit ‚îÇ Flag                                                         ‚îÇ ‚îÇ
‚îÇ  ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§ ‚îÇ
‚îÇ  ‚îÇ  0  ‚îÇ Present (P)                                                  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ  1  ‚îÇ Read/Write (R/W)                                             ‚îÇ ‚îÇ
‚îÇ  ‚îÇ  2  ‚îÇ User/Supervisor (U/S)                                        ‚îÇ ‚îÇ
‚îÇ  ‚îÇ  3  ‚îÇ Page-level Write-Through (PWT)                               ‚îÇ ‚îÇ
‚îÇ  ‚îÇ  4  ‚îÇ Page-level Cache Disable (PCD)                               ‚îÇ ‚îÇ
‚îÇ  ‚îÇ  5  ‚îÇ Accessed (A)                                                 ‚îÇ ‚îÇ
‚îÇ  ‚îÇ  6  ‚îÇ Dirty (D) - leaf only                                        ‚îÇ ‚îÇ
‚îÇ  ‚îÇ  7  ‚îÇ Page Size (PS) or PAT (leaf)                                 ‚îÇ ‚îÇ
‚îÇ  ‚îÇ  8  ‚îÇ Global (G) - leaf only                                       ‚îÇ ‚îÇ
‚îÇ  ‚îÇ 9-11‚îÇ Available for OS                                             ‚îÇ ‚îÇ
‚îÇ  ‚îÇ 12+ ‚îÇ Physical Address (aligned to page size)                      ‚îÇ ‚îÇ
‚îÇ  ‚îÇ 52-58‚îÇ Available for OS (Protection Key in some modes)             ‚îÇ ‚îÇ
‚îÇ  ‚îÇ 59-62‚îÇ Available for OS                                            ‚îÇ ‚îÇ
‚îÇ  ‚îÇ 63  ‚îÇ Execute Disable (XD/NX)                                      ‚îÇ ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### 5. APIC Framework

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                            APIC FRAMEWORK                                ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                          ‚îÇ
‚îÇ  Local APIC (Per-CPU):                                                  ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê ‚îÇ
‚îÇ  ‚îÇ Base Address: IA32_APIC_BASE MSR (usually 0xFEE00000)              ‚îÇ ‚îÇ
‚îÇ  ‚îÇ                                                                     ‚îÇ ‚îÇ
‚îÇ  ‚îÇ Registers:                                                          ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ Offset   ‚îÇ Register                                            ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x020    ‚îÇ Local APIC ID                                       ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x030    ‚îÇ Local APIC Version                                  ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x080    ‚îÇ Task Priority Register (TPR)                        ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x090    ‚îÇ Arbitration Priority Register (APR)                 ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x0A0    ‚îÇ Processor Priority Register (PPR)                   ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x0B0    ‚îÇ EOI Register                                        ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x0D0    ‚îÇ Logical Destination Register (LDR)                  ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x0E0    ‚îÇ Destination Format Register (DFR)                   ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x0F0    ‚îÇ Spurious Interrupt Vector Register                  ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x100-170‚îÇ In-Service Registers (ISR)                          ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x180-1F0‚îÇ Trigger Mode Registers (TMR)                        ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x200-270‚îÇ Interrupt Request Registers (IRR)                   ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x280    ‚îÇ Error Status Register (ESR)                         ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x300    ‚îÇ Interrupt Command Register Low (ICR)                ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x310    ‚îÇ Interrupt Command Register High                     ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x320    ‚îÇ LVT Timer                                           ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x330    ‚îÇ LVT Thermal Sensor                                  ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x340    ‚îÇ LVT Performance Counter                             ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x350    ‚îÇ LVT LINT0                                           ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x360    ‚îÇ LVT LINT1                                           ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x370    ‚îÇ LVT Error                                           ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x380    ‚îÇ Initial Count Register                              ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x390    ‚îÇ Current Count Register                              ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x3E0    ‚îÇ Divide Configuration Register                       ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îÇ
‚îÇ                                                                          ‚îÇ
‚îÇ  I/O APIC:                                                              ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê ‚îÇ
‚îÇ  ‚îÇ Base Address: Usually 0xFEC00000 (from MADT)                       ‚îÇ ‚îÇ
‚îÇ  ‚îÇ                                                                     ‚îÇ ‚îÇ
‚îÇ  ‚îÇ Registers (indirect access via IOREGSEL/IOWIN):                    ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ Index    ‚îÇ Register                                            ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x00     ‚îÇ IOAPIC ID                                           ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x01     ‚îÇ IOAPIC Version (includes max redirection entries)   ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x02     ‚îÇ IOAPIC Arbitration ID                               ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x10+2n  ‚îÇ Redirection Entry n (64-bit, low)                   ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îÇ 0x11+2n  ‚îÇ Redirection Entry n (64-bit, high)                  ‚îÇ  ‚îÇ ‚îÇ
‚îÇ  ‚îÇ ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### 6. Timer Framework

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                            TIMER FRAMEWORK                               ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                          ‚îÇ
‚îÇ  Timer Sources (par ordre de priorit√©):                                 ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê‚îÇ
‚îÇ  ‚îÇ                                                                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ  1. TSC (Time Stamp Counter)                                        ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îú‚îÄ‚îÄ Invariant TSC (pr√©f√©r√©)                                     ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îú‚îÄ‚îÄ Nonstop TSC (C-states)                                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îú‚îÄ‚îÄ RDTSCP (processor ID)                                       ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îî‚îÄ‚îÄ Calibration via CPUID.15H ou PIT/HPET                       ‚îÇ‚îÇ
‚îÇ  ‚îÇ                                                                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ  2. HPET (High Precision Event Timer)                               ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îú‚îÄ‚îÄ 10 MHz+ (100ns resolution)                                  ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îú‚îÄ‚îÄ Up to 32 comparators                                        ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îî‚îÄ‚îÄ ACPI table: HPET                                            ‚îÇ‚îÇ
‚îÇ  ‚îÇ                                                                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ  3. APIC Timer                                                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îú‚îÄ‚îÄ One-shot mode                                               ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îú‚îÄ‚îÄ Periodic mode                                               ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îú‚îÄ‚îÄ TSC-deadline mode (modern CPUs)                             ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îî‚îÄ‚îÄ Per-CPU (no contention)                                     ‚îÇ‚îÇ
‚îÇ  ‚îÇ                                                                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ  4. PIT (Legacy - calibration only)                                 ‚îÇ‚îÇ
‚îÇ  ‚îÇ     ‚îî‚îÄ‚îÄ 1.193182 MHz (fixed frequency)                              ‚îÇ‚îÇ
‚îÇ  ‚îÇ                                                                      ‚îÇ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò‚îÇ
‚îÇ                                                                          ‚îÇ
‚îÇ  Calibration Sequence:                                                  ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê‚îÇ
‚îÇ  ‚îÇ  1. Try CPUID.15H (native TSC frequency)                            ‚îÇ‚îÇ
‚îÇ  ‚îÇ  2. Try CPUID.16H (processor base frequency)                        ‚îÇ‚îÇ
‚îÇ  ‚îÇ  3. Try MSR_PLATFORM_INFO (on Intel)                                ‚îÇ‚îÇ
‚îÇ  ‚îÇ  4. Calibrate using HPET (if available)                             ‚îÇ‚îÇ
‚îÇ  ‚îÇ  5. Calibrate using PIT (fallback)                                  ‚îÇ‚îÇ
‚îÇ  ‚îÇ  6. Cross-validate TSC vs APIC timer                                ‚îÇ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò‚îÇ
‚îÇ                                                                          ‚îÇ
‚îÇ  Unified Time API:                                                      ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê‚îÇ
‚îÇ  ‚îÇ  time::now_ns() -> u64           // Nanoseconds since boot          ‚îÇ‚îÇ
‚îÇ  ‚îÇ  time::now_tsc() -> u64          // Raw TSC value                   ‚îÇ‚îÇ
‚îÇ  ‚îÇ  time::tsc_to_ns(tsc) -> u64     // Convert TSC to ns               ‚îÇ‚îÇ
‚îÇ  ‚îÇ  time::delay_ns(ns)              // Busy-wait delay                 ‚îÇ‚îÇ
‚îÇ  ‚îÇ  time::set_timer(ns, callback)   // One-shot timer                  ‚îÇ‚îÇ
‚îÇ  ‚îÇ  time::set_periodic(ns, callback)// Periodic timer                  ‚îÇ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### 7. SMP Framework

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                             SMP FRAMEWORK                                ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                          ‚îÇ
‚îÇ  AP Boot Sequence:                                                      ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê‚îÇ
‚îÇ  ‚îÇ                                                                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ  BSP (Bootstrap Processor):                                         ‚îÇ‚îÇ
‚îÇ  ‚îÇ  1. Parse MADT for AP APIC IDs                                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ  2. Allocate AP stacks (per-CPU)                                    ‚îÇ‚îÇ
‚îÇ  ‚îÇ  3. Copy trampoline to 0x8000 (real mode address)                   ‚îÇ‚îÇ
‚îÇ  ‚îÇ  4. For each AP:                                                    ‚îÇ‚îÇ
‚îÇ  ‚îÇ     a. Send INIT IPI                                                ‚îÇ‚îÇ
‚îÇ  ‚îÇ     b. Wait 10ms                                                    ‚îÇ‚îÇ
‚îÇ  ‚îÇ     c. Send SIPI (Startup IPI) to 0x8000                            ‚îÇ‚îÇ
‚îÇ  ‚îÇ     d. Wait for AP to signal ready                                  ‚îÇ‚îÇ
‚îÇ  ‚îÇ                                                                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ  AP (Application Processor):                                        ‚îÇ‚îÇ
‚îÇ  ‚îÇ  1. Start in real mode at trampoline                                ‚îÇ‚îÇ
‚îÇ  ‚îÇ  2. Switch to protected mode                                        ‚îÇ‚îÇ
‚îÇ  ‚îÇ  3. Switch to long mode                                             ‚îÇ‚îÇ
‚îÇ  ‚îÇ  4. Load per-CPU GDT/IDT                                            ‚îÇ‚îÇ
‚îÇ  ‚îÇ  5. Initialize local APIC                                           ‚îÇ‚îÇ
‚îÇ  ‚îÇ  6. Signal ready to BSP                                             ‚îÇ‚îÇ
‚îÇ  ‚îÇ  7. Wait for work                                                   ‚îÇ‚îÇ
‚îÇ  ‚îÇ                                                                      ‚îÇ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò‚îÇ
‚îÇ                                                                          ‚îÇ
‚îÇ  Per-CPU Data:                                                          ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê‚îÇ
‚îÇ  ‚îÇ  #[repr(C)]                                                         ‚îÇ‚îÇ
‚îÇ  ‚îÇ  pub struct PerCpuData {                                            ‚îÇ‚îÇ
‚îÇ  ‚îÇ      // Self-pointer for fast access                                ‚îÇ‚îÇ
‚îÇ  ‚îÇ      self_ptr: *const PerCpuData,                                   ‚îÇ‚îÇ
‚îÇ  ‚îÇ      // CPU identification                                          ‚îÇ‚îÇ
‚îÇ  ‚îÇ      cpu_id: u32,                                                   ‚îÇ‚îÇ
‚îÇ  ‚îÇ      apic_id: u32,                                                  ‚îÇ‚îÇ
‚îÇ  ‚îÇ      // Current execution context                                   ‚îÇ‚îÇ
‚îÇ  ‚îÇ      current_task: *mut Task,                                       ‚îÇ‚îÇ
‚îÇ  ‚îÇ      kernel_stack: u64,                                             ‚îÇ‚îÇ
‚îÇ  ‚îÇ      user_stack: u64,                                               ‚îÇ‚îÇ
‚îÇ  ‚îÇ      // TSS for this CPU                                            ‚îÇ‚îÇ
‚îÇ  ‚îÇ      tss: *mut TaskStateSegment,                                    ‚îÇ‚îÇ
‚îÇ  ‚îÇ      // Local APIC                                                  ‚îÇ‚îÇ
‚îÇ  ‚îÇ      apic_base: u64,                                                ‚îÇ‚îÇ
‚îÇ  ‚îÇ      // Scheduler state                                             ‚îÇ‚îÇ
‚îÇ  ‚îÇ      scheduler: *mut Scheduler,                                     ‚îÇ‚îÇ
‚îÇ  ‚îÇ      // Statistics                                                  ‚îÇ‚îÇ
‚îÇ  ‚îÇ      irq_count: u64,                                                ‚îÇ‚îÇ
‚îÇ  ‚îÇ      context_switches: u64,                                         ‚îÇ‚îÇ
‚îÇ  ‚îÇ      // Scratch space                                               ‚îÇ‚îÇ
‚îÇ  ‚îÇ      scratch: [u64; 16],                                            ‚îÇ‚îÇ
‚îÇ  ‚îÇ  }                                                                  ‚îÇ‚îÇ
‚îÇ  ‚îÇ                                                                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ  // Access via GS segment (KERNEL_GS_BASE MSR)                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ  pub fn current_cpu() -> &'static PerCpuData {                      ‚îÇ‚îÇ
‚îÇ  ‚îÇ      unsafe { &*read_gs_offset::<*const PerCpuData>(0) }            ‚îÇ‚îÇ
‚îÇ  ‚îÇ  }                                                                  ‚îÇ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò‚îÇ
‚îÇ                                                                          ‚îÇ
‚îÇ  IPI Types:                                                             ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê‚îÇ
‚îÇ  ‚îÇ  ‚Ä¢ RESCHEDULE: Notify CPU to reschedule                             ‚îÇ‚îÇ
‚îÇ  ‚îÇ  ‚Ä¢ TLB_SHOOTDOWN: Invalidate TLB entries                            ‚îÇ‚îÇ
‚îÇ  ‚îÇ  ‚Ä¢ CALL_FUNCTION: Execute function on remote CPU                    ‚îÇ‚îÇ
‚îÇ  ‚îÇ  ‚Ä¢ CALL_FUNCTION_SINGLE: Execute on specific CPU                    ‚îÇ‚îÇ
‚îÇ  ‚îÇ  ‚Ä¢ STOP: Stop CPU (for reboot/shutdown)                             ‚îÇ‚îÇ
‚îÇ  ‚îÇ  ‚Ä¢ NMI: Non-maskable interrupt (debugging)                          ‚îÇ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

## üîß Interfaces Cl√©s

### CPU Abstraction

```rust
/// CPU capabilities detected at runtime
pub struct CpuCapabilities {
    // Basic features
    pub sse: bool,
    pub sse2: bool,
    pub sse3: bool,
    pub ssse3: bool,
    pub sse4_1: bool,
    pub sse4_2: bool,
    pub avx: bool,
    pub avx2: bool,
    pub avx512f: bool,

    // Security features
    pub smep: bool,           // Supervisor Mode Execution Prevention
    pub smap: bool,           // Supervisor Mode Access Prevention
    pub umip: bool,           // User-Mode Instruction Prevention
    pub pku: bool,            // Protection Keys for Userspace

    // Virtualization
    pub vmx: bool,            // Intel VT-x
    pub svm: bool,            // AMD-V

    // Memory
    pub la57: bool,           // 5-level paging
    pub nx: bool,             // No-Execute
    pub pcid: bool,           // Process-Context Identifiers
    pub invpcid: bool,        // INVPCID instruction

    // APIC
    pub x2apic: bool,
    pub tsc_deadline: bool,

    // Time
    pub invariant_tsc: bool,
    pub tsc_adjust: bool,
    pub rdtscp: bool,

    // Random
    pub rdrand: bool,
    pub rdseed: bool,

    // Power
    pub monitor_mwait: bool,
}
```

### Page Table Abstraction

```rust
/// Page table interface (polymorphic over 4/5 level)
pub trait PageTable: Send + Sync {
    /// Map a virtual address to a physical address
    fn map(
        &mut self,
        virt: VirtAddr,
        phys: PhysAddr,
        size: PageSize,
        flags: PageFlags,
    ) -> Result<(), PagingError>;

    /// Unmap a virtual address
    fn unmap(&mut self, virt: VirtAddr, size: PageSize) -> Result<PhysAddr, PagingError>;

    /// Translate virtual to physical
    fn translate(&self, virt: VirtAddr) -> Option<PhysAddr>;

    /// Update flags for a mapping
    fn update_flags(&mut self, virt: VirtAddr, flags: PageFlags) -> Result<(), PagingError>;

    /// Flush TLB for an address
    fn flush(&self, virt: VirtAddr);

    /// Flush entire TLB
    fn flush_all(&self);

    /// Get the physical address of the root table
    fn root_phys(&self) -> PhysAddr;
}

/// Page sizes supported
pub enum PageSize {
    Kib4,    // 4 KiB
    Mib2,    // 2 MiB
    Gib1,    // 1 GiB
}

/// Page flags
bitflags! {
    pub struct PageFlags: u64 {
        const PRESENT = 1 << 0;
        const WRITABLE = 1 << 1;
        const USER = 1 << 2;
        const WRITE_THROUGH = 1 << 3;
        const NO_CACHE = 1 << 4;
        const ACCESSED = 1 << 5;
        const DIRTY = 1 << 6;
        const HUGE = 1 << 7;
        const GLOBAL = 1 << 8;
        const NO_EXECUTE = 1 << 63;

        // Common combinations
        const KERNEL_RO = Self::PRESENT.bits();
        const KERNEL_RW = Self::PRESENT.bits() | Self::WRITABLE.bits();
        const KERNEL_CODE = Self::PRESENT.bits();
        const KERNEL_DATA = Self::PRESENT.bits() | Self::WRITABLE.bits() | Self::NO_EXECUTE.bits();
        const USER_RO = Self::PRESENT.bits() | Self::USER.bits();
        const USER_RW = Self::PRESENT.bits() | Self::USER.bits() | Self::WRITABLE.bits();
        const USER_CODE = Self::PRESENT.bits() | Self::USER.bits();
        const USER_DATA = Self::PRESENT.bits() | Self::USER.bits() | Self::WRITABLE.bits() | Self::NO_EXECUTE.bits();
    }
}
```

### APIC Abstraction

```rust
/// Local APIC interface
pub trait LocalApic: Send + Sync {
    /// Get APIC ID
    fn id(&self) -> u32;

    /// Get APIC version
    fn version(&self) -> u32;

    /// Enable the local APIC
    fn enable(&mut self);

    /// Send End Of Interrupt
    fn eoi(&self);

    /// Set spurious interrupt vector
    fn set_spurious_vector(&mut self, vector: u8);

    /// Configure timer
    fn set_timer(&mut self, config: TimerConfig);

    /// Start timer in one-shot mode
    fn timer_oneshot(&mut self, ticks: u32);

    /// Start timer in periodic mode
    fn timer_periodic(&mut self, ticks: u32);

    /// Stop timer
    fn timer_stop(&mut self);

    /// Send IPI to another CPU
    fn send_ipi(&self, dest: IpiDestination, vector: u8);

    /// Send INIT IPI
    fn send_init(&self, dest: IpiDestination);

    /// Send SIPI (Startup IPI)
    fn send_sipi(&self, dest: IpiDestination, vector: u8);
}

/// IOAPIC interface
pub trait IoApic: Send + Sync {
    /// Get IOAPIC ID
    fn id(&self) -> u8;

    /// Get maximum redirection entry
    fn max_entry(&self) -> u8;

    /// Configure a redirection entry
    fn set_entry(&mut self, index: u8, entry: RedirectionEntry);

    /// Get a redirection entry
    fn get_entry(&self, index: u8) -> RedirectionEntry;

    /// Mask an IRQ
    fn mask(&mut self, irq: u8);

    /// Unmask an IRQ
    fn unmask(&mut self, irq: u8);
}
```

---

## üìä Metrics & Objectifs

| Composant | Lignes Estim√©es | Complexit√© | Priorit√© |
|-----------|-----------------|------------|----------|
| Core CPU | 5,000 | Haute | P0 |
| Segmentation | 3,000 | Moyenne | P0 |
| Interrupts | 8,000 | Tr√®s haute | P0 |
| APIC | 6,000 | Haute | P1 |
| Paging | 10,000 | Tr√®s haute | P0 |
| Timers | 4,000 | Haute | P1 |
| SMP | 5,000 | Tr√®s haute | P1 |
| Syscall | 2,000 | Moyenne | P1 |
| Context | 3,000 | Haute | P0 |
| Debug | 2,000 | Moyenne | P2 |
| ASM | 2,000 | Haute | P0 |
| **Total** | **50,000+** | - | - |

---

## üõ£Ô∏è Roadmap d'Impl√©mentation

### Phase 1: Core Foundation (Semaine 1-2)
- [ ] R√©organiser la structure des dossiers
- [ ] Impl√©menter le MSR framework complet
- [ ] CPUID enumeration avanc√©e
- [ ] Control registers abstraction

### Phase 2: Segmentation & Interrupts (Semaine 3-4)
- [ ] GDT per-CPU avec multi-TSS
- [ ] IDT framework avec g√©n√©ration automatique
- [ ] IST complet
- [ ] Exception handlers

### Phase 3: Paging (Semaine 5-6)
- [ ] 4-level paging complet
- [ ] 5-level paging (LA57)
- [ ] Page mapper/walker
- [ ] TLB management
- [ ] Huge pages

### Phase 4: APIC & Timers (Semaine 7-8)
- [ ] Local APIC (xAPIC + x2APIC)
- [ ] IOAPIC
- [ ] TSC calibration
- [ ] HPET driver
- [ ] APIC timer

### Phase 5: SMP (Semaine 9-10)
- [ ] AP boot sequence
- [ ] Real-mode trampoline
- [ ] Per-CPU data
- [ ] IPI support

---

## üîí Consid√©rations de S√©curit√©

| Feature | Description | Status |
|---------|-------------|--------|
| SMEP | Prevent kernel exec of user pages | Planned |
| SMAP | Prevent kernel access to user pages | Planned |
| UMIP | Hide privileged info from userspace | Planned |
| KPTI | Kernel Page Table Isolation | Planned |
| KASLR | Kernel Address Randomization | ‚úÖ Done |
| NX | Non-executable memory | Planned |
| Stack Canaries | Stack overflow detection | Planned |

---

## üìö R√©f√©rences

- Intel¬Æ 64 and IA-32 Architectures Software Developer's Manual
- AMD64 Architecture Programmer's Manual
- ACPI Specification 6.5
- UEFI Specification 2.10
- OSDev Wiki

---

*Document g√©n√©r√© par l'√©quipe Architecture Helix OS*
