Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Thu Dec  9 22:33:20 2021
| Host         : DESKTOP-R7BDQNG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir_filter_wrapper_timing_summary_routed.rpt -pb fir_filter_wrapper_timing_summary_routed.pb -rpx fir_filter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filter_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.511        0.000                      0                 1769        0.041        0.000                      0                 1769        4.020        0.000                       0                   832  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.511        0.000                      0                 1571        0.041        0.000                      0                 1571        4.020        0.000                       0                   832  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.976        0.000                      0                  198        0.618        0.000                      0                  198  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 3.172ns (49.103%)  route 3.288ns (50.897%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.652     2.946    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/s00_axi_aclk
    SLICE_X35Y96         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/Q
                         net (fo=2, routed)           1.081     4.483    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi_data[2]
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.154     4.637 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11/O
                         net (fo=2, routed)           0.690     5.326    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.327     5.653 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14/O
                         net (fo=1, routed)           0.000     5.653    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.054 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.054    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.293 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.837     7.131    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10_n_5
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.331     7.462 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2/O
                         net (fo=2, routed)           0.679     8.141    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I3_O)        0.331     8.472 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6/O
                         net (fo=1, routed)           0.000     8.472    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.848 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.083    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.406 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.406    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]_i_1_n_6
    SLICE_X32Y100        FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.654    12.833    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y100        FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X32Y100        FDCE (Setup_fdce_C_D)        0.109    12.917    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 3.055ns (48.170%)  route 3.287ns (51.830%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.652     2.946    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/s00_axi_aclk
    SLICE_X35Y96         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/Q
                         net (fo=2, routed)           1.081     4.483    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi_data[2]
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.154     4.637 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11/O
                         net (fo=2, routed)           0.690     5.326    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.327     5.653 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14/O
                         net (fo=1, routed)           0.000     5.653    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.054 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.054    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.293 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.837     7.131    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10_n_5
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.331     7.462 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2/O
                         net (fo=2, routed)           0.679     8.141    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I3_O)        0.331     8.472 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6/O
                         net (fo=1, routed)           0.000     8.472    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.848 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.288 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.288    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1_n_6
    SLICE_X32Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.480    12.659    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[13]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y99         FDCE (Setup_fdce_C_D)        0.109    12.843    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 3.047ns (48.104%)  route 3.287ns (51.896%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.652     2.946    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/s00_axi_aclk
    SLICE_X35Y96         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/Q
                         net (fo=2, routed)           1.081     4.483    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi_data[2]
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.154     4.637 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11/O
                         net (fo=2, routed)           0.690     5.326    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.327     5.653 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14/O
                         net (fo=1, routed)           0.000     5.653    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.054 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.054    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.293 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.837     7.131    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10_n_5
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.331     7.462 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2/O
                         net (fo=2, routed)           0.679     8.141    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I3_O)        0.331     8.472 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6/O
                         net (fo=1, routed)           0.000     8.472    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.848 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.280 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.280    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1_n_4
    SLICE_X32Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.480    12.659    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y99         FDCE (Setup_fdce_C_D)        0.109    12.843    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 3.068ns (48.271%)  route 3.288ns (51.729%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.652     2.946    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/s00_axi_aclk
    SLICE_X35Y96         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/Q
                         net (fo=2, routed)           1.081     4.483    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi_data[2]
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.154     4.637 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11/O
                         net (fo=2, routed)           0.690     5.326    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.327     5.653 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14/O
                         net (fo=1, routed)           0.000     5.653    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.054 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.054    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.293 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.837     7.131    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10_n_5
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.331     7.462 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2/O
                         net (fo=2, routed)           0.679     8.141    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I3_O)        0.331     8.472 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6/O
                         net (fo=1, routed)           0.000     8.472    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.848 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.083    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.302 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.302    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]_i_1_n_7
    SLICE_X32Y100        FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.654    12.833    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y100        FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[16]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X32Y100        FDCE (Setup_fdce_C_D)        0.109    12.917    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[16]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.971ns (47.474%)  route 3.287ns (52.526%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.652     2.946    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/s00_axi_aclk
    SLICE_X35Y96         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/Q
                         net (fo=2, routed)           1.081     4.483    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi_data[2]
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.154     4.637 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11/O
                         net (fo=2, routed)           0.690     5.326    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.327     5.653 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14/O
                         net (fo=1, routed)           0.000     5.653    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.054 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.054    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.293 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.837     7.131    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10_n_5
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.331     7.462 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2/O
                         net (fo=2, routed)           0.679     8.141    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I3_O)        0.331     8.472 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6/O
                         net (fo=1, routed)           0.000     8.472    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.848 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.204 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.204    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1_n_5
    SLICE_X32Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.480    12.659    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[14]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y99         FDCE (Setup_fdce_C_D)        0.109    12.843    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[14]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 2.951ns (47.306%)  route 3.287ns (52.694%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.652     2.946    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/s00_axi_aclk
    SLICE_X35Y96         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/Q
                         net (fo=2, routed)           1.081     4.483    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi_data[2]
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.154     4.637 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11/O
                         net (fo=2, routed)           0.690     5.326    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.327     5.653 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14/O
                         net (fo=1, routed)           0.000     5.653    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.054 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.054    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.293 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.837     7.131    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10_n_5
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.331     7.462 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2/O
                         net (fo=2, routed)           0.679     8.141    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I3_O)        0.331     8.472 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6/O
                         net (fo=1, routed)           0.000     8.472    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.848 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.184 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.184    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1_n_7
    SLICE_X32Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.480    12.659    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[12]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y99         FDCE (Setup_fdce_C_D)        0.109    12.843    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 2.938ns (47.196%)  route 3.287ns (52.804%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.652     2.946    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/s00_axi_aclk
    SLICE_X35Y96         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/Q
                         net (fo=2, routed)           1.081     4.483    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi_data[2]
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.154     4.637 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11/O
                         net (fo=2, routed)           0.690     5.326    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.327     5.653 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14/O
                         net (fo=1, routed)           0.000     5.653    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.054 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.054    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.293 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.837     7.131    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10_n_5
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.331     7.462 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2/O
                         net (fo=2, routed)           0.679     8.141    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I3_O)        0.331     8.472 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6/O
                         net (fo=1, routed)           0.000     8.472    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.848 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.171 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.171    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1_n_6
    SLICE_X32Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.480    12.659    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[9]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y98         FDCE (Setup_fdce_C_D)        0.109    12.843    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 2.930ns (47.128%)  route 3.287ns (52.872%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.652     2.946    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/s00_axi_aclk
    SLICE_X35Y96         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/Q
                         net (fo=2, routed)           1.081     4.483    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi_data[2]
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.154     4.637 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11/O
                         net (fo=2, routed)           0.690     5.326    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.327     5.653 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14/O
                         net (fo=1, routed)           0.000     5.653    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.054 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.054    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.293 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.837     7.131    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10_n_5
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.331     7.462 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2/O
                         net (fo=2, routed)           0.679     8.141    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I3_O)        0.331     8.472 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6/O
                         net (fo=1, routed)           0.000     8.472    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.848 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.163 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.163    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1_n_4
    SLICE_X32Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.480    12.659    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y98         FDCE (Setup_fdce_C_D)        0.109    12.843    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 2.854ns (46.473%)  route 3.287ns (53.527%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.652     2.946    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/s00_axi_aclk
    SLICE_X35Y96         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/Q
                         net (fo=2, routed)           1.081     4.483    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi_data[2]
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.154     4.637 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11/O
                         net (fo=2, routed)           0.690     5.326    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.327     5.653 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14/O
                         net (fo=1, routed)           0.000     5.653    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.054 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.054    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.293 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.837     7.131    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10_n_5
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.331     7.462 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2/O
                         net (fo=2, routed)           0.679     8.141    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I3_O)        0.331     8.472 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6/O
                         net (fo=1, routed)           0.000     8.472    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.848 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.087 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.087    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1_n_5
    SLICE_X32Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.480    12.659    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[10]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y98         FDCE (Setup_fdce_C_D)        0.109    12.843    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 2.834ns (46.298%)  route 3.287ns (53.701%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.652     2.946    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/s00_axi_aclk
    SLICE_X35Y96         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi1/multi_data_reg[2]/Q
                         net (fo=2, routed)           1.081     4.483    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi_data[2]
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.154     4.637 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11/O
                         net (fo=2, routed)           0.690     5.326    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_11_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.327     5.653 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14/O
                         net (fo=1, routed)           0.000     5.653    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_14_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.054 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.054    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.293 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.837     7.131    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_10_n_5
    SLICE_X32Y97         LUT3 (Prop_lut3_I0_O)        0.331     7.462 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2/O
                         net (fo=2, routed)           0.679     8.141    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_2_n_0
    SLICE_X32Y97         LUT4 (Prop_lut4_I3_O)        0.331     8.472 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6/O
                         net (fo=1, routed)           0.000     8.472    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[7]_i_6_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.848 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[7]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.067 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.067    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[11]_i_1_n_7
    SLICE_X32Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.480    12.659    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[8]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y98         FDCE (Setup_fdce_C_D)        0.109    12.843    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[8]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  3.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/multi_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.369ns (70.568%)  route 0.154ns (29.432%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.559     0.895    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/s00_axi_aclk
    SLICE_X33Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/multi_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/multi_data_reg[11]/Q
                         net (fo=3, routed)           0.153     1.189    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2_n_0
    SLICE_X32Y99         LUT3 (Prop_lut3_I1_O)        0.048     1.237 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[15]_i_5/O
                         net (fo=1, routed)           0.000     1.237    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[15]_i_5_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.364 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.365    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.418 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.418    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]_i_1_n_7
    SLICE_X32Y100        FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.912     1.278    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y100        FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[16]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.134     1.377    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.577     0.913    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.110     1.164    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y97         SRLC32E                                      r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.845     1.211    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.112    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.885%)  route 0.186ns (53.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.656     0.992    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.186     1.342    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X26Y99         SRL16E                                       r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.844     1.210    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.019%)  route 0.185ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.656     0.992    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.185     1.341    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X26Y99         SRL16E                                       r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.844     1.210    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.575     0.911    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.056     1.107    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X30Y92         SRLC32E                                      r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.843     1.209    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/multi_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.405ns (72.463%)  route 0.154ns (27.537%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.559     0.895    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/s00_axi_aclk
    SLICE_X33Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/multi_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/multi_data_reg[11]/Q
                         net (fo=3, routed)           0.153     1.189    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2_n_0
    SLICE_X32Y99         LUT3 (Prop_lut3_I1_O)        0.048     1.237 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[15]_i_5/O
                         net (fo=1, routed)           0.000     1.237    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT[15]_i_5_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.364 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.365    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[15]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.454 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.454    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]_i_1_n_6
    SLICE_X32Y100        FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.912     1.278    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X32Y100        FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.134     1.377    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/FIR_OUT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_5_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.384ns (68.417%)  route 0.177ns (31.583%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.557     0.893    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X39Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_5_reg[5]/Q
                         net (fo=10, routed)          0.177     1.210    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[7]_3
    SLICE_X38Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.255 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data[15]_i_9/O
                         net (fo=1, routed)           0.000     1.255    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data[15]_i_9_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.400 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.401    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[15]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.454 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.454    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[16]_i_1_n_7
    SLICE_X38Y100        FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.911     1.277    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/s00_axi_aclk
    SLICE_X38Y100        FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDCE (Hold_fdce_C_D)         0.134     1.376    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.576     0.912    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.157     1.210    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X30Y94         SRLC32E                                      r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.844     1.210    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.605%)  route 0.175ns (55.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.575     0.911    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.175     1.227    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y91         SRLC32E                                      r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.842     1.208    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.906%)  route 0.158ns (49.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.577     0.913    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y99         FDRE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.158     1.235    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X26Y97         SRLC32E                                      r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.844     1.210    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y100   fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y91    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y100   fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y100   fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y100   fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y100   fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    fir_filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.642ns (20.628%)  route 2.470ns (79.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.845     3.139    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.679     4.336    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.460 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         1.791     6.251    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X37Y93         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.479    12.658    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X37Y93         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.642ns (20.628%)  route 2.470ns (79.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.845     3.139    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.679     4.336    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.460 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         1.791     6.251    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X37Y93         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.479    12.658    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X37Y93         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[1]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[1]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.642ns (20.628%)  route 2.470ns (79.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.845     3.139    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.679     4.336    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.460 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         1.791     6.251    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X37Y93         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.479    12.658    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X37Y93         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[2]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[2]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.642ns (20.628%)  route 2.470ns (79.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.845     3.139    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.679     4.336    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.460 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         1.791     6.251    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X37Y93         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.479    12.658    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X37Y93         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[3]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_3_reg[3]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.642ns (20.628%)  route 2.470ns (79.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.845     3.139    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.679     4.336    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.460 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         1.791     6.251    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X36Y93         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.479    12.658    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.642ns (20.628%)  route 2.470ns (79.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.845     3.139    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.679     4.336    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.460 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         1.791     6.251    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X36Y93         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.479    12.658    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[2]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[2]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.642ns (20.628%)  route 2.470ns (79.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.845     3.139    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.679     4.336    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.460 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         1.791     6.251    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X36Y93         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.479    12.658    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[3]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline3_reg[3]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline4_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.642ns (20.628%)  route 2.470ns (79.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.845     3.139    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.679     4.336    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.460 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         1.791     6.251    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X36Y93         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline4_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.479    12.658    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X36Y93         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline4_reg[3]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline4_reg[3]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.642ns (21.569%)  route 2.334ns (78.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.845     3.139    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.679     4.336    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.460 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         1.656     6.115    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X33Y95         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.479    12.658    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X33Y95         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline1_reg[7]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/multi_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.642ns (21.945%)  route 2.283ns (78.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.845     3.139    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.679     4.336    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.460 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         1.604     6.064    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/multi_data_reg[0]_0
    SLICE_X33Y96         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/multi_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         1.479    12.658    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/s00_axi_aclk
    SLICE_X33Y96         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/multi_data_reg[0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X33Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi2/multi_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                  6.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.541%)  route 0.523ns (71.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.639     0.975    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.237     1.376    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         0.286     1.707    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[0]_2
    SLICE_X38Y99         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.825     1.191    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/s00_axi_aclk
    SLICE_X38Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[12]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.541%)  route 0.523ns (71.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.639     0.975    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.237     1.376    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         0.286     1.707    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[0]_2
    SLICE_X38Y99         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.825     1.191    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/s00_axi_aclk
    SLICE_X38Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.541%)  route 0.523ns (71.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.639     0.975    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.237     1.376    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         0.286     1.707    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[0]_2
    SLICE_X38Y99         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.825     1.191    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/s00_axi_aclk
    SLICE_X38Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[14]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.541%)  route 0.523ns (71.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.639     0.975    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.237     1.376    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         0.286     1.707    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[0]_2
    SLICE_X38Y99         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.825     1.191    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/s00_axi_aclk
    SLICE_X38Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[15]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi5/multi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_1_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.803%)  route 0.543ns (72.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.639     0.975    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.237     1.376    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         0.306     1.727    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X36Y98         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.825     1.191    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X36Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_1_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline5_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.541%)  route 0.523ns (71.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.639     0.975    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.237     1.376    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         0.286     1.707    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X39Y99         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline5_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.825     1.191    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X39Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline5_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline5_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_5_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.541%)  route 0.523ns (71.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.639     0.975    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.237     1.376    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         0.286     1.707    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X39Y99         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_5_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.825     1.191    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X39Y99         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_5_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/tem_5_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline5_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.803%)  route 0.543ns (72.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.639     0.975    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.237     1.376    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         0.306     1.727    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X37Y98         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline5_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.825     1.191    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X37Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline5_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline5_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline7_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.803%)  route 0.543ns (72.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.639     0.975    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.237     1.376    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         0.306     1.727    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X37Y98         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline7_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.825     1.191    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X37Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline7_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline7_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline8_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.803%)  route 0.543ns (72.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.639     0.975    fir_filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  fir_filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.237     1.376    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/s00_axi_aresetn
    SLICE_X36Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/multi4/axi_awready_i_1/O
                         net (fo=336, routed)         0.306     1.727    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/SR[0]
    SLICE_X37Y98         FDCE                                         f  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline8_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fir_filter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fir_filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=832, routed)         0.825     1.191    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/s00_axi_aclk
    SLICE_X37Y98         FDCE                                         r  fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline8_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    fir_filter_i/fir_filter_0/inst/fir_filter_v1_0_S00_AXI_inst/FIR_top_instance_01/delay_pipeline8_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.663    





