-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

-- DATE "07/03/2019 18:13:57"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top IS
    PORT (
	rst : IN std_logic;
	clk : IN std_logic;
	rw : OUT std_logic;
	rs : OUT std_logic;
	en : OUT std_logic;
	data : OUT std_logic_vector(7 DOWNTO 0);
	key1 : IN std_logic;
	key2 : IN std_logic;
	key3 : IN std_logic;
	keyen : IN std_logic;
	led : OUT std_logic_vector(7 DOWNTO 0);
	beep : OUT std_logic;
	sys_rst_n : IN std_logic;
	dq : INOUT std_logic;
	sel : OUT std_logic_vector(5 DOWNTO 0);
	seg_led : OUT std_logic_vector(7 DOWNTO 0)
	);
END top;

-- Design Ports Information
-- rw	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rs	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- en	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[0]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[1]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[2]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[3]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[4]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[5]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[6]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[7]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[0]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[2]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[3]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[4]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[5]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[6]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led[7]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- beep	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel[0]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel[1]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel[2]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel[3]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel[4]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel[5]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_led[0]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_led[1]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_led[2]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_led[3]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_led[4]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_led[5]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_led[6]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_led[7]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dq	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sys_rst_n	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- keyen	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key3	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key2	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key1	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rw : std_logic;
SIGNAL ww_rs : std_logic;
SIGNAL ww_en : std_logic;
SIGNAL ww_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_key1 : std_logic;
SIGNAL ww_key2 : std_logic;
SIGNAL ww_key3 : std_logic;
SIGNAL ww_keyen : std_logic;
SIGNAL ww_led : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_beep : std_logic;
SIGNAL ww_sys_rst_n : std_logic;
SIGNAL ww_sel : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_seg_led : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|lcd_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|u_seg_led|dri_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|clk_1us~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1|count_led[23]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1|Add34~6_combout\ : std_logic;
SIGNAL \U1|Add34~8_combout\ : std_logic;
SIGNAL \U1|Add34~10_combout\ : std_logic;
SIGNAL \U1|Add34~12_combout\ : std_logic;
SIGNAL \U1|Add1~8_combout\ : std_logic;
SIGNAL \U1|Add1~18_combout\ : std_logic;
SIGNAL \U1|Add1~22_combout\ : std_logic;
SIGNAL \U1|Add1~38_combout\ : std_logic;
SIGNAL \U1|Add1~44_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Add23~0_combout\ : std_logic;
SIGNAL \U1|Add22~4_combout\ : std_logic;
SIGNAL \U1|Add23~6_combout\ : std_logic;
SIGNAL \U1|Add22~6_combout\ : std_logic;
SIGNAL \U1|Add29~8_combout\ : std_logic;
SIGNAL \U1|Add22~8_combout\ : std_logic;
SIGNAL \U1|Add23~10_combout\ : std_logic;
SIGNAL \U1|Add23~13\ : std_logic;
SIGNAL \U1|Add22~12_combout\ : std_logic;
SIGNAL \U1|Add23~14_combout\ : std_logic;
SIGNAL \U1|Add24~4_combout\ : std_logic;
SIGNAL \U1|Add24~6_combout\ : std_logic;
SIGNAL \U1|Add32~2_combout\ : std_logic;
SIGNAL \U1|Add32~4_combout\ : std_logic;
SIGNAL \U1|Add24~13_combout\ : std_logic;
SIGNAL \U1|Add25~10_combout\ : std_logic;
SIGNAL \U1|Add32~11\ : std_logic;
SIGNAL \U1|Add32~12_combout\ : std_logic;
SIGNAL \U1|Add32~13\ : std_logic;
SIGNAL \U1|Add32~14_combout\ : std_logic;
SIGNAL \U1|count_led[1]~23_combout\ : std_logic;
SIGNAL \U1|count_led[2]~25_combout\ : std_logic;
SIGNAL \U1|count_led[7]~35_combout\ : std_logic;
SIGNAL \U1|count_led[9]~39_combout\ : std_logic;
SIGNAL \U1|count_led[11]~43_combout\ : std_logic;
SIGNAL \U1|count_led[15]~51_combout\ : std_logic;
SIGNAL \U1|count_led[17]~55_combout\ : std_logic;
SIGNAL \U1|count_led[18]~57_combout\ : std_logic;
SIGNAL \U1|Add26~4_combout\ : std_logic;
SIGNAL \U1|Add27~0_combout\ : std_logic;
SIGNAL \U1|Add27~12_combout\ : std_logic;
SIGNAL \U1|Add26~7_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Add18~6_combout\ : std_logic;
SIGNAL \U1|Add18~9\ : std_logic;
SIGNAL \U1|Add18~10_combout\ : std_logic;
SIGNAL \U1|Add18~11\ : std_logic;
SIGNAL \U1|Add18~12_combout\ : std_logic;
SIGNAL \U1|Add18~13\ : std_logic;
SIGNAL \U1|Add18~14_combout\ : std_logic;
SIGNAL \U1|Add19~4_combout\ : std_logic;
SIGNAL \U1|Add19~8_combout\ : std_logic;
SIGNAL \U1|Add17~0_combout\ : std_logic;
SIGNAL \U1|Add17~4_combout\ : std_logic;
SIGNAL \U1|Add17~13\ : std_logic;
SIGNAL \U1|Add17~14_combout\ : std_logic;
SIGNAL \U1|Add16~6_combout\ : std_logic;
SIGNAL \U1|Add16~8_combout\ : std_logic;
SIGNAL \U1|Add16~10_combout\ : std_logic;
SIGNAL \U1|Add16~12_combout\ : std_logic;
SIGNAL \U1|Add14~0_combout\ : std_logic;
SIGNAL \U1|Add15~0_combout\ : std_logic;
SIGNAL \U1|Add15~2_combout\ : std_logic;
SIGNAL \U1|Add15~26_combout\ : std_logic;
SIGNAL \U1|Add14~8_combout\ : std_logic;
SIGNAL \U1|Add14~16_combout\ : std_logic;
SIGNAL \U1|Add14~18_combout\ : std_logic;
SIGNAL \U1|Add14~24_combout\ : std_logic;
SIGNAL \U1|Add14~27\ : std_logic;
SIGNAL \U1|Add14~28_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|count1[11]~57_combout\ : std_logic;
SIGNAL \U1|count1[13]~61_combout\ : std_logic;
SIGNAL \U1|count1[15]~65_combout\ : std_logic;
SIGNAL \U1|count1[19]~73_combout\ : std_logic;
SIGNAL \U1|count1[22]~79_combout\ : std_logic;
SIGNAL \U1|count1[29]~93_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[1]~14_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[2]~1_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[3]~3_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[4]~5_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[5]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[6]~9_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[2]~18_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~1_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~3_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~5_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~9_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~11_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[9]~13_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[10]~15_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[11]~16_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Add2~10_combout\ : std_logic;
SIGNAL \U1|Add2~12_combout\ : std_logic;
SIGNAL \U1|Add2~14_combout\ : std_logic;
SIGNAL \U1|Add2~20_combout\ : std_logic;
SIGNAL \U1|Add2~24_combout\ : std_logic;
SIGNAL \U1|Add2~26_combout\ : std_logic;
SIGNAL \U1|Add2~44_combout\ : std_logic;
SIGNAL \U1|Add2~54_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[8]~9\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[9]~11_cout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[9]~11_cout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[9]~11_cout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~5\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[8]~9\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[9]~11_cout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~0_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~1\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~2_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~3\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~4_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~5\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~6_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~7\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[8]~8_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[8]~9\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[9]~11_cout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~1\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~3\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~5\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~7\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[8]~9\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[9]~11_cout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[1]~18_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[3]~19_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[4]~21_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[9]~31_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[11]~36\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[12]~37_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[9]~38_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[15]~50_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~6_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \Add0~47\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \Add0~49\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \Add0~51\ : std_logic;
SIGNAL \Add0~52_combout\ : std_logic;
SIGNAL \Add0~53\ : std_logic;
SIGNAL \Add0~54_combout\ : std_logic;
SIGNAL \Add0~55\ : std_logic;
SIGNAL \Add0~56_combout\ : std_logic;
SIGNAL \Add0~57\ : std_logic;
SIGNAL \Add0~58_combout\ : std_logic;
SIGNAL \Add0~59\ : std_logic;
SIGNAL \Add0~60_combout\ : std_logic;
SIGNAL \Add0~61\ : std_logic;
SIGNAL \Add0~62_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt[2]~9_combout\ : std_logic;
SIGNAL \U1|Equal0~2_combout\ : std_logic;
SIGNAL \U1|Equal0~5_combout\ : std_logic;
SIGNAL \U1|Selector126~0_combout\ : std_logic;
SIGNAL \U1|Selector126~6_combout\ : std_logic;
SIGNAL \U1|Selector126~14_combout\ : std_logic;
SIGNAL \U1|Selector125~1_combout\ : std_logic;
SIGNAL \U1|Selector125~2_combout\ : std_logic;
SIGNAL \U1|Selector125~3_combout\ : std_logic;
SIGNAL \U1|Selector125~7_combout\ : std_logic;
SIGNAL \U1|Selector125~10_combout\ : std_logic;
SIGNAL \U1|Selector124~1_combout\ : std_logic;
SIGNAL \U1|Selector124~6_combout\ : std_logic;
SIGNAL \U1|Selector124~7_combout\ : std_logic;
SIGNAL \U1|Selector124~8_combout\ : std_logic;
SIGNAL \U1|Selector124~9_combout\ : std_logic;
SIGNAL \U1|Selector124~10_combout\ : std_logic;
SIGNAL \U1|Selector124~11_combout\ : std_logic;
SIGNAL \U1|Selector124~13_combout\ : std_logic;
SIGNAL \U1|Selector123~2_combout\ : std_logic;
SIGNAL \U1|Selector123~10_combout\ : std_logic;
SIGNAL \U1|Selector123~11_combout\ : std_logic;
SIGNAL \U1|Selector122~2_combout\ : std_logic;
SIGNAL \U1|Selector122~6_combout\ : std_logic;
SIGNAL \U1|Selector122~10_combout\ : std_logic;
SIGNAL \U1|Selector121~3_combout\ : std_logic;
SIGNAL \U1|Selector121~5_combout\ : std_logic;
SIGNAL \U1|Selector121~8_combout\ : std_logic;
SIGNAL \U1|Selector120~2_combout\ : std_logic;
SIGNAL \U1|Selector120~3_combout\ : std_logic;
SIGNAL \U1|Selector120~5_combout\ : std_logic;
SIGNAL \U1|always6~1_combout\ : std_logic;
SIGNAL \U1|always6~5_combout\ : std_logic;
SIGNAL \U1|always5~0_combout\ : std_logic;
SIGNAL \U1|always5~4_combout\ : std_logic;
SIGNAL \U1|count~1_combout\ : std_logic;
SIGNAL \U1|count~4_combout\ : std_logic;
SIGNAL \U1|two_14[0]~_emulated_q\ : std_logic;
SIGNAL \U1|two_14[0]~2_combout\ : std_logic;
SIGNAL \U1|two_13[0]~_emulated_q\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \U1|two_8[0]~_emulated_q\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \U1|one_15~2_combout\ : std_logic;
SIGNAL \U1|one_14~0_combout\ : std_logic;
SIGNAL \U1|one_13~3_combout\ : std_logic;
SIGNAL \U1|one_9[0]~_emulated_q\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \U1|one_9[0]~2_combout\ : std_logic;
SIGNAL \U1|one_10[0]~_emulated_q\ : std_logic;
SIGNAL \U1|one_6[0]~_emulated_q\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \U1|one_4[0]~_emulated_q\ : std_logic;
SIGNAL \U1|one_4[0]~2_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[108]~126_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[107]~128_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[106]~130_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[105]~132_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[104]~135_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[103]~137_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[102]~139_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[101]~141_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[119]~142_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[118]~143_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[117]~144_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[113]~148_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[112]~150_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[129]~155_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[126]~158_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[125]~159_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[111]~161_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[111]~164_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[123]~165_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[140]~167_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[139]~168_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[137]~170_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[134]~177_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[152]~178_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[146]~184_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[133]~185_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[121]~186_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[121]~187_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[133]~188_combout\ : std_logic;
SIGNAL \U1|one_2[0]~_emulated_q\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[108]~149_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[107]~151_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[106]~152_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[105]~155_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[104]~157_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[103]~159_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[102]~160_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[101]~163_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[119]~164_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[116]~167_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[115]~168_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[113]~171_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[112]~175_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[129]~177_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[128]~178_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[127]~179_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[126]~180_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[124]~182_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[140]~189_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[138]~191_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[136]~193_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[149]~203_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[163]~212_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[161]~214_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[160]~215_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[159]~216_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[51]~43_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[50]~44_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[59]~49_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[58]~50_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[157]~218_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[68]~55_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[67]~56_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[66]~57_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[56]~58_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[65]~59_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[54]~163_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[53]~165_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[52]~167_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[51]~168_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[50]~170_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[49]~173_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[61]~175_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[60]~176_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[58]~178_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[57]~181_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[70]~182_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[66]~186_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[65]~188_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[77]~190_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[76]~191_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[74]~193_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[73]~195_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[85]~197_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[84]~198_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[83]~199_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[82]~200_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[81]~202_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[94]~203_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[92]~205_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[89]~208_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[102]~210_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[99]~213_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[97]~216_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[109]~218_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[108]~219_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[106]~221_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[105]~222_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[118]~224_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[117]~225_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[17]~43_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[115]~227_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[21]~48_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[28]~49_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[27]~50_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|one_9[1]~_emulated_q\ : std_logic;
SIGNAL \U1|one_9[1]~6_combout\ : std_logic;
SIGNAL \U1|one_13~4_combout\ : std_logic;
SIGNAL \U1|one_3[1]~_emulated_q\ : std_logic;
SIGNAL \U1|one_3[1]~6_combout\ : std_logic;
SIGNAL \U1|two_3[1]~1_combout\ : std_logic;
SIGNAL \U1|two_3[1]~2_combout\ : std_logic;
SIGNAL \U1|two_7[1]~_emulated_q\ : std_logic;
SIGNAL \U1|two_7[1]~6_combout\ : std_logic;
SIGNAL \U1|two_11[1]~_emulated_q\ : std_logic;
SIGNAL \U1|two_11[1]~6_combout\ : std_logic;
SIGNAL \U1|two_13[1]~_emulated_q\ : std_logic;
SIGNAL \U1|two_13[1]~6_combout\ : std_logic;
SIGNAL \U1|one_4[1]~_emulated_q\ : std_logic;
SIGNAL \U1|one_4[1]~6_combout\ : std_logic;
SIGNAL \U1|one_6[1]~_emulated_q\ : std_logic;
SIGNAL \U1|one_6[1]~6_combout\ : std_logic;
SIGNAL \U1|one_2[1]~_emulated_q\ : std_logic;
SIGNAL \U1|one_1[1]~_emulated_q\ : std_logic;
SIGNAL \U1|one_1[1]~6_combout\ : std_logic;
SIGNAL \U1|two_8[2]~_emulated_q\ : std_logic;
SIGNAL \U1|two_8[2]~10_combout\ : std_logic;
SIGNAL \U1|one_14~1_combout\ : std_logic;
SIGNAL \U1|one_15~3_combout\ : std_logic;
SIGNAL \U1|one_1[2]~_emulated_q\ : std_logic;
SIGNAL \U1|one_1[2]~10_combout\ : std_logic;
SIGNAL \U1|one_7[2]~_emulated_q\ : std_logic;
SIGNAL \U1|one_7[2]~10_combout\ : std_logic;
SIGNAL \U1|two_7[2]~_emulated_q\ : std_logic;
SIGNAL \U1|two_7[2]~10_combout\ : std_logic;
SIGNAL \U1|two_11[2]~_emulated_q\ : std_logic;
SIGNAL \U1|two_11[2]~10_combout\ : std_logic;
SIGNAL \U1|two_13[2]~_emulated_q\ : std_logic;
SIGNAL \U1|two_13[2]~10_combout\ : std_logic;
SIGNAL \U1|one_6[2]~_emulated_q\ : std_logic;
SIGNAL \U1|one_6[2]~10_combout\ : std_logic;
SIGNAL \U1|one_2[2]~_emulated_q\ : std_logic;
SIGNAL \U1|one_3[2]~_emulated_q\ : std_logic;
SIGNAL \U1|one_3[2]~10_combout\ : std_logic;
SIGNAL \U1|one_4[2]~_emulated_q\ : std_logic;
SIGNAL \U1|one_4[2]~10_combout\ : std_logic;
SIGNAL \U1|one_13~7_combout\ : std_logic;
SIGNAL \U1|two_8[3]~_emulated_q\ : std_logic;
SIGNAL \U1|two_11[3]~_emulated_q\ : std_logic;
SIGNAL \U1|two_11[3]~14_combout\ : std_logic;
SIGNAL \U1|two_13[3]~_emulated_q\ : std_logic;
SIGNAL \U1|two_14[3]~_emulated_q\ : std_logic;
SIGNAL \U1|one_15~4_combout\ : std_logic;
SIGNAL \U1|one_1[3]~_emulated_q\ : std_logic;
SIGNAL \U1|one_1[3]~14_combout\ : std_logic;
SIGNAL \U1|one_4[3]~_emulated_q\ : std_logic;
SIGNAL \U1|one_4[3]~14_combout\ : std_logic;
SIGNAL \U1|one_7[3]~_emulated_q\ : std_logic;
SIGNAL \U1|one_7[3]~14_combout\ : std_logic;
SIGNAL \U1|one_9[3]~_emulated_q\ : std_logic;
SIGNAL \U1|one_9[3]~14_combout\ : std_logic;
SIGNAL \U1|one_6[3]~_emulated_q\ : std_logic;
SIGNAL \U1|one_3[3]~_emulated_q\ : std_logic;
SIGNAL \U1|two_13[4]~_emulated_q\ : std_logic;
SIGNAL \U1|two_13[4]~18_combout\ : std_logic;
SIGNAL \U1|two_11~23_combout\ : std_logic;
SIGNAL \U1|two_10[4]~_emulated_q\ : std_logic;
SIGNAL \U1|one_14~3_combout\ : std_logic;
SIGNAL \U1|one_15~5_combout\ : std_logic;
SIGNAL \U1|one_9[4]~_emulated_q\ : std_logic;
SIGNAL \U1|one_1[4]~_emulated_q\ : std_logic;
SIGNAL \U1|one_1[4]~18_combout\ : std_logic;
SIGNAL \U1|one_6[4]~_emulated_q\ : std_logic;
SIGNAL \U1|one_6[4]~18_combout\ : std_logic;
SIGNAL \U1|two_13[5]~_emulated_q\ : std_logic;
SIGNAL \U1|two_13[5]~20_combout\ : std_logic;
SIGNAL \U1|Decoder2~4_combout\ : std_logic;
SIGNAL \U1|two_11~24_combout\ : std_logic;
SIGNAL \U1|WideOr0~0_combout\ : std_logic;
SIGNAL \U1|one_13~8_combout\ : std_logic;
SIGNAL \U1|two_10[5]~_emulated_q\ : std_logic;
SIGNAL \U1|two_10[5]~22_combout\ : std_logic;
SIGNAL \U1|Decoder2~5_combout\ : std_logic;
SIGNAL \U1|two_8~24_combout\ : std_logic;
SIGNAL \U1|one_9[5]~_emulated_q\ : std_logic;
SIGNAL \U1|one_10[1]~23_combout\ : std_logic;
SIGNAL \U1|one_2[3]~20_combout\ : std_logic;
SIGNAL \U1|two_7[5]~_emulated_q\ : std_logic;
SIGNAL \U1|one_1[6]~_emulated_q\ : std_logic;
SIGNAL \U1|one_1[6]~26_combout\ : std_logic;
SIGNAL \U1|two_7[6]~_emulated_q\ : std_logic;
SIGNAL \U1|two_7[6]~24_combout\ : std_logic;
SIGNAL \U1|one_13[6]~9_combout\ : std_logic;
SIGNAL \U1|two_13[6]~_emulated_q\ : std_logic;
SIGNAL \U1|Mux16~0_combout\ : std_logic;
SIGNAL \U1|Equal17~3_combout\ : std_logic;
SIGNAL \U1|Equal17~5_combout\ : std_logic;
SIGNAL \U1|Equal18~1_combout\ : std_logic;
SIGNAL \U1|Selector75~3_combout\ : std_logic;
SIGNAL \U1|Selector75~6_combout\ : std_logic;
SIGNAL \U1|Equal30~0_combout\ : std_logic;
SIGNAL \U1|Add24~12_combout\ : std_logic;
SIGNAL \U1|alarm_fen~5_combout\ : std_logic;
SIGNAL \U1|beep_count~3_combout\ : std_logic;
SIGNAL \U1|beep_count~4_combout\ : std_logic;
SIGNAL \U1|beep_count~6_combout\ : std_logic;
SIGNAL \U1|WideOr15~0_combout\ : std_logic;
SIGNAL \U1|beep_count_end[11]~0_combout\ : std_logic;
SIGNAL \U1|beep_count_end[11]~1_combout\ : std_logic;
SIGNAL \U1|beep_count_end[11]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux7~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux7~1_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux7~2_combout\ : std_logic;
SIGNAL \U1|two_14[2]~24_combout\ : std_logic;
SIGNAL \U1|two_14[0]~3_combout\ : std_logic;
SIGNAL \U1|two_13[0]~3_combout\ : std_logic;
SIGNAL \U1|Equal31~0_combout\ : std_logic;
SIGNAL \U1|two_7[4]~33_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[18]~47_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[17]~48_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[16]~50_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[15]~52_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[23]~54_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[22]~55_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[21]~56_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[20]~58_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[28]~59_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[26]~62_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[25]~64_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[31]~67_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \U1|Mux38~0_combout\ : std_logic;
SIGNAL \U1|two_8[0]~3_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[18]~46_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[17]~49_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[16]~51_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[15]~52_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[20]~58_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[28]~59_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[26]~61_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[25]~64_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[32]~66_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[31]~67_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[30]~68_combout\ : std_logic;
SIGNAL \U1|Equal1~1_combout\ : std_logic;
SIGNAL \U1|Equal1~5_combout\ : std_logic;
SIGNAL \U1|Equal1~8_combout\ : std_logic;
SIGNAL \U1|week[0]~0_combout\ : std_logic;
SIGNAL \U1|one_9[0]~3_combout\ : std_logic;
SIGNAL \U1|Equal20~0_combout\ : std_logic;
SIGNAL \U1|Selector86~6_combout\ : std_logic;
SIGNAL \U1|dat[7]~3_combout\ : std_logic;
SIGNAL \U1|one_10[0]~3_combout\ : std_logic;
SIGNAL \U1|Selector94~1_combout\ : std_logic;
SIGNAL \U1|one_6[0]~3_combout\ : std_logic;
SIGNAL \U1|month~1_combout\ : std_logic;
SIGNAL \U1|Selector102~0_combout\ : std_logic;
SIGNAL \U1|one_4[0]~3_combout\ : std_logic;
SIGNAL \U1|Equal22~1_combout\ : std_logic;
SIGNAL \U1|Equal21~3_combout\ : std_logic;
SIGNAL \U1|one_2[0]~3_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[30]~56_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[33]~58_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[31]~61_combout\ : std_logic;
SIGNAL \U1|one_9[1]~7_combout\ : std_logic;
SIGNAL \U1|one_3[1]~7_combout\ : std_logic;
SIGNAL \U1|Mux33~0_combout\ : std_logic;
SIGNAL \U1|two_7[1]~7_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[30]~56_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[30]~57_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[33]~58_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[32]~59_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[31]~60_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[31]~61_combout\ : std_logic;
SIGNAL \U1|Mux25~0_combout\ : std_logic;
SIGNAL \U1|two_11[1]~7_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[30]~56_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[30]~57_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[33]~58_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[32]~59_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[31]~60_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[31]~61_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \U1|two_13[1]~7_combout\ : std_logic;
SIGNAL \U1|Mux37~0_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout\ : std_logic;
SIGNAL \U1|one_4[1]~7_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[18]~106_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[18]~107_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[17]~108_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[17]~109_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[16]~110_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[16]~111_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[15]~112_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[15]~113_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[23]~114_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[22]~115_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[21]~116_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[21]~117_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[20]~118_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[28]~120_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[27]~121_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[26]~122_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[26]~123_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[25]~124_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[25]~125_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[33]~126_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[32]~127_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[31]~128_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[31]~129_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[30]~130_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[30]~131_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[38]~132_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[37]~133_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[36]~134_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[36]~135_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[35]~136_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[35]~137_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[43]~138_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[42]~139_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[41]~140_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[41]~141_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[40]~142_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[40]~143_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[48]~144_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[47]~145_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[46]~146_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[46]~147_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[45]~148_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[45]~149_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[53]~150_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[52]~151_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[51]~152_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[51]~153_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[50]~154_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[50]~155_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[58]~156_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[57]~157_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[56]~158_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[56]~159_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[55]~160_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[55]~161_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[63]~162_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[62]~163_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[61]~164_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[61]~165_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[60]~166_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[60]~167_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[65]~168_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[65]~169_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[68]~170_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[67]~171_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[66]~172_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[66]~173_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[71]~174_combout\ : std_logic;
SIGNAL \U1|one_6[1]~7_combout\ : std_logic;
SIGNAL \U1|one_2[1]~7_combout\ : std_logic;
SIGNAL \U1|one_1[1]~7_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[30]~57_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[32]~59_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[31]~61_combout\ : std_logic;
SIGNAL \U1|Mux36~0_combout\ : std_logic;
SIGNAL \U1|Mux36~1_combout\ : std_logic;
SIGNAL \U1|two_8[2]~11_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout\ : std_logic;
SIGNAL \U1|Mux20~0_combout\ : std_logic;
SIGNAL \U1|one_1[2]~11_combout\ : std_logic;
SIGNAL \U1|one_7[2]~11_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[37]~63_combout\ : std_logic;
SIGNAL \U1|Mux32~0_combout\ : std_logic;
SIGNAL \U1|two_7[2]~11_combout\ : std_logic;
SIGNAL \U1|Mux24~0_combout\ : std_logic;
SIGNAL \U1|Mux24~1_combout\ : std_logic;
SIGNAL \U1|two_11[2]~11_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[37]~63_combout\ : std_logic;
SIGNAL \U1|two_13[2]~11_combout\ : std_logic;
SIGNAL \U1|one_6[2]~11_combout\ : std_logic;
SIGNAL \U1|one_2[2]~11_combout\ : std_logic;
SIGNAL \U1|one_3[2]~11_combout\ : std_logic;
SIGNAL \U1|one_4[2]~11_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[72]~175_combout\ : std_logic;
SIGNAL \U1|Mux35~0_combout\ : std_logic;
SIGNAL \U1|Mux35~1_combout\ : std_logic;
SIGNAL \U1|two_8[3]~15_combout\ : std_logic;
SIGNAL \U1|Mux23~0_combout\ : std_logic;
SIGNAL \U1|Mux23~1_combout\ : std_logic;
SIGNAL \U1|two_11[3]~15_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[38]~64_combout\ : std_logic;
SIGNAL \U1|two_13[3]~15_combout\ : std_logic;
SIGNAL \U1|two_14[3]~15_combout\ : std_logic;
SIGNAL \U1|one_1[3]~15_combout\ : std_logic;
SIGNAL \U1|one_4[3]~15_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[73]~176_combout\ : std_logic;
SIGNAL \U1|one_7[3]~15_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[38]~64_combout\ : std_logic;
SIGNAL \U1|one_9[3]~15_combout\ : std_logic;
SIGNAL \U1|one_6[3]~15_combout\ : std_logic;
SIGNAL \U1|one_3[3]~15_combout\ : std_logic;
SIGNAL \U1|two_13[4]~19_combout\ : std_logic;
SIGNAL \U1|Mux18~0_combout\ : std_logic;
SIGNAL \U1|two_10[4]~19_combout\ : std_logic;
SIGNAL \U1|one_9[4]~19_combout\ : std_logic;
SIGNAL \U1|one_1[4]~19_combout\ : std_logic;
SIGNAL \U1|one_6[4]~19_combout\ : std_logic;
SIGNAL \U1|two_13[5]~21_combout\ : std_logic;
SIGNAL \U1|Mux17~0_combout\ : std_logic;
SIGNAL \U1|two_10[5]~23_combout\ : std_logic;
SIGNAL \U1|one_9[5]~21_combout\ : std_logic;
SIGNAL \U1|Add8~0_combout\ : std_logic;
SIGNAL \U1|Mux29~0_combout\ : std_logic;
SIGNAL \U1|two_7[5]~21_combout\ : std_logic;
SIGNAL \U1|one_1[6]~27_combout\ : std_logic;
SIGNAL \U1|Add8~1_combout\ : std_logic;
SIGNAL \U1|Mux28~1_combout\ : std_logic;
SIGNAL \U1|two_7[6]~25_combout\ : std_logic;
SIGNAL \U1|two_13[6]~25_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~96_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~99_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~101_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~102_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~105_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~107_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~109_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~111_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~112_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~114_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~116_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~118_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~121_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~122_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~123_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~125_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~126_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~131_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~132_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~140_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~141_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~143_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~145_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~149_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~151_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~155_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~121_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~122_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~125_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~127_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~129_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~130_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~135_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~136_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~140_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~142_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~143_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~150_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~151_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~156_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~157_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~158_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~159_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~160_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~161_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~162_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~167_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~168_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~169_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~170_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~171_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~172_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~174_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~175_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~176_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~177_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~178_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~179_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~180_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~181_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~182_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~183_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~184_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~185_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~48_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~50_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~53_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~54_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~57_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~59_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~61_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~65_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~66_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~67_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~69_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[95]~71_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~108_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~111_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~113_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~115_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~116_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~119_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~121_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~123_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~127_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~129_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~130_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~136_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~137_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~138_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~141_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~142_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~143_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~144_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~145_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~146_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~147_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~148_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~149_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~150_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~151_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~152_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~153_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~154_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~155_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~156_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~157_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~3_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[95]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[96]~72_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~94_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~96_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~98_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~100_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~102_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~105_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~107_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~109_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~110_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~113_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~116_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~117_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~120_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~122_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~124_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~126_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~127_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~129_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~130_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~97_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~98_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~101_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~103_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~106_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~109_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~113_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~114_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~116_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~118_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~120_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~122_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~123_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~125_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~126_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~128_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~129_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~131_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~132_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~134_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~135_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~137_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~138_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~143_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~144_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~146_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~147_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~148_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~150_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~152_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~157_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[97]~133_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[97]~73_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[97]~159_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[97]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[98]~11_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cur_state.temp_convert~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mux5~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mux5~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mux5~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|LessThan7~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector23~5_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector23~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|LessThan1~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector29~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector29~1_combout\ : std_logic;
SIGNAL \U1|count2~4_combout\ : std_logic;
SIGNAL \U1|count2~7_combout\ : std_logic;
SIGNAL \U1|always4~0_combout\ : std_logic;
SIGNAL \U1|always4~1_combout\ : std_logic;
SIGNAL \U1|dat_flag[1]~0_combout\ : std_logic;
SIGNAL \U1|Equal13~0_combout\ : std_logic;
SIGNAL \U1|dat_flag[1]~1_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[88]~130_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[88]~131_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[87]~132_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[87]~133_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[86]~134_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[86]~135_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[85]~136_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[85]~137_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[84]~138_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[84]~139_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[83]~140_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[83]~141_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[98]~142_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[97]~143_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[96]~144_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[95]~145_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[94]~146_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[94]~147_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[93]~148_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[82]~149_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[82]~150_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[93]~151_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[108]~152_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[107]~153_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[106]~154_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[105]~155_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[104]~156_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[92]~157_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[81]~158_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[81]~159_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[92]~160_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[103]~161_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[118]~162_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[117]~163_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[116]~164_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[115]~165_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[114]~166_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[91]~167_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[80]~168_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[80]~169_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[91]~170_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[102]~171_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[113]~172_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[128]~173_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[127]~174_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[126]~175_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[125]~176_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[124]~177_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[101]~178_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[90]~179_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[90]~180_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[101]~181_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[112]~182_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[123]~183_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[111]~184_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[100]~185_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[100]~186_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[111]~187_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[122]~188_combout\ : std_logic;
SIGNAL \U1|dat_flag~2_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[138]~189_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[137]~190_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[136]~191_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[135]~192_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[134]~193_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[133]~194_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[121]~195_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[110]~196_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[110]~197_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[121]~198_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[132]~199_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[120]~200_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[120]~201_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[131]~202_combout\ : std_logic;
SIGNAL \U1|dat_flag~3_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[131]~203_combout\ : std_logic;
SIGNAL \U1|dat_flag~4_combout\ : std_logic;
SIGNAL \U1|dat_flag~5_combout\ : std_logic;
SIGNAL \U1|dat_flag~6_combout\ : std_logic;
SIGNAL \U1|dat_flag~7_combout\ : std_logic;
SIGNAL \U1|dat_flag~8_combout\ : std_logic;
SIGNAL \U1|dat_flag~9_combout\ : std_logic;
SIGNAL \U1|dat_flag~10_combout\ : std_logic;
SIGNAL \U1|dat_flag~11_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[130]~204_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[130]~205_combout\ : std_logic;
SIGNAL \U1|dat_flag~12_combout\ : std_logic;
SIGNAL \U1|dat_flag~13_combout\ : std_logic;
SIGNAL \U1|dat_flag~14_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~7_combout\ : std_logic;
SIGNAL \Equal0~8_combout\ : std_logic;
SIGNAL \Equal0~9_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][12]~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][11]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][9]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][12]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][7]~7_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][9]~combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][9]~11_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][5]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~216_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~218_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~220_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~222_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~224_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~226_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~231_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~232_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~234_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~236_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~237_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~238_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~240_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~241_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~249_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~254_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~255_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~257_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~260_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~261_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~262_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~264_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~265_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~267_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~270_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~272_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~273_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~274_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~275_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~276_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~283_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~288_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~289_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~290_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~292_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~293_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~294_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~295_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~298_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~300_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~301_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|WideOr0~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|WideOr14~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector19~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|wr_cnt~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector18~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector15~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~10_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~13_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal0~5_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[1]~18_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[1]~19_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cmd_cnt[3]~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cmd_cnt[3]~2_combout\ : std_logic;
SIGNAL \count~0_combout\ : std_logic;
SIGNAL \count~4_combout\ : std_logic;
SIGNAL \count~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add5~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector13~5_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mux4~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector13~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mux4~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mux4~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~12_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[130]~190_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[141]~195_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[138]~198_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[136]~200_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[135]~201_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[151]~203_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[150]~204_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[149]~205_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[148]~206_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[147]~207_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[130]~224_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[141]~229_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[152]~236_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[150]~238_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[162]~244_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[54]~60_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[53]~61_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[52]~62_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[49]~65_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[62]~66_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[61]~67_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[60]~68_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[57]~72_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[70]~73_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[69]~74_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[69]~231_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[78]~233_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[86]~236_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[101]~243_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[100]~244_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[110]~245_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[116]~250_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[18]~53_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[16]~55_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[23]~58_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[22]~59_combout\ : std_logic;
SIGNAL \U1|one_15~6_combout\ : std_logic;
SIGNAL \U1|Add26~23_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[27]~71_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[33]~72_combout\ : std_logic;
SIGNAL \U1|Selector117~2_combout\ : std_logic;
SIGNAL \U1|Selector113~3_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[28]~65_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[28]~65_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[28]~177_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[33]~178_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[38]~179_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[43]~180_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[48]~181_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[53]~182_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[58]~183_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[63]~184_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[68]~185_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[28]~65_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~158_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~161_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~162_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~164_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~165_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~186_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~202_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~203_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~204_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~205_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~76_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~158_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~159_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~163_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~164_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~165_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~166_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~167_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~168_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~169_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~170_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~171_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~136_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~161_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~166_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~168_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[108]~206_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[107]~207_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[106]~208_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[118]~209_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[117]~210_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[116]~211_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[115]~212_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[114]~213_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[113]~214_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[128]~215_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[127]~216_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[126]~217_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[125]~218_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[124]~219_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[123]~220_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[138]~221_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[137]~222_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[136]~223_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[135]~224_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[134]~225_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[133]~226_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~309_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~310_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~312_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~320_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~321_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~324_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~325_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~326_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~327_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~328_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~333_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector3~3_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[116]~212_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[124]~216_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[145]~219_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[118]~251_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[114]~255_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[123]~258_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[62]~251_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[90]~259_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[98]~260_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[25]~63_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[32]~76_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[23]~73_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[22]~74_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[21]~75_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[32]~70_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \U1|Mod9|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[23]~67_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[22]~68_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \U1|Mod1|auto_generated|divider|divider|StageOut[32]~70_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[23]~186_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[22]~187_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[27]~188_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[32]~189_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[37]~190_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[42]~191_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[47]~192_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[52]~193_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[57]~194_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[62]~195_combout\ : std_logic;
SIGNAL \U1|Mod5|auto_generated|divider|divider|StageOut[67]~196_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[22]~68_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~166_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~171_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~174_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~175_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~206_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~207_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~208_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~213_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~215_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~79_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~81_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~83_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~172_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~173_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~174_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~179_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~181_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~142_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~144_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~145_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~147_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~169_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~170_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~178_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[98]~227_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[97]~228_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[96]~229_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[95]~230_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[105]~231_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[104]~232_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[103]~233_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[102]~234_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[112]~235_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[122]~236_combout\ : std_logic;
SIGNAL \U1|Mod8|auto_generated|divider|divider|StageOut[132]~237_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~336_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~340_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~342_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~345_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~347_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~349_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~350_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[91]~264_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[107]~266_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~148_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~359_combout\ : std_logic;
SIGNAL \U1|dat_flag~15_combout\ : std_logic;
SIGNAL \U1|dat_flag~16_combout\ : std_logic;
SIGNAL \U1|Selector83~0_combout\ : std_logic;
SIGNAL \U1|Selector83~1_combout\ : std_logic;
SIGNAL \U1|two_3[1]~3_combout\ : std_logic;
SIGNAL \U1|one_13[4]~11_combout\ : std_logic;
SIGNAL \U1|two_14[0]~1_combout\ : std_logic;
SIGNAL \U1|one_9[0]~1_combout\ : std_logic;
SIGNAL \U1|one_4[0]~1_combout\ : std_logic;
SIGNAL \U1|one_9[1]~5_combout\ : std_logic;
SIGNAL \U1|one_3[1]~5_combout\ : std_logic;
SIGNAL \U1|two_7[1]~5_combout\ : std_logic;
SIGNAL \U1|two_11[1]~5_combout\ : std_logic;
SIGNAL \U1|two_13[1]~5_combout\ : std_logic;
SIGNAL \U1|one_4[1]~5_combout\ : std_logic;
SIGNAL \U1|one_6[1]~5_combout\ : std_logic;
SIGNAL \U1|one_1[1]~5_combout\ : std_logic;
SIGNAL \U1|two_8[2]~9_combout\ : std_logic;
SIGNAL \U1|one_1[2]~9_combout\ : std_logic;
SIGNAL \U1|one_7[2]~9_combout\ : std_logic;
SIGNAL \U1|two_7[2]~9_combout\ : std_logic;
SIGNAL \U1|two_11[2]~9_combout\ : std_logic;
SIGNAL \U1|two_13[2]~9_combout\ : std_logic;
SIGNAL \U1|one_6[2]~9_combout\ : std_logic;
SIGNAL \U1|one_3[2]~9_combout\ : std_logic;
SIGNAL \U1|one_4[2]~9_combout\ : std_logic;
SIGNAL \U1|two_11[3]~13_combout\ : std_logic;
SIGNAL \U1|one_1[3]~13_combout\ : std_logic;
SIGNAL \U1|one_4[3]~13_combout\ : std_logic;
SIGNAL \U1|one_7[3]~13_combout\ : std_logic;
SIGNAL \U1|one_9[3]~13_combout\ : std_logic;
SIGNAL \U1|two_13[4]~17_combout\ : std_logic;
SIGNAL \U1|one_1[4]~17_combout\ : std_logic;
SIGNAL \U1|two_10[5]~21_combout\ : std_logic;
SIGNAL \U1|one_1[6]~25_combout\ : std_logic;
SIGNAL \U1|two_7[6]~23_combout\ : std_logic;
SIGNAL \keyen~input_o\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|org_data[10]~feeder_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_data[9]~feeder_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|org_data[8]~feeder_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_data[7]~feeder_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_data[1]~feeder_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_data[10]~feeder_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_data[11]~feeder_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_data[12]~feeder_combout\ : std_logic;
SIGNAL \dq~output_o\ : std_logic;
SIGNAL \rw~output_o\ : std_logic;
SIGNAL \rs~output_o\ : std_logic;
SIGNAL \en~output_o\ : std_logic;
SIGNAL \data[0]~output_o\ : std_logic;
SIGNAL \data[1]~output_o\ : std_logic;
SIGNAL \data[2]~output_o\ : std_logic;
SIGNAL \data[3]~output_o\ : std_logic;
SIGNAL \data[4]~output_o\ : std_logic;
SIGNAL \data[5]~output_o\ : std_logic;
SIGNAL \data[6]~output_o\ : std_logic;
SIGNAL \data[7]~output_o\ : std_logic;
SIGNAL \led[0]~output_o\ : std_logic;
SIGNAL \led[1]~output_o\ : std_logic;
SIGNAL \led[2]~output_o\ : std_logic;
SIGNAL \led[3]~output_o\ : std_logic;
SIGNAL \led[4]~output_o\ : std_logic;
SIGNAL \led[5]~output_o\ : std_logic;
SIGNAL \led[6]~output_o\ : std_logic;
SIGNAL \led[7]~output_o\ : std_logic;
SIGNAL \beep~output_o\ : std_logic;
SIGNAL \sel[0]~output_o\ : std_logic;
SIGNAL \sel[1]~output_o\ : std_logic;
SIGNAL \sel[2]~output_o\ : std_logic;
SIGNAL \sel[3]~output_o\ : std_logic;
SIGNAL \sel[4]~output_o\ : std_logic;
SIGNAL \sel[5]~output_o\ : std_logic;
SIGNAL \seg_led[0]~output_o\ : std_logic;
SIGNAL \seg_led[1]~output_o\ : std_logic;
SIGNAL \seg_led[2]~output_o\ : std_logic;
SIGNAL \seg_led[3]~output_o\ : std_logic;
SIGNAL \seg_led[4]~output_o\ : std_logic;
SIGNAL \seg_led[5]~output_o\ : std_logic;
SIGNAL \seg_led[6]~output_o\ : std_logic;
SIGNAL \seg_led[7]~output_o\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt[0]~5_combout\ : std_logic;
SIGNAL \sys_rst_n~input_o\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|LessThan0~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt[0]~6\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt[1]~7_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt[1]~8\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt[2]~10\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt[3]~11_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt[3]~12\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt[4]~13_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|clk_1us~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|clk_1us~feeder_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|clk_1us~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cur_state.rd_byte~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cmd_cnt[0]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|wr_cnt~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cur_state.wr_byte~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector3~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector4~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cur_state.delay~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector4~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[0]~21\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[1]~22_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector13~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|init_done~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|init_done~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|init_done~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector0~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector0~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cur_state.init~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cur_state.rom_skip~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector1~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector13~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[5]~31\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[6]~32_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[6]~33\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[7]~35\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[8]~36_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[7]~34_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[8]~37\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[9]~39\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[10]~40_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[10]~41\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[11]~42_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[11]~43\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[12]~44_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal0~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[12]~45\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[13]~47\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[14]~48_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[14]~49\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[15]~51\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[16]~53\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[17]~54_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[17]~55\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[18]~56_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[18]~57\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[19]~58_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal0~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[16]~52_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[13]~46_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal0~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal0~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|LessThan7~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector13~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~10_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_cnt[4]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~11_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~13_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Add4~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_cnt[4]~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector13~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cur_state.rd_temp~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector5~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector13~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mux4~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mux4~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal2~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal2~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal2~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal2~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector13~7_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector13~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us_en~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[1]~23\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[2]~24_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[2]~25\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[3]~26_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[3]~27\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[4]~28_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[4]~29\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[5]~30_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cnt_1us[0]~20_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal0~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal0~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector10~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector10~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector10~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~5_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector11~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_data[10]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~7_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~17_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[1]~20_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~15_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal3~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|dq_out~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~9_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal3~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~11_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|LessThan1~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|LessThan1~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~14_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[1]~21_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[1]~22_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|flow_cnt[0]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|wr_cnt[3]~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|wr_cnt~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|wr_cnt[3]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|wr_cnt[3]~5_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector20~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cmd_cnt[1]~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|cmd_cnt~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector6~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector6~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector20~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector20~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector20~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|st_done~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector2~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector2~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector26~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector23~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector23~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector23~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector23~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector23~7_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|dq_out~q\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|LessThan4~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|LessThan4~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Selector29~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|dq_out~en_q\ : std_logic;
SIGNAL \U1|Add1~0_combout\ : std_logic;
SIGNAL \U1|count~0_combout\ : std_logic;
SIGNAL \U1|Add1~1\ : std_logic;
SIGNAL \U1|Add1~2_combout\ : std_logic;
SIGNAL \U1|Add1~3\ : std_logic;
SIGNAL \U1|Add1~4_combout\ : std_logic;
SIGNAL \U1|Add1~5\ : std_logic;
SIGNAL \U1|Add1~7\ : std_logic;
SIGNAL \U1|Add1~9\ : std_logic;
SIGNAL \U1|Add1~11\ : std_logic;
SIGNAL \U1|Add1~12_combout\ : std_logic;
SIGNAL \U1|count~2_combout\ : std_logic;
SIGNAL \U1|Add1~10_combout\ : std_logic;
SIGNAL \U1|Add1~13\ : std_logic;
SIGNAL \U1|Add1~14_combout\ : std_logic;
SIGNAL \U1|Equal0~1_combout\ : std_logic;
SIGNAL \U1|Add1~15\ : std_logic;
SIGNAL \U1|Add1~16_combout\ : std_logic;
SIGNAL \U1|count~3_combout\ : std_logic;
SIGNAL \U1|Add1~17\ : std_logic;
SIGNAL \U1|Add1~19\ : std_logic;
SIGNAL \U1|Add1~20_combout\ : std_logic;
SIGNAL \U1|Add1~21\ : std_logic;
SIGNAL \U1|Add1~23\ : std_logic;
SIGNAL \U1|Add1~24_combout\ : std_logic;
SIGNAL \U1|Add1~25\ : std_logic;
SIGNAL \U1|Add1~26_combout\ : std_logic;
SIGNAL \U1|Add1~27\ : std_logic;
SIGNAL \U1|Add1~28_combout\ : std_logic;
SIGNAL \U1|count~5_combout\ : std_logic;
SIGNAL \U1|Equal0~3_combout\ : std_logic;
SIGNAL \U1|Add1~6_combout\ : std_logic;
SIGNAL \U1|Equal0~0_combout\ : std_logic;
SIGNAL \U1|Equal0~4_combout\ : std_logic;
SIGNAL \U1|Add1~29\ : std_logic;
SIGNAL \U1|Add1~30_combout\ : std_logic;
SIGNAL \U1|count~6_combout\ : std_logic;
SIGNAL \U1|Add1~31\ : std_logic;
SIGNAL \U1|Add1~32_combout\ : std_logic;
SIGNAL \U1|Add1~33\ : std_logic;
SIGNAL \U1|Add1~34_combout\ : std_logic;
SIGNAL \U1|Add1~35\ : std_logic;
SIGNAL \U1|Add1~36_combout\ : std_logic;
SIGNAL \U1|Add1~37\ : std_logic;
SIGNAL \U1|Add1~39\ : std_logic;
SIGNAL \U1|Add1~40_combout\ : std_logic;
SIGNAL \U1|Add1~41\ : std_logic;
SIGNAL \U1|Add1~43\ : std_logic;
SIGNAL \U1|Add1~45\ : std_logic;
SIGNAL \U1|Add1~46_combout\ : std_logic;
SIGNAL \U1|Add1~47\ : std_logic;
SIGNAL \U1|Add1~48_combout\ : std_logic;
SIGNAL \U1|Add1~49\ : std_logic;
SIGNAL \U1|Add1~50_combout\ : std_logic;
SIGNAL \U1|Add1~51\ : std_logic;
SIGNAL \U1|Add1~52_combout\ : std_logic;
SIGNAL \U1|Add1~53\ : std_logic;
SIGNAL \U1|Add1~55\ : std_logic;
SIGNAL \U1|Add1~56_combout\ : std_logic;
SIGNAL \U1|Add1~57\ : std_logic;
SIGNAL \U1|Add1~59\ : std_logic;
SIGNAL \U1|Add1~60_combout\ : std_logic;
SIGNAL \U1|Add1~58_combout\ : std_logic;
SIGNAL \U1|Add1~61\ : std_logic;
SIGNAL \U1|Add1~62_combout\ : std_logic;
SIGNAL \U1|Equal0~8_combout\ : std_logic;
SIGNAL \U1|Add1~54_combout\ : std_logic;
SIGNAL \U1|Equal0~7_combout\ : std_logic;
SIGNAL \U1|Equal0~9_combout\ : std_logic;
SIGNAL \U1|Add1~42_combout\ : std_logic;
SIGNAL \U1|Equal0~6_combout\ : std_logic;
SIGNAL \U1|Equal0~10_combout\ : std_logic;
SIGNAL \U1|lcd_clk~0_combout\ : std_logic;
SIGNAL \U1|lcd_clk~feeder_combout\ : std_logic;
SIGNAL \U1|lcd_clk~q\ : std_logic;
SIGNAL \U1|lcd_clk~clkctrl_outclk\ : std_logic;
SIGNAL \U1|next.state0~feeder_combout\ : std_logic;
SIGNAL \U1|next.state0~q\ : std_logic;
SIGNAL \U1|next.state1~0_combout\ : std_logic;
SIGNAL \U1|next.state1~q\ : std_logic;
SIGNAL \U1|next.state2~q\ : std_logic;
SIGNAL \U1|next.state3~q\ : std_logic;
SIGNAL \U1|next~49_combout\ : std_logic;
SIGNAL \U1|next.state4~q\ : std_logic;
SIGNAL \U1|Selector121~0_combout\ : std_logic;
SIGNAL \U1|Selector121~1_combout\ : std_logic;
SIGNAL \U1|Selector118~0_combout\ : std_logic;
SIGNAL \U1|rs~q\ : std_logic;
SIGNAL \U1|flag[0]~2_combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \key1~input_o\ : std_logic;
SIGNAL \key1_reg1~feeder_combout\ : std_logic;
SIGNAL \count~1_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \count~3_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~33\ : std_logic;
SIGNAL \Add0~35\ : std_logic;
SIGNAL \Add0~36_combout\ : std_logic;
SIGNAL \count~7_combout\ : std_logic;
SIGNAL \Add0~37\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \Add0~41\ : std_logic;
SIGNAL \Add0~43\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \Add0~45\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \count~2_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \count~5_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Equal0~10_combout\ : std_logic;
SIGNAL \key1_reg1~q\ : std_logic;
SIGNAL \key1_reg2~feeder_combout\ : std_logic;
SIGNAL \key1_reg2~q\ : std_logic;
SIGNAL \key1_out~0_combout\ : std_logic;
SIGNAL \key1_out~q\ : std_logic;
SIGNAL \U1|Add3~0_combout\ : std_logic;
SIGNAL \U1|flag~0_combout\ : std_logic;
SIGNAL \U1|flag~1_combout\ : std_logic;
SIGNAL \U1|Selector47~0_combout\ : std_logic;
SIGNAL \U1|two_3[0]~0_combout\ : std_logic;
SIGNAL \U1|next.data0~q\ : std_logic;
SIGNAL \U1|next.data1~feeder_combout\ : std_logic;
SIGNAL \U1|next.data1~q\ : std_logic;
SIGNAL \U1|next.data2~feeder_combout\ : std_logic;
SIGNAL \U1|next.data2~q\ : std_logic;
SIGNAL \U1|next.data3~feeder_combout\ : std_logic;
SIGNAL \U1|next.data3~q\ : std_logic;
SIGNAL \U1|next.data4~q\ : std_logic;
SIGNAL \U1|next.data5~q\ : std_logic;
SIGNAL \U1|next.data6~feeder_combout\ : std_logic;
SIGNAL \U1|next.data6~q\ : std_logic;
SIGNAL \U1|next.data7~feeder_combout\ : std_logic;
SIGNAL \U1|next.data7~q\ : std_logic;
SIGNAL \U1|next.data8~feeder_combout\ : std_logic;
SIGNAL \U1|next.data8~q\ : std_logic;
SIGNAL \U1|next.data9~feeder_combout\ : std_logic;
SIGNAL \U1|next.data9~q\ : std_logic;
SIGNAL \U1|next.data10~feeder_combout\ : std_logic;
SIGNAL \U1|next.data10~q\ : std_logic;
SIGNAL \U1|next.data11~feeder_combout\ : std_logic;
SIGNAL \U1|next.data11~q\ : std_logic;
SIGNAL \U1|next.data12~q\ : std_logic;
SIGNAL \U1|next.data13~q\ : std_logic;
SIGNAL \U1|next.data14~feeder_combout\ : std_logic;
SIGNAL \U1|next.data14~q\ : std_logic;
SIGNAL \U1|next.data15~feeder_combout\ : std_logic;
SIGNAL \U1|next.data15~q\ : std_logic;
SIGNAL \U1|next.state5~feeder_combout\ : std_logic;
SIGNAL \U1|next.state5~q\ : std_logic;
SIGNAL \U1|next.data16~q\ : std_logic;
SIGNAL \U1|next.data17~q\ : std_logic;
SIGNAL \U1|next.data18~q\ : std_logic;
SIGNAL \U1|Selector126~5_combout\ : std_logic;
SIGNAL \U1|Add18~0_combout\ : std_logic;
SIGNAL \key3~input_o\ : std_logic;
SIGNAL \key3_reg1~feeder_combout\ : std_logic;
SIGNAL \key3_reg1~q\ : std_logic;
SIGNAL \key3_reg2~feeder_combout\ : std_logic;
SIGNAL \key3_reg2~q\ : std_logic;
SIGNAL \key3_out~0_combout\ : std_logic;
SIGNAL \key3_out~q\ : std_logic;
SIGNAL \U1|shi[5]~1_combout\ : std_logic;
SIGNAL \U1|Add19~1\ : std_logic;
SIGNAL \U1|Add19~3\ : std_logic;
SIGNAL \U1|Add19~5\ : std_logic;
SIGNAL \U1|Add19~6_combout\ : std_logic;
SIGNAL \U1|Selector91~0_combout\ : std_logic;
SIGNAL \U1|Add22~0_combout\ : std_logic;
SIGNAL \U1|Selector82~2_combout\ : std_logic;
SIGNAL \key2~input_o\ : std_logic;
SIGNAL \key2_reg1~feeder_combout\ : std_logic;
SIGNAL \key2_reg1~q\ : std_logic;
SIGNAL \key2_reg2~feeder_combout\ : std_logic;
SIGNAL \key2_reg2~q\ : std_logic;
SIGNAL \key2_out~0_combout\ : std_logic;
SIGNAL \key2_out~q\ : std_logic;
SIGNAL \U1|shi[5]~2_combout\ : std_logic;
SIGNAL \U1|miao[2]~4_combout\ : std_logic;
SIGNAL \U1|Add26~5\ : std_logic;
SIGNAL \U1|Add26~8\ : std_logic;
SIGNAL \U1|Add26~10\ : std_logic;
SIGNAL \U1|Add26~12\ : std_logic;
SIGNAL \U1|Add26~14\ : std_logic;
SIGNAL \U1|Add26~15_combout\ : std_logic;
SIGNAL \U1|miao[2]~5_combout\ : std_logic;
SIGNAL \U1|Add27~1\ : std_logic;
SIGNAL \U1|Add27~2_combout\ : std_logic;
SIGNAL \U1|Add26~24_combout\ : std_logic;
SIGNAL \U1|miao[2]~6_combout\ : std_logic;
SIGNAL \U1|miao[2]~7_combout\ : std_logic;
SIGNAL \U1|Add27~3\ : std_logic;
SIGNAL \U1|Add27~5\ : std_logic;
SIGNAL \U1|Add27~6_combout\ : std_logic;
SIGNAL \U1|Add26~11_combout\ : std_logic;
SIGNAL \U1|Selector63~0_combout\ : std_logic;
SIGNAL \U1|Add27~7\ : std_logic;
SIGNAL \U1|Add27~8_combout\ : std_logic;
SIGNAL \U1|Add26~13_combout\ : std_logic;
SIGNAL \U1|Selector62~0_combout\ : std_logic;
SIGNAL \U1|Add27~9\ : std_logic;
SIGNAL \U1|Add27~10_combout\ : std_logic;
SIGNAL \U1|Selector61~0_combout\ : std_logic;
SIGNAL \U1|Add26~6_combout\ : std_logic;
SIGNAL \U1|Add26~16\ : std_logic;
SIGNAL \U1|Add26~17_combout\ : std_logic;
SIGNAL \U1|Add26~22_combout\ : std_logic;
SIGNAL \U1|Add26~18\ : std_logic;
SIGNAL \U1|Add26~19_combout\ : std_logic;
SIGNAL \U1|Add27~11\ : std_logic;
SIGNAL \U1|Add27~13\ : std_logic;
SIGNAL \U1|Add27~14_combout\ : std_logic;
SIGNAL \U1|Add26~21_combout\ : std_logic;
SIGNAL \U1|Equal18~0_combout\ : std_logic;
SIGNAL \U1|Equal18~2_combout\ : std_logic;
SIGNAL \U1|count1[0]~33_combout\ : std_logic;
SIGNAL \U1|Selector95~0_combout\ : std_logic;
SIGNAL \U1|count1[5]~45_combout\ : std_logic;
SIGNAL \U1|count1[10]~36_combout\ : std_logic;
SIGNAL \U1|count1[6]~47_combout\ : std_logic;
SIGNAL \U1|Equal17~1_combout\ : std_logic;
SIGNAL \U1|count1[3]~41_combout\ : std_logic;
SIGNAL \U1|Equal17~0_combout\ : std_logic;
SIGNAL \U1|Equal17~2_combout\ : std_logic;
SIGNAL \U1|Equal17~4_combout\ : std_logic;
SIGNAL \U1|count1[10]~32_combout\ : std_logic;
SIGNAL \U1|count1[10]~35_combout\ : std_logic;
SIGNAL \U1|count1[0]~34\ : std_logic;
SIGNAL \U1|count1[1]~37_combout\ : std_logic;
SIGNAL \U1|count1[1]~38\ : std_logic;
SIGNAL \U1|count1[2]~39_combout\ : std_logic;
SIGNAL \U1|count1[2]~40\ : std_logic;
SIGNAL \U1|count1[3]~42\ : std_logic;
SIGNAL \U1|count1[4]~43_combout\ : std_logic;
SIGNAL \U1|count1[4]~44\ : std_logic;
SIGNAL \U1|count1[5]~46\ : std_logic;
SIGNAL \U1|count1[6]~48\ : std_logic;
SIGNAL \U1|count1[7]~49_combout\ : std_logic;
SIGNAL \U1|count1[7]~50\ : std_logic;
SIGNAL \U1|count1[8]~51_combout\ : std_logic;
SIGNAL \U1|count1[8]~52\ : std_logic;
SIGNAL \U1|count1[9]~53_combout\ : std_logic;
SIGNAL \U1|count1[9]~54\ : std_logic;
SIGNAL \U1|count1[10]~55_combout\ : std_logic;
SIGNAL \U1|count1[10]~56\ : std_logic;
SIGNAL \U1|count1[11]~58\ : std_logic;
SIGNAL \U1|count1[12]~59_combout\ : std_logic;
SIGNAL \U1|count1[12]~60\ : std_logic;
SIGNAL \U1|count1[13]~62\ : std_logic;
SIGNAL \U1|count1[14]~63_combout\ : std_logic;
SIGNAL \U1|count1[14]~64\ : std_logic;
SIGNAL \U1|count1[15]~66\ : std_logic;
SIGNAL \U1|count1[16]~67_combout\ : std_logic;
SIGNAL \U1|count1[16]~68\ : std_logic;
SIGNAL \U1|count1[17]~69_combout\ : std_logic;
SIGNAL \U1|count1[17]~70\ : std_logic;
SIGNAL \U1|count1[18]~71_combout\ : std_logic;
SIGNAL \U1|count1[18]~72\ : std_logic;
SIGNAL \U1|count1[19]~74\ : std_logic;
SIGNAL \U1|count1[20]~75_combout\ : std_logic;
SIGNAL \U1|count1[20]~76\ : std_logic;
SIGNAL \U1|count1[21]~78\ : std_logic;
SIGNAL \U1|count1[22]~80\ : std_logic;
SIGNAL \U1|count1[23]~81_combout\ : std_logic;
SIGNAL \U1|count1[21]~77_combout\ : std_logic;
SIGNAL \U1|Equal17~6_combout\ : std_logic;
SIGNAL \U1|count1[23]~82\ : std_logic;
SIGNAL \U1|count1[24]~83_combout\ : std_logic;
SIGNAL \U1|count1[24]~84\ : std_logic;
SIGNAL \U1|count1[25]~85_combout\ : std_logic;
SIGNAL \U1|count1[25]~86\ : std_logic;
SIGNAL \U1|count1[26]~87_combout\ : std_logic;
SIGNAL \U1|count1[26]~88\ : std_logic;
SIGNAL \U1|count1[27]~90\ : std_logic;
SIGNAL \U1|count1[28]~91_combout\ : std_logic;
SIGNAL \U1|count1[28]~92\ : std_logic;
SIGNAL \U1|count1[29]~94\ : std_logic;
SIGNAL \U1|count1[30]~95_combout\ : std_logic;
SIGNAL \U1|count1[30]~96\ : std_logic;
SIGNAL \U1|count1[31]~97_combout\ : std_logic;
SIGNAL \U1|Equal17~8_combout\ : std_logic;
SIGNAL \U1|count1[27]~89_combout\ : std_logic;
SIGNAL \U1|Equal17~7_combout\ : std_logic;
SIGNAL \U1|Equal17~9_combout\ : std_logic;
SIGNAL \U1|Equal17~10_combout\ : std_logic;
SIGNAL \U1|shi[5]~3_combout\ : std_logic;
SIGNAL \U1|shi[5]~5_combout\ : std_logic;
SIGNAL \U1|Add22~1\ : std_logic;
SIGNAL \U1|Add22~2_combout\ : std_logic;
SIGNAL \U1|Add23~1\ : std_logic;
SIGNAL \U1|Add23~2_combout\ : std_logic;
SIGNAL \U1|Selector81~2_combout\ : std_logic;
SIGNAL \U1|Add23~3\ : std_logic;
SIGNAL \U1|Add23~4_combout\ : std_logic;
SIGNAL \U1|Selector80~2_combout\ : std_logic;
SIGNAL \U1|Equal28~1_combout\ : std_logic;
SIGNAL \U1|Equal29~0_combout\ : std_logic;
SIGNAL \U1|Selector79~0_combout\ : std_logic;
SIGNAL \U1|Selector79~1_combout\ : std_logic;
SIGNAL \U1|Selector76~3_combout\ : std_logic;
SIGNAL \U1|Add23~5\ : std_logic;
SIGNAL \U1|Add23~7\ : std_logic;
SIGNAL \U1|Add23~9\ : std_logic;
SIGNAL \U1|Add23~11\ : std_logic;
SIGNAL \U1|Add23~12_combout\ : std_logic;
SIGNAL \U1|Selector76~2_combout\ : std_logic;
SIGNAL \U1|shi[6]~feeder_combout\ : std_logic;
SIGNAL \U1|Selector75~5_combout\ : std_logic;
SIGNAL \U1|Selector75~0_combout\ : std_logic;
SIGNAL \U1|Add23~8_combout\ : std_logic;
SIGNAL \U1|Selector78~0_combout\ : std_logic;
SIGNAL \U1|Add22~3\ : std_logic;
SIGNAL \U1|Add22~5\ : std_logic;
SIGNAL \U1|Add22~7\ : std_logic;
SIGNAL \U1|Add22~9\ : std_logic;
SIGNAL \U1|Add22~11\ : std_logic;
SIGNAL \U1|Add22~13\ : std_logic;
SIGNAL \U1|Add22~14_combout\ : std_logic;
SIGNAL \U1|Selector75~1_combout\ : std_logic;
SIGNAL \U1|Selector75~2_combout\ : std_logic;
SIGNAL \U1|Selector75~4_combout\ : std_logic;
SIGNAL \U1|shi[7]~4_combout\ : std_logic;
SIGNAL \U1|shi[7]~6_combout\ : std_logic;
SIGNAL \U1|Equal28~0_combout\ : std_logic;
SIGNAL \U1|Equal28~2_combout\ : std_logic;
SIGNAL \U1|dat[7]~4_combout\ : std_logic;
SIGNAL \U1|Equal25~1_combout\ : std_logic;
SIGNAL \U1|Equal25~2_combout\ : std_logic;
SIGNAL \U1|Add19~2_combout\ : std_logic;
SIGNAL \U1|dat[1]~0_combout\ : std_logic;
SIGNAL \U1|Add18~1\ : std_logic;
SIGNAL \U1|Add18~2_combout\ : std_logic;
SIGNAL \U1|dat[2]~7_combout\ : std_logic;
SIGNAL \U1|Add18~3\ : std_logic;
SIGNAL \U1|Add18~4_combout\ : std_logic;
SIGNAL \U1|Selector92~0_combout\ : std_logic;
SIGNAL \U1|Add18~5\ : std_logic;
SIGNAL \U1|Add18~7\ : std_logic;
SIGNAL \U1|Add18~8_combout\ : std_logic;
SIGNAL \U1|Selector90~0_combout\ : std_logic;
SIGNAL \U1|Selector89~6_combout\ : std_logic;
SIGNAL \U1|Add19~7\ : std_logic;
SIGNAL \U1|Add19~9\ : std_logic;
SIGNAL \U1|Add19~10_combout\ : std_logic;
SIGNAL \U1|Selector89~4_combout\ : std_logic;
SIGNAL \U1|Equal25~0_combout\ : std_logic;
SIGNAL \U1|Selector89~5_combout\ : std_logic;
SIGNAL \U1|Add19~11\ : std_logic;
SIGNAL \U1|Add19~12_combout\ : std_logic;
SIGNAL \U1|Selector88~0_combout\ : std_logic;
SIGNAL \U1|Equal20~1_combout\ : std_logic;
SIGNAL \U1|Equal20~2_combout\ : std_logic;
SIGNAL \U1|Selector94~3_combout\ : std_logic;
SIGNAL \U1|Add19~0_combout\ : std_logic;
SIGNAL \U1|Selector94~0_combout\ : std_logic;
SIGNAL \U1|Selector94~2_combout\ : std_logic;
SIGNAL \U1|Selector94~4_combout\ : std_logic;
SIGNAL \U1|dat[0]~5_combout\ : std_logic;
SIGNAL \U1|dat[0]~6_combout\ : std_logic;
SIGNAL \U1|one_10[0]~1_combout\ : std_logic;
SIGNAL \U1|one_10[0]~2_combout\ : std_logic;
SIGNAL \U1|Selector126~7_combout\ : std_logic;
SIGNAL \U1|Add2~1\ : std_logic;
SIGNAL \U1|Add2~2_combout\ : std_logic;
SIGNAL \U1|Add2~3\ : std_logic;
SIGNAL \U1|Add2~4_combout\ : std_logic;
SIGNAL \U1|Add2~5\ : std_logic;
SIGNAL \U1|Add2~7\ : std_logic;
SIGNAL \U1|Add2~8_combout\ : std_logic;
SIGNAL \U1|Add2~9\ : std_logic;
SIGNAL \U1|Add2~11\ : std_logic;
SIGNAL \U1|Add2~13\ : std_logic;
SIGNAL \U1|Add2~15\ : std_logic;
SIGNAL \U1|Add2~16_combout\ : std_logic;
SIGNAL \U1|Add2~17\ : std_logic;
SIGNAL \U1|Add2~18_combout\ : std_logic;
SIGNAL \U1|count2~6_combout\ : std_logic;
SIGNAL \U1|Add2~19\ : std_logic;
SIGNAL \U1|Add2~21\ : std_logic;
SIGNAL \U1|Add2~23\ : std_logic;
SIGNAL \U1|Add2~25\ : std_logic;
SIGNAL \U1|Add2~27\ : std_logic;
SIGNAL \U1|Add2~28_combout\ : std_logic;
SIGNAL \U1|Add2~29\ : std_logic;
SIGNAL \U1|Add2~30_combout\ : std_logic;
SIGNAL \U1|count2~3_combout\ : std_logic;
SIGNAL \U1|Add2~31\ : std_logic;
SIGNAL \U1|Add2~32_combout\ : std_logic;
SIGNAL \U1|Add2~33\ : std_logic;
SIGNAL \U1|Add2~34_combout\ : std_logic;
SIGNAL \U1|Add2~35\ : std_logic;
SIGNAL \U1|Add2~36_combout\ : std_logic;
SIGNAL \U1|Add2~37\ : std_logic;
SIGNAL \U1|Add2~39\ : std_logic;
SIGNAL \U1|Add2~40_combout\ : std_logic;
SIGNAL \U1|count2~1_combout\ : std_logic;
SIGNAL \U1|Add2~41\ : std_logic;
SIGNAL \U1|Add2~43\ : std_logic;
SIGNAL \U1|Add2~45\ : std_logic;
SIGNAL \U1|Add2~46_combout\ : std_logic;
SIGNAL \U1|count2~0_combout\ : std_logic;
SIGNAL \U1|Add2~47\ : std_logic;
SIGNAL \U1|Add2~48_combout\ : std_logic;
SIGNAL \U1|Add2~49\ : std_logic;
SIGNAL \U1|Add2~50_combout\ : std_logic;
SIGNAL \U1|Add2~51\ : std_logic;
SIGNAL \U1|Add2~52_combout\ : std_logic;
SIGNAL \U1|Add2~53\ : std_logic;
SIGNAL \U1|Add2~55\ : std_logic;
SIGNAL \U1|Add2~56_combout\ : std_logic;
SIGNAL \U1|Add2~57\ : std_logic;
SIGNAL \U1|Add2~59\ : std_logic;
SIGNAL \U1|Add2~60_combout\ : std_logic;
SIGNAL \U1|Add2~58_combout\ : std_logic;
SIGNAL \U1|Add2~61\ : std_logic;
SIGNAL \U1|Add2~62_combout\ : std_logic;
SIGNAL \U1|Equal1~0_combout\ : std_logic;
SIGNAL \U1|Add2~42_combout\ : std_logic;
SIGNAL \U1|Equal1~2_combout\ : std_logic;
SIGNAL \U1|Add2~38_combout\ : std_logic;
SIGNAL \U1|count2~2_combout\ : std_logic;
SIGNAL \U1|Equal1~3_combout\ : std_logic;
SIGNAL \U1|Equal1~4_combout\ : std_logic;
SIGNAL \U1|Add2~6_combout\ : std_logic;
SIGNAL \U1|Add2~0_combout\ : std_logic;
SIGNAL \U1|count2~8_combout\ : std_logic;
SIGNAL \U1|Equal1~9_combout\ : std_logic;
SIGNAL \U1|count2~5_combout\ : std_logic;
SIGNAL \U1|Add2~22_combout\ : std_logic;
SIGNAL \U1|Equal1~6_combout\ : std_logic;
SIGNAL \U1|Equal1~7_combout\ : std_logic;
SIGNAL \U1|Equal1~10_combout\ : std_logic;
SIGNAL \U1|scan_flag~0_combout\ : std_logic;
SIGNAL \U1|scan_flag~q\ : std_logic;
SIGNAL \U1|year[4]~0_combout\ : std_logic;
SIGNAL \U1|Add16~1\ : std_logic;
SIGNAL \U1|Add16~3\ : std_logic;
SIGNAL \U1|Add16~4_combout\ : std_logic;
SIGNAL \U1|Selector100~0_combout\ : std_logic;
SIGNAL \U1|month[2]~5_combout\ : std_logic;
SIGNAL \U1|month[2]~6_combout\ : std_logic;
SIGNAL \U1|month[2]~7_combout\ : std_logic;
SIGNAL \U1|Equal23~1_combout\ : std_logic;
SIGNAL \U1|Equal23~2_combout\ : std_logic;
SIGNAL \U1|Add17~1\ : std_logic;
SIGNAL \U1|Add17~3\ : std_logic;
SIGNAL \U1|Add17~5\ : std_logic;
SIGNAL \U1|Add17~6_combout\ : std_logic;
SIGNAL \U1|Selector99~0_combout\ : std_logic;
SIGNAL \U1|Add17~7\ : std_logic;
SIGNAL \U1|Add17~8_combout\ : std_logic;
SIGNAL \U1|Selector98~0_combout\ : std_logic;
SIGNAL \U1|Add17~9\ : std_logic;
SIGNAL \U1|Add17~10_combout\ : std_logic;
SIGNAL \U1|Selector97~0_combout\ : std_logic;
SIGNAL \U1|Add17~11\ : std_logic;
SIGNAL \U1|Add17~12_combout\ : std_logic;
SIGNAL \U1|Selector96~0_combout\ : std_logic;
SIGNAL \U1|Equal23~0_combout\ : std_logic;
SIGNAL \U1|Equal24~0_combout\ : std_logic;
SIGNAL \U1|Selector101~3_combout\ : std_logic;
SIGNAL \U1|Add17~2_combout\ : std_logic;
SIGNAL \U1|Add16~2_combout\ : std_logic;
SIGNAL \U1|Selector101~2_combout\ : std_logic;
SIGNAL \U1|Equal24~1_combout\ : std_logic;
SIGNAL \U1|Add16~0_combout\ : std_logic;
SIGNAL \U1|Selector102~1_combout\ : std_logic;
SIGNAL \U1|Selector102~2_combout\ : std_logic;
SIGNAL \U1|Selector102~3_combout\ : std_logic;
SIGNAL \U1|Selector95~1_combout\ : std_logic;
SIGNAL \U1|Decoder2~8_combout\ : std_logic;
SIGNAL \U1|one_7[0]~3_combout\ : std_logic;
SIGNAL \U1|one_7[0]~_emulated_q\ : std_logic;
SIGNAL \U1|one_7[0]~1_combout\ : std_logic;
SIGNAL \U1|one_7[0]~2_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|one_6[0]~1_combout\ : std_logic;
SIGNAL \U1|one_6[0]~2_combout\ : std_logic;
SIGNAL \U1|Selector126~8_combout\ : std_logic;
SIGNAL \U1|Selector126~9_combout\ : std_logic;
SIGNAL \U1|next.data19~feeder_combout\ : std_logic;
SIGNAL \U1|next.data19~q\ : std_logic;
SIGNAL \U1|next.data20~q\ : std_logic;
SIGNAL \U1|next.data21~q\ : std_logic;
SIGNAL \U1|next.data22~q\ : std_logic;
SIGNAL \U1|next.data23~feeder_combout\ : std_logic;
SIGNAL \U1|next.data23~q\ : std_logic;
SIGNAL \U1|next.data24~q\ : std_logic;
SIGNAL \U1|next.data25~q\ : std_logic;
SIGNAL \U1|two_8[0]~1_combout\ : std_logic;
SIGNAL \U1|two_8[0]~2_combout\ : std_logic;
SIGNAL \U1|Add25~0_combout\ : std_logic;
SIGNAL \U1|Add24~23_combout\ : std_logic;
SIGNAL \U1|fen[2]~0_combout\ : std_logic;
SIGNAL \U1|fen[2]~1_combout\ : std_logic;
SIGNAL \U1|fen[2]~2_combout\ : std_logic;
SIGNAL \U1|Add25~1\ : std_logic;
SIGNAL \U1|Add25~2_combout\ : std_logic;
SIGNAL \U1|Add24~24_combout\ : std_logic;
SIGNAL \U1|Add24~5\ : std_logic;
SIGNAL \U1|Add24~7\ : std_logic;
SIGNAL \U1|Add24~8_combout\ : std_logic;
SIGNAL \U1|Selector72~3_combout\ : std_logic;
SIGNAL \U1|Add25~3\ : std_logic;
SIGNAL \U1|Add25~4_combout\ : std_logic;
SIGNAL \U1|Selector72~2_combout\ : std_logic;
SIGNAL \U1|Add25~5\ : std_logic;
SIGNAL \U1|Add25~6_combout\ : std_logic;
SIGNAL \U1|Add24~9\ : std_logic;
SIGNAL \U1|Add24~10_combout\ : std_logic;
SIGNAL \U1|Selector71~0_combout\ : std_logic;
SIGNAL \U1|Add24~11\ : std_logic;
SIGNAL \U1|Add24~14\ : std_logic;
SIGNAL \U1|Add24~16\ : std_logic;
SIGNAL \U1|Add24~17_combout\ : std_logic;
SIGNAL \U1|Add25~7\ : std_logic;
SIGNAL \U1|Add25~8_combout\ : std_logic;
SIGNAL \U1|Selector70~0_combout\ : std_logic;
SIGNAL \U1|Add25~9\ : std_logic;
SIGNAL \U1|Add25~11\ : std_logic;
SIGNAL \U1|Add25~12_combout\ : std_logic;
SIGNAL \U1|Add24~19_combout\ : std_logic;
SIGNAL \U1|Equal19~0_combout\ : std_logic;
SIGNAL \U1|fen[2]~3_combout\ : std_logic;
SIGNAL \U1|Add24~15_combout\ : std_logic;
SIGNAL \U1|Selector69~0_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|two_10[0]~1_combout\ : std_logic;
SIGNAL \U1|Add31~1\ : std_logic;
SIGNAL \U1|Add31~2_combout\ : std_logic;
SIGNAL \U1|alarm_fen~0_combout\ : std_logic;
SIGNAL \U1|Decoder2~1_combout\ : std_logic;
SIGNAL \U1|alarm_fen[7]~1_combout\ : std_logic;
SIGNAL \U1|Add32~1\ : std_logic;
SIGNAL \U1|Add32~3\ : std_logic;
SIGNAL \U1|Add32~5\ : std_logic;
SIGNAL \U1|Add32~7\ : std_logic;
SIGNAL \U1|Add32~8_combout\ : std_logic;
SIGNAL \U1|Add32~6_combout\ : std_logic;
SIGNAL \U1|Add31~3\ : std_logic;
SIGNAL \U1|Add31~5\ : std_logic;
SIGNAL \U1|Add31~6_combout\ : std_logic;
SIGNAL \U1|Add32~9\ : std_logic;
SIGNAL \U1|Add32~10_combout\ : std_logic;
SIGNAL \U1|Add31~9\ : std_logic;
SIGNAL \U1|Add31~10_combout\ : std_logic;
SIGNAL \U1|alarm_fen~7_combout\ : std_logic;
SIGNAL \U1|Add31~4_combout\ : std_logic;
SIGNAL \U1|alarm_fen~6_combout\ : std_logic;
SIGNAL \U1|Equal35~0_combout\ : std_logic;
SIGNAL \U1|Add31~0_combout\ : std_logic;
SIGNAL \U1|Add32~0_combout\ : std_logic;
SIGNAL \U1|alarm_fen~2_combout\ : std_logic;
SIGNAL \U1|Equal35~1_combout\ : std_logic;
SIGNAL \U1|alarm_fen~9_combout\ : std_logic;
SIGNAL \U1|Add31~11\ : std_logic;
SIGNAL \U1|Add31~12_combout\ : std_logic;
SIGNAL \U1|Equal34~0_combout\ : std_logic;
SIGNAL \U1|Equal34~1_combout\ : std_logic;
SIGNAL \U1|alarm_fen~3_combout\ : std_logic;
SIGNAL \U1|alarm_fen~4_combout\ : std_logic;
SIGNAL \U1|Add31~7\ : std_logic;
SIGNAL \U1|Add31~8_combout\ : std_logic;
SIGNAL \U1|alarm_fen~8_combout\ : std_logic;
SIGNAL \U1|alarm_fen~10_combout\ : std_logic;
SIGNAL \U1|Add31~13\ : std_logic;
SIGNAL \U1|Add31~14_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|two_11[2]~25_combout\ : std_logic;
SIGNAL \U1|Mux19~0_combout\ : std_logic;
SIGNAL \U1|Mux22~0_combout\ : std_logic;
SIGNAL \U1|two_11[2]~26_combout\ : std_logic;
SIGNAL \U1|two_10[0]~3_combout\ : std_logic;
SIGNAL \U1|two_10[0]~_emulated_q\ : std_logic;
SIGNAL \U1|two_10[0]~2_combout\ : std_logic;
SIGNAL \U1|Selector126~2_combout\ : std_logic;
SIGNAL \U1|shi[7]~0_combout\ : std_logic;
SIGNAL \U1|two_1[1]~0_combout\ : std_logic;
SIGNAL \U1|two_1[1]~1_combout\ : std_logic;
SIGNAL \U1|Add22~10_combout\ : std_logic;
SIGNAL \U1|Selector77~0_combout\ : std_logic;
SIGNAL \U1|shi[5]~feeder_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|two_7[0]~1_combout\ : std_logic;
SIGNAL \U1|two_7[4]~34_combout\ : std_logic;
SIGNAL \U1|Add28~11\ : std_logic;
SIGNAL \U1|Add28~12_combout\ : std_logic;
SIGNAL \U1|alarm_shi[0]~9_combout\ : std_logic;
SIGNAL \U1|Decoder2~2_combout\ : std_logic;
SIGNAL \U1|alarm_shi[7]~0_combout\ : std_logic;
SIGNAL \U1|Add29~1_cout\ : std_logic;
SIGNAL \U1|Add29~3\ : std_logic;
SIGNAL \U1|Add29~5_combout\ : std_logic;
SIGNAL \U1|Add28~1_cout\ : std_logic;
SIGNAL \U1|Add28~3\ : std_logic;
SIGNAL \U1|Add28~4_combout\ : std_logic;
SIGNAL \U1|Add29~7_combout\ : std_logic;
SIGNAL \U1|Equal32~1_combout\ : std_logic;
SIGNAL \U1|alarm_shi[7]~1_combout\ : std_logic;
SIGNAL \U1|alarm_shi[7]~2_combout\ : std_logic;
SIGNAL \U1|Add28~5\ : std_logic;
SIGNAL \U1|Add28~6_combout\ : std_logic;
SIGNAL \U1|alarm_shi~3_combout\ : std_logic;
SIGNAL \U1|Add29~6\ : std_logic;
SIGNAL \U1|Add29~9\ : std_logic;
SIGNAL \U1|Add29~11\ : std_logic;
SIGNAL \U1|Add29~13\ : std_logic;
SIGNAL \U1|Add29~14_combout\ : std_logic;
SIGNAL \U1|alarm_shi~6_combout\ : std_logic;
SIGNAL \U1|Add28~13\ : std_logic;
SIGNAL \U1|Add28~14_combout\ : std_logic;
SIGNAL \U1|Add29~15\ : std_logic;
SIGNAL \U1|Add29~16_combout\ : std_logic;
SIGNAL \U1|alarm_shi~7_combout\ : std_logic;
SIGNAL \U1|Equal32~0_combout\ : std_logic;
SIGNAL \U1|Add28~7\ : std_logic;
SIGNAL \U1|Add28~8_combout\ : std_logic;
SIGNAL \U1|alarm_shi~4_combout\ : std_logic;
SIGNAL \U1|Add29~10_combout\ : std_logic;
SIGNAL \U1|Add29~10_wirecell_combout\ : std_logic;
SIGNAL \U1|Add28~9\ : std_logic;
SIGNAL \U1|Add28~10_combout\ : std_logic;
SIGNAL \U1|Add29~12_combout\ : std_logic;
SIGNAL \U1|alarm_shi~5_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[16]~50_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[15]~53_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[17]~48_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[18]~47_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[23]~54_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[22]~55_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[21]~56_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[20]~57_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[28]~70_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[27]~60_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[26]~62_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[25]~63_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[32]~76_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[31]~77_combout\ : std_logic;
SIGNAL \U1|Add28~2_combout\ : std_logic;
SIGNAL \U1|Add29~2_combout\ : std_logic;
SIGNAL \U1|Add29~4_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mux34~0_combout\ : std_logic;
SIGNAL \U1|two_7[0]~3_combout\ : std_logic;
SIGNAL \U1|two_7[0]~_emulated_q\ : std_logic;
SIGNAL \U1|two_7[0]~2_combout\ : std_logic;
SIGNAL \U1|Selector126~3_combout\ : std_logic;
SIGNAL \U1|next.data26~q\ : std_logic;
SIGNAL \U1|two_11[0]~1_combout\ : std_logic;
SIGNAL \U1|Mux26~0_combout\ : std_logic;
SIGNAL \U1|two_11[0]~3_combout\ : std_logic;
SIGNAL \U1|two_11[0]~_emulated_q\ : std_logic;
SIGNAL \U1|two_11[0]~2_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \U1|Add27~4_combout\ : std_logic;
SIGNAL \U1|Add26~9_combout\ : std_logic;
SIGNAL \U1|Selector64~3_combout\ : std_logic;
SIGNAL \U1|Selector64~2_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|two_13[0]~1_combout\ : std_logic;
SIGNAL \U1|two_13[0]~2_combout\ : std_logic;
SIGNAL \U1|Selector126~1_combout\ : std_logic;
SIGNAL \U1|Selector126~4_combout\ : std_logic;
SIGNAL \U1|Selector126~10_combout\ : std_logic;
SIGNAL \U1|Add15~1\ : std_logic;
SIGNAL \U1|Add15~3\ : std_logic;
SIGNAL \U1|Add15~4_combout\ : std_logic;
SIGNAL \U1|Add14~1\ : std_logic;
SIGNAL \U1|Add14~2_combout\ : std_logic;
SIGNAL \U1|Selector116~2_combout\ : std_logic;
SIGNAL \U1|year[4]~2_combout\ : std_logic;
SIGNAL \U1|year[4]~1_combout\ : std_logic;
SIGNAL \U1|year[4]~3_combout\ : std_logic;
SIGNAL \U1|Add14~3\ : std_logic;
SIGNAL \U1|Add14~4_combout\ : std_logic;
SIGNAL \U1|Selector115~2_combout\ : std_logic;
SIGNAL \U1|Add15~5\ : std_logic;
SIGNAL \U1|Add15~6_combout\ : std_logic;
SIGNAL \U1|Add14~5\ : std_logic;
SIGNAL \U1|Add14~6_combout\ : std_logic;
SIGNAL \U1|Selector114~2_combout\ : std_logic;
SIGNAL \U1|Add15~7\ : std_logic;
SIGNAL \U1|Add15~9\ : std_logic;
SIGNAL \U1|Add15~11\ : std_logic;
SIGNAL \U1|Add15~13\ : std_logic;
SIGNAL \U1|Add15~14_combout\ : std_logic;
SIGNAL \U1|Add15~8_combout\ : std_logic;
SIGNAL \U1|Selector113~2_combout\ : std_logic;
SIGNAL \U1|Add14~7\ : std_logic;
SIGNAL \U1|Add14~9\ : std_logic;
SIGNAL \U1|Add14~11\ : std_logic;
SIGNAL \U1|Add14~12_combout\ : std_logic;
SIGNAL \U1|Add15~12_combout\ : std_logic;
SIGNAL \U1|Selector111~0_combout\ : std_logic;
SIGNAL \U1|Add14~13\ : std_logic;
SIGNAL \U1|Add14~14_combout\ : std_logic;
SIGNAL \U1|Selector110~0_combout\ : std_logic;
SIGNAL \U1|Add15~15\ : std_logic;
SIGNAL \U1|Add15~16_combout\ : std_logic;
SIGNAL \U1|Selector109~1_combout\ : std_logic;
SIGNAL \U1|Add15~17\ : std_logic;
SIGNAL \U1|Add15~19\ : std_logic;
SIGNAL \U1|Add15~20_combout\ : std_logic;
SIGNAL \U1|Add14~15\ : std_logic;
SIGNAL \U1|Add14~17\ : std_logic;
SIGNAL \U1|Add14~19\ : std_logic;
SIGNAL \U1|Add14~20_combout\ : std_logic;
SIGNAL \U1|Selector107~0_combout\ : std_logic;
SIGNAL \U1|Equal21~2_combout\ : std_logic;
SIGNAL \U1|Selector109~0_combout\ : std_logic;
SIGNAL \U1|Add15~18_combout\ : std_logic;
SIGNAL \U1|Selector108~0_combout\ : std_logic;
SIGNAL \U1|Equal22~0_combout\ : std_logic;
SIGNAL \U1|Selector112~0_combout\ : std_logic;
SIGNAL \U1|Add14~10_combout\ : std_logic;
SIGNAL \U1|Add15~10_combout\ : std_logic;
SIGNAL \U1|Selector112~1_combout\ : std_logic;
SIGNAL \U1|year[5]~feeder_combout\ : std_logic;
SIGNAL \U1|Add15~21\ : std_logic;
SIGNAL \U1|Add15~23\ : std_logic;
SIGNAL \U1|Add15~25\ : std_logic;
SIGNAL \U1|Add15~27\ : std_logic;
SIGNAL \U1|Add15~28_combout\ : std_logic;
SIGNAL \U1|Selector103~0_combout\ : std_logic;
SIGNAL \U1|Add15~22_combout\ : std_logic;
SIGNAL \U1|Add14~21\ : std_logic;
SIGNAL \U1|Add14~22_combout\ : std_logic;
SIGNAL \U1|Selector106~0_combout\ : std_logic;
SIGNAL \U1|Equal21~0_combout\ : std_logic;
SIGNAL \U1|Equal21~1_combout\ : std_logic;
SIGNAL \U1|year[4]~4_combout\ : std_logic;
SIGNAL \U1|Add14~23\ : std_logic;
SIGNAL \U1|Add14~25\ : std_logic;
SIGNAL \U1|Add14~26_combout\ : std_logic;
SIGNAL \U1|Selector104~0_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[108]~127_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[107]~129_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[106]~131_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[105]~133_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[104]~134_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[103]~136_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[102]~138_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[101]~140_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[119]~209_combout\ : std_logic;
SIGNAL \U1|Add15~24_combout\ : std_logic;
SIGNAL \U1|Selector105~0_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[118]~210_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[117]~211_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[116]~145_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[115]~146_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[114]~147_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[100]~151_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[100]~152_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[112]~153_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[130]~154_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[129]~191_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[128]~156_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[127]~157_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[114]~214_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[126]~194_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[125]~215_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[124]~160_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[99]~163_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[99]~162_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[123]~217_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[141]~166_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[128]~192_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[140]~196_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[115]~213_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[127]~193_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[139]~197_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[138]~169_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[137]~199_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[136]~171_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[135]~172_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[110]~175_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[110]~174_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[134]~218_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[152]~202_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[151]~179_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[150]~180_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[149]~181_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[148]~182_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[147]~183_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[122]~176_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[122]~173_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[146]~208_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|StageOut[145]~189_combout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~1_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~3_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~5_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~7_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~9_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~11_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~13_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout\ : std_logic;
SIGNAL \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ : std_logic;
SIGNAL \U1|one_1[0]~1_combout\ : std_logic;
SIGNAL \U1|one_1[0]~3_combout\ : std_logic;
SIGNAL \U1|one_1[0]~_emulated_q\ : std_logic;
SIGNAL \U1|one_1[0]~2_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[108]~148_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[107]~150_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[106]~153_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[105]~154_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[104]~156_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[103]~158_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[102]~161_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[101]~162_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[116]~253_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[115]~254_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[114]~169_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[113]~170_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[112]~172_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[119]~250_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[118]~165_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[117]~166_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[130]~176_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[117]~252_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[129]~225_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[128]~226_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[127]~227_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[126]~228_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[125]~181_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[100]~174_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[100]~173_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[124]~257_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[99]~185_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[111]~186_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[111]~183_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[123]~187_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[140]~230_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[139]~190_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[138]~232_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[137]~192_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[136]~234_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[135]~194_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[110]~196_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[110]~197_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[122]~198_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[122]~195_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[134]~199_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[152]~200_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[141]~188_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[151]~201_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[150]~202_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[125]~256_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[137]~233_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[149]~239_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[148]~204_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[147]~205_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[146]~206_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[121]~209_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[133]~210_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[133]~207_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[145]~211_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~1\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~3\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~5\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~7\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~9\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~11\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~13\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[161]~245_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[148]~240_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[160]~246_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[135]~235_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[147]~241_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[159]~247_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[139]~231_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[151]~237_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[163]~243_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[162]~213_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[52]~42_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[51]~63_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[50]~64_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[158]~217_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[134]~259_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[146]~242_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[158]~248_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[49]~45_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[54]~40_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[53]~41_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[61]~47_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[60]~48_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[59]~69_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[58]~70_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[145]~260_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[157]~249_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[48]~71_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[48]~51_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[57]~52_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[62]~46_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[70]~53_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[69]~54_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[68]~75_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[67]~76_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[66]~77_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[132]~221_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[132]~220_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[144]~222_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[144]~219_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\ : std_logic;
SIGNAL \U1|Mod3|auto_generated|divider|divider|StageOut[156]~223_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[56]~78_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|StageOut[65]~79_combout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \U1|one_2[0]~1_combout\ : std_logic;
SIGNAL \U1|one_2[0]~2_combout\ : std_logic;
SIGNAL \U1|Selector126~11_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[53]~164_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[52]~166_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[51]~169_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[50]~171_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[49]~172_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[54]~162_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[62]~174_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[61]~252_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[60]~253_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[59]~177_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[58]~179_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[57]~180_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[69]~183_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[68]~184_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[67]~185_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[66]~256_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[65]~187_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[70]~230_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[78]~189_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[59]~254_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[68]~232_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[77]~234_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[67]~255_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[76]~235_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[75]~192_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[74]~257_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[73]~194_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[86]~196_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[85]~237_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[75]~262_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[84]~238_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[83]~263_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[82]~258_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[81]~201_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[94]~239_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[93]~204_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[92]~241_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[91]~206_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[90]~207_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[89]~209_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[93]~240_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[102]~242_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[101]~211_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[100]~212_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[99]~265_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[98]~214_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[97]~215_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[110]~217_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[109]~246_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[108]~247_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[107]~220_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[106]~261_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[105]~223_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[118]~248_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[117]~249_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[116]~226_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[18]~42_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[17]~54_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[16]~44_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[115]~267_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[15]~56_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[23]~45_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[22]~46_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[15]~57_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[20]~64_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[28]~60_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[27]~61_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[20]~65_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[26]~51_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[104]~228_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|StageOut[104]~229_combout\ : std_logic;
SIGNAL \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|StageOut[25]~62_combout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|one_3[0]~1_combout\ : std_logic;
SIGNAL \U1|one_3[0]~3_combout\ : std_logic;
SIGNAL \U1|one_3[0]~_emulated_q\ : std_logic;
SIGNAL \U1|one_3[0]~2_combout\ : std_logic;
SIGNAL \U1|Selector126~12_combout\ : std_logic;
SIGNAL \U1|Selector126~15_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Add19~13\ : std_logic;
SIGNAL \U1|Add19~14_combout\ : std_logic;
SIGNAL \U1|Selector87~0_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[23]~67_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[33]~58_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \U1|one_10[1]~5_combout\ : std_logic;
SIGNAL \U1|one_10[1]~7_combout\ : std_logic;
SIGNAL \U1|one_10[1]~_emulated_q\ : std_logic;
SIGNAL \U1|one_10[1]~6_combout\ : std_logic;
SIGNAL \U1|Selector86~5_combout\ : std_logic;
SIGNAL \U1|Selector84~3_combout\ : std_logic;
SIGNAL \U1|Selector84~2_combout\ : std_logic;
SIGNAL \U1|week[3]~2_combout\ : std_logic;
SIGNAL \U1|week[3]~3_combout\ : std_logic;
SIGNAL \U1|Equal27~0_combout\ : std_logic;
SIGNAL \U1|Selector86~2_combout\ : std_logic;
SIGNAL \U1|Equal26~0_combout\ : std_logic;
SIGNAL \U1|Selector86~3_combout\ : std_logic;
SIGNAL \U1|Selector86~0_combout\ : std_logic;
SIGNAL \U1|Selector86~1_combout\ : std_logic;
SIGNAL \U1|Selector86~4_combout\ : std_logic;
SIGNAL \U1|week[0]~1_combout\ : std_logic;
SIGNAL \U1|Selector85~0_combout\ : std_logic;
SIGNAL \U1|Decoder2~0_combout\ : std_logic;
SIGNAL \U1|one_13[2]~0_combout\ : std_logic;
SIGNAL \U1|one_13~5_combout\ : std_logic;
SIGNAL \U1|one_13[0]~1_combout\ : std_logic;
SIGNAL \U1|one_13[0]~2_combout\ : std_logic;
SIGNAL \U1|Selector125~6_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \U1|two_8[1]~5_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[16]~51_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[15]~53_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[18]~46_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[17]~49_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[22]~74_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[28]~70_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[23]~73_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[21]~75_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[20]~57_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[27]~60_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[26]~61_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[25]~63_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[30]~68_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|Mux28~0_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[27]~71_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[33]~72_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[32]~66_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|StageOut[31]~77_combout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\ : std_logic;
SIGNAL \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|Mux37~1_combout\ : std_logic;
SIGNAL \U1|two_8[1]~7_combout\ : std_logic;
SIGNAL \U1|two_8[1]~_emulated_q\ : std_logic;
SIGNAL \U1|two_8[1]~6_combout\ : std_logic;
SIGNAL \U1|two_10[1]~5_combout\ : std_logic;
SIGNAL \U1|Mux21~0_combout\ : std_logic;
SIGNAL \U1|two_10[1]~7_combout\ : std_logic;
SIGNAL \U1|two_10[1]~_emulated_q\ : std_logic;
SIGNAL \U1|two_10[1]~6_combout\ : std_logic;
SIGNAL \U1|Selector125~8_combout\ : std_logic;
SIGNAL \U1|Selector126~13_combout\ : std_logic;
SIGNAL \U1|Selector34~0_combout\ : std_logic;
SIGNAL \U1|two_12[1]~0_combout\ : std_logic;
SIGNAL \U1|Selector125~4_combout\ : std_logic;
SIGNAL \U1|Selector125~5_combout\ : std_logic;
SIGNAL \U1|Selector125~9_combout\ : std_logic;
SIGNAL \U1|Selector125~12_combout\ : std_logic;
SIGNAL \U1|one_2[1]~5_combout\ : std_logic;
SIGNAL \U1|one_2[1]~6_combout\ : std_logic;
SIGNAL \U1|Selector125~11_combout\ : std_logic;
SIGNAL \U1|next.data27~q\ : std_logic;
SIGNAL \U1|next.data28~q\ : std_logic;
SIGNAL \U1|next.data29~feeder_combout\ : std_logic;
SIGNAL \U1|next.data29~q\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[23]~67_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[30]~56_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[33]~58_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[32]~70_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[31]~60_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \U1|two_14[1]~5_combout\ : std_logic;
SIGNAL \U1|Equal2~0_combout\ : std_logic;
SIGNAL \U1|two_14[1]~7_combout\ : std_logic;
SIGNAL \U1|two_14[1]~_emulated_q\ : std_logic;
SIGNAL \U1|two_14[1]~6_combout\ : std_logic;
SIGNAL \U1|Selector125~13_combout\ : std_logic;
SIGNAL \U1|Selector125~14_combout\ : std_logic;
SIGNAL \U1|Add16~5\ : std_logic;
SIGNAL \U1|Add16~7\ : std_logic;
SIGNAL \U1|Add16~9\ : std_logic;
SIGNAL \U1|Add16~11\ : std_logic;
SIGNAL \U1|Add16~13\ : std_logic;
SIGNAL \U1|Add16~14_combout\ : std_logic;
SIGNAL \U1|month~2_combout\ : std_logic;
SIGNAL \U1|month[7]~0_combout\ : std_logic;
SIGNAL \U1|Equal19~1_combout\ : std_logic;
SIGNAL \U1|Equal19~2_combout\ : std_logic;
SIGNAL \U1|month~3_combout\ : std_logic;
SIGNAL \U1|month~4_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[23]~67_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[22]~68_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[28]~65_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[32]~59_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[31]~60_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[30]~57_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Mod6|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \U1|one_7[1]~5_combout\ : std_logic;
SIGNAL \U1|one_7[1]~7_combout\ : std_logic;
SIGNAL \U1|one_7[1]~_emulated_q\ : std_logic;
SIGNAL \U1|one_7[1]~6_combout\ : std_logic;
SIGNAL \U1|Selector125~0_combout\ : std_logic;
SIGNAL \U1|Selector125~15_combout\ : std_logic;
SIGNAL \U1|one_13~6_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ : std_logic;
SIGNAL \U1|one_10[2]~9_combout\ : std_logic;
SIGNAL \U1|one_10[2]~11_combout\ : std_logic;
SIGNAL \U1|one_10[2]~_emulated_q\ : std_logic;
SIGNAL \U1|one_10[2]~10_combout\ : std_logic;
SIGNAL \U1|Selector124~12_combout\ : std_logic;
SIGNAL \U1|one_2[2]~9_combout\ : std_logic;
SIGNAL \U1|one_2[2]~10_combout\ : std_logic;
SIGNAL \U1|Selector124~14_combout\ : std_logic;
SIGNAL \U1|Selector124~2_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U1|one_9[2]~9_combout\ : std_logic;
SIGNAL \U1|one_9[2]~11_combout\ : std_logic;
SIGNAL \U1|one_9[2]~_emulated_q\ : std_logic;
SIGNAL \U1|one_9[2]~10_combout\ : std_logic;
SIGNAL \U1|Selector124~4_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[37]~63_combout\ : std_logic;
SIGNAL \U1|two_14[2]~9_combout\ : std_logic;
SIGNAL \U1|two_14[2]~25_combout\ : std_logic;
SIGNAL \U1|two_14[2]~11_combout\ : std_logic;
SIGNAL \U1|two_14[2]~_emulated_q\ : std_logic;
SIGNAL \U1|two_14[2]~10_combout\ : std_logic;
SIGNAL \U1|Selector124~3_combout\ : std_logic;
SIGNAL \U1|Selector124~5_combout\ : std_logic;
SIGNAL \U1|two_10[2]~9_combout\ : std_logic;
SIGNAL \U1|two_10[2]~11_combout\ : std_logic;
SIGNAL \U1|two_10[2]~_emulated_q\ : std_logic;
SIGNAL \U1|two_10[2]~10_combout\ : std_logic;
SIGNAL \U1|Selector124~0_combout\ : std_logic;
SIGNAL \U1|Selector124~15_combout\ : std_logic;
SIGNAL \U1|Decoder2~7_combout\ : std_logic;
SIGNAL \U1|one_2[3]~13_combout\ : std_logic;
SIGNAL \U1|one_2[3]~15_combout\ : std_logic;
SIGNAL \U1|one_2[3]~_emulated_q\ : std_logic;
SIGNAL \U1|one_2[3]~14_combout\ : std_logic;
SIGNAL \U1|one_3[3]~13_combout\ : std_logic;
SIGNAL \U1|one_3[3]~14_combout\ : std_logic;
SIGNAL \U1|Selector123~12_combout\ : std_logic;
SIGNAL \U1|one_6[3]~13_combout\ : std_logic;
SIGNAL \U1|one_6[3]~14_combout\ : std_logic;
SIGNAL \U1|Selector123~13_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\ : std_logic;
SIGNAL \U1|one_10[3]~13_combout\ : std_logic;
SIGNAL \U1|one_10[3]~15_combout\ : std_logic;
SIGNAL \U1|one_10[3]~_emulated_q\ : std_logic;
SIGNAL \U1|one_10[3]~14_combout\ : std_logic;
SIGNAL \U1|Selector123~0_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout\ : std_logic;
SIGNAL \U1|two_8[3]~13_combout\ : std_logic;
SIGNAL \U1|two_8[3]~14_combout\ : std_logic;
SIGNAL \U1|two_10[3]~13_combout\ : std_logic;
SIGNAL \U1|Mux19~1_combout\ : std_logic;
SIGNAL \U1|two_10[3]~15_combout\ : std_logic;
SIGNAL \U1|two_10[3]~_emulated_q\ : std_logic;
SIGNAL \U1|two_10[3]~14_combout\ : std_logic;
SIGNAL \U1|Selector123~1_combout\ : std_logic;
SIGNAL \U1|two_13[3]~13_combout\ : std_logic;
SIGNAL \U1|two_13[3]~14_combout\ : std_logic;
SIGNAL \U1|Selector123~4_combout\ : std_logic;
SIGNAL \U1|one_14~2_combout\ : std_logic;
SIGNAL \U1|Selector123~7_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U1|Mod2|auto_generated|divider|divider|StageOut[38]~64_combout\ : std_logic;
SIGNAL \U1|two_14[3]~13_combout\ : std_logic;
SIGNAL \U1|two_14[3]~14_combout\ : std_logic;
SIGNAL \U1|Selector123~5_combout\ : std_logic;
SIGNAL \U1|Mux31~0_combout\ : std_logic;
SIGNAL \U1|two_7[3]~15_combout\ : std_logic;
SIGNAL \U1|two_7[3]~_emulated_q\ : std_logic;
SIGNAL \U1|two_7[3]~13_combout\ : std_logic;
SIGNAL \U1|two_7[3]~14_combout\ : std_logic;
SIGNAL \U1|Selector123~6_combout\ : std_logic;
SIGNAL \U1|Selector123~8_combout\ : std_logic;
SIGNAL \U1|Selector123~9_combout\ : std_logic;
SIGNAL \U1|Selector123~14_combout\ : std_logic;
SIGNAL \U1|two_10[4]~17_combout\ : std_logic;
SIGNAL \U1|two_10[4]~18_combout\ : std_logic;
SIGNAL \U1|two_8~23_combout\ : std_logic;
SIGNAL \U1|Selector122~4_combout\ : std_logic;
SIGNAL \U1|Mux30~0_combout\ : std_logic;
SIGNAL \U1|two_7[4]~17_combout\ : std_logic;
SIGNAL \U1|two_7[4]~19_combout\ : std_logic;
SIGNAL \U1|two_7[4]~_emulated_q\ : std_logic;
SIGNAL \U1|two_7[4]~18_combout\ : std_logic;
SIGNAL \U1|Selector122~5_combout\ : std_logic;
SIGNAL \U1|one_9[4]~17_combout\ : std_logic;
SIGNAL \U1|one_9[4]~18_combout\ : std_logic;
SIGNAL \U1|Selector122~7_combout\ : std_logic;
SIGNAL \U1|Selector122~8_combout\ : std_logic;
SIGNAL \U1|Selector123~3_combout\ : std_logic;
SIGNAL \U1|Selector122~0_combout\ : std_logic;
SIGNAL \U1|WideOr6~0_combout\ : std_logic;
SIGNAL \U1|Selector122~1_combout\ : std_logic;
SIGNAL \U1|Selector122~3_combout\ : std_logic;
SIGNAL \U1|Selector122~9_combout\ : std_logic;
SIGNAL \U1|Selector122~11_combout\ : std_logic;
SIGNAL \U1|Decoder2~3_combout\ : std_logic;
SIGNAL \U1|two_14~23_combout\ : std_logic;
SIGNAL \U1|next.data30~q\ : std_logic;
SIGNAL \U1|next.data31~feeder_combout\ : std_logic;
SIGNAL \U1|next.data31~q\ : std_logic;
SIGNAL \U1|next.scan~q\ : std_logic;
SIGNAL \U1|Selector121~2_combout\ : std_logic;
SIGNAL \U1|Selector121~7_combout\ : std_logic;
SIGNAL \U1|one_9[5]~20_combout\ : std_logic;
SIGNAL \U1|Selector121~6_combout\ : std_logic;
SIGNAL \U1|one_1[5]~21_combout\ : std_logic;
SIGNAL \U1|one_1[5]~23_combout\ : std_logic;
SIGNAL \U1|one_1[5]~_emulated_q\ : std_logic;
SIGNAL \U1|one_1[5]~22_combout\ : std_logic;
SIGNAL \U1|Selector121~9_combout\ : std_logic;
SIGNAL \U1|Selector121~10_combout\ : std_logic;
SIGNAL \U1|Selector121~4_combout\ : std_logic;
SIGNAL \U1|two_7[5]~20_combout\ : std_logic;
SIGNAL \U1|Selector121~12_combout\ : std_logic;
SIGNAL \U1|one_7[1]~23_combout\ : std_logic;
SIGNAL \U1|one_6[4]~17_combout\ : std_logic;
SIGNAL \U1|one_6[5]~21_combout\ : std_logic;
SIGNAL \U1|one_6[5]~_emulated_q\ : std_logic;
SIGNAL \U1|one_6[5]~20_combout\ : std_logic;
SIGNAL \U1|Selector121~11_combout\ : std_logic;
SIGNAL \U1|Selector121~13_combout\ : std_logic;
SIGNAL \U1|Selector121~14_combout\ : std_logic;
SIGNAL \U1|Selector121~15_combout\ : std_logic;
SIGNAL \U1|Selector120~4_combout\ : std_logic;
SIGNAL \U1|two_13[6]~23_combout\ : std_logic;
SIGNAL \U1|two_13[6]~24_combout\ : std_logic;
SIGNAL \U1|Selector120~6_combout\ : std_logic;
SIGNAL \U1|one_6[6]~23_combout\ : std_logic;
SIGNAL \U1|one_6[6]~25_combout\ : std_logic;
SIGNAL \U1|one_6[6]~_emulated_q\ : std_logic;
SIGNAL \U1|one_6[6]~24_combout\ : std_logic;
SIGNAL \U1|one_9[6]~23_combout\ : std_logic;
SIGNAL \U1|Decoder2~6_combout\ : std_logic;
SIGNAL \U1|one_9[6]~25_combout\ : std_logic;
SIGNAL \U1|one_9[6]~_emulated_q\ : std_logic;
SIGNAL \U1|one_9[6]~24_combout\ : std_logic;
SIGNAL \U1|Selector120~1_combout\ : std_logic;
SIGNAL \U1|Selector120~0_combout\ : std_logic;
SIGNAL \U1|Selector120~7_combout\ : std_logic;
SIGNAL \U1|Selector119~0_combout\ : std_logic;
SIGNAL \U1|count_led[0]~69_combout\ : std_logic;
SIGNAL \U1|count_led[1]~24\ : std_logic;
SIGNAL \U1|count_led[2]~26\ : std_logic;
SIGNAL \U1|count_led[3]~27_combout\ : std_logic;
SIGNAL \U1|count_led[3]~28\ : std_logic;
SIGNAL \U1|count_led[4]~29_combout\ : std_logic;
SIGNAL \U1|count_led[4]~30\ : std_logic;
SIGNAL \U1|count_led[5]~31_combout\ : std_logic;
SIGNAL \U1|count_led[5]~32\ : std_logic;
SIGNAL \U1|count_led[6]~33_combout\ : std_logic;
SIGNAL \U1|count_led[6]~34\ : std_logic;
SIGNAL \U1|count_led[7]~36\ : std_logic;
SIGNAL \U1|count_led[8]~37_combout\ : std_logic;
SIGNAL \U1|count_led[8]~38\ : std_logic;
SIGNAL \U1|count_led[9]~40\ : std_logic;
SIGNAL \U1|count_led[10]~41_combout\ : std_logic;
SIGNAL \U1|count_led[10]~42\ : std_logic;
SIGNAL \U1|count_led[11]~44\ : std_logic;
SIGNAL \U1|count_led[12]~45_combout\ : std_logic;
SIGNAL \U1|count_led[12]~46\ : std_logic;
SIGNAL \U1|count_led[13]~47_combout\ : std_logic;
SIGNAL \U1|count_led[13]~48\ : std_logic;
SIGNAL \U1|count_led[14]~49_combout\ : std_logic;
SIGNAL \U1|count_led[14]~50\ : std_logic;
SIGNAL \U1|count_led[15]~52\ : std_logic;
SIGNAL \U1|count_led[16]~53_combout\ : std_logic;
SIGNAL \U1|count_led[16]~54\ : std_logic;
SIGNAL \U1|count_led[17]~56\ : std_logic;
SIGNAL \U1|count_led[18]~58\ : std_logic;
SIGNAL \U1|count_led[19]~59_combout\ : std_logic;
SIGNAL \U1|count_led[19]~60\ : std_logic;
SIGNAL \U1|count_led[20]~61_combout\ : std_logic;
SIGNAL \U1|count_led[20]~62\ : std_logic;
SIGNAL \U1|count_led[21]~63_combout\ : std_logic;
SIGNAL \U1|count_led[21]~64\ : std_logic;
SIGNAL \U1|count_led[22]~65_combout\ : std_logic;
SIGNAL \U1|count_led[22]~66\ : std_logic;
SIGNAL \U1|count_led[23]~67_combout\ : std_logic;
SIGNAL \U1|count_led[23]~clkctrl_outclk\ : std_logic;
SIGNAL \U1|Add24~18\ : std_logic;
SIGNAL \U1|Add24~20_combout\ : std_logic;
SIGNAL \U1|Add25~13\ : std_logic;
SIGNAL \U1|Add25~14_combout\ : std_logic;
SIGNAL \U1|Add24~22_combout\ : std_logic;
SIGNAL \U1|always6~8_combout\ : std_logic;
SIGNAL \U1|always6~6_combout\ : std_logic;
SIGNAL \U1|always6~7_combout\ : std_logic;
SIGNAL \U1|always6~9_combout\ : std_logic;
SIGNAL \U1|state[1]~4_combout\ : std_logic;
SIGNAL \U1|state[1]~5\ : std_logic;
SIGNAL \U1|state[2]~7\ : std_logic;
SIGNAL \U1|state[3]~8_combout\ : std_logic;
SIGNAL \U1|state[0]~12_combout\ : std_logic;
SIGNAL \U1|Ram0~0_combout\ : std_logic;
SIGNAL \U1|Ram0~1_combout\ : std_logic;
SIGNAL \U1|led~0_combout\ : std_logic;
SIGNAL \U1|always6~0_combout\ : std_logic;
SIGNAL \U1|always6~2_combout\ : std_logic;
SIGNAL \U1|always6~3_combout\ : std_logic;
SIGNAL \U1|always6~4_combout\ : std_logic;
SIGNAL \U1|led~1_combout\ : std_logic;
SIGNAL \U1|state[3]~9\ : std_logic;
SIGNAL \U1|state[4]~10_combout\ : std_logic;
SIGNAL \U1|state[2]~6_combout\ : std_logic;
SIGNAL \U1|Ram0~3_combout\ : std_logic;
SIGNAL \U1|Ram0~2_combout\ : std_logic;
SIGNAL \U1|led~2_combout\ : std_logic;
SIGNAL \U1|led~3_combout\ : std_logic;
SIGNAL \U1|Ram0~4_combout\ : std_logic;
SIGNAL \U1|Ram0~5_combout\ : std_logic;
SIGNAL \U1|led~4_combout\ : std_logic;
SIGNAL \U1|led~5_combout\ : std_logic;
SIGNAL \U1|Ram0~6_combout\ : std_logic;
SIGNAL \U1|Ram0~7_combout\ : std_logic;
SIGNAL \U1|led~6_combout\ : std_logic;
SIGNAL \U1|led~7_combout\ : std_logic;
SIGNAL \U1|Ram0~8_combout\ : std_logic;
SIGNAL \U1|Ram0~9_combout\ : std_logic;
SIGNAL \U1|led~8_combout\ : std_logic;
SIGNAL \U1|led~9_combout\ : std_logic;
SIGNAL \U1|Ram0~10_combout\ : std_logic;
SIGNAL \U1|Ram0~11_combout\ : std_logic;
SIGNAL \U1|led~10_combout\ : std_logic;
SIGNAL \U1|led~11_combout\ : std_logic;
SIGNAL \U1|Ram0~12_combout\ : std_logic;
SIGNAL \U1|Ram0~13_combout\ : std_logic;
SIGNAL \U1|led~12_combout\ : std_logic;
SIGNAL \U1|led~13_combout\ : std_logic;
SIGNAL \U1|Ram0~15_combout\ : std_logic;
SIGNAL \U1|Ram0~14_combout\ : std_logic;
SIGNAL \U1|led~14_combout\ : std_logic;
SIGNAL \U1|led~15_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \U1|Add34~0_combout\ : std_logic;
SIGNAL \U1|beep_count~7_combout\ : std_logic;
SIGNAL \U1|Add34~1\ : std_logic;
SIGNAL \U1|Add34~3\ : std_logic;
SIGNAL \U1|Add34~4_combout\ : std_logic;
SIGNAL \U1|beep_count~5_combout\ : std_logic;
SIGNAL \U1|Add34~5\ : std_logic;
SIGNAL \U1|Add34~7\ : std_logic;
SIGNAL \U1|Add34~9\ : std_logic;
SIGNAL \U1|Add34~11\ : std_logic;
SIGNAL \U1|Add34~13\ : std_logic;
SIGNAL \U1|Add34~14_combout\ : std_logic;
SIGNAL \U1|Add34~15\ : std_logic;
SIGNAL \U1|Add34~16_combout\ : std_logic;
SIGNAL \U1|Add34~17\ : std_logic;
SIGNAL \U1|Add34~18_combout\ : std_logic;
SIGNAL \U1|beep_count~2_combout\ : std_logic;
SIGNAL \U1|Add34~19\ : std_logic;
SIGNAL \U1|Add34~20_combout\ : std_logic;
SIGNAL \U1|beep_count~1_combout\ : std_logic;
SIGNAL \U1|Add34~21\ : std_logic;
SIGNAL \U1|Add34~23\ : std_logic;
SIGNAL \U1|Add34~24_combout\ : std_logic;
SIGNAL \U1|Add34~25\ : std_logic;
SIGNAL \U1|Add34~27\ : std_logic;
SIGNAL \U1|Add34~28_combout\ : std_logic;
SIGNAL \U1|Add34~2_combout\ : std_logic;
SIGNAL \U1|always5~3_combout\ : std_logic;
SIGNAL \U1|Add34~26_combout\ : std_logic;
SIGNAL \U1|Add34~22_combout\ : std_logic;
SIGNAL \U1|always5~1_combout\ : std_logic;
SIGNAL \U1|always5~2_combout\ : std_logic;
SIGNAL \U1|beep_count~0_combout\ : std_logic;
SIGNAL \U1|Add34~29\ : std_logic;
SIGNAL \U1|Add34~30_combout\ : std_logic;
SIGNAL \U1|always5~5_combout\ : std_logic;
SIGNAL \U1|beep_r~0_combout\ : std_logic;
SIGNAL \U1|beep_r~q\ : std_logic;
SIGNAL \U2|u_seg_led|clk_cnt[1]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|clk_cnt[3]~1_combout\ : std_logic;
SIGNAL \U2|u_seg_led|clk_cnt~3_combout\ : std_logic;
SIGNAL \U2|u_seg_led|clk_cnt~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Equal0~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|dri_clk~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|dri_clk~feeder_combout\ : std_logic;
SIGNAL \U2|u_seg_led|dri_clk~q\ : std_logic;
SIGNAL \U2|u_seg_led|dri_clk~clkctrl_outclk\ : std_logic;
SIGNAL \U2|u_seg_led|cnt~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[0]~13_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[0]~14\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[1]~15_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[1]~16\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[2]~17_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[2]~18\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[3]~20\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[4]~22\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[5]~23_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[5]~24\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[6]~25_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[6]~26\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[7]~28\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[8]~29_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[8]~30\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[9]~32\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[10]~33_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[10]~34\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[11]~35_combout\ : std_logic;
SIGNAL \U2|u_seg_led|LessThan0~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|LessThan0~1_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt0[7]~27_combout\ : std_logic;
SIGNAL \U2|u_seg_led|LessThan0~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|LessThan0~3_combout\ : std_logic;
SIGNAL \U2|u_seg_led|flag~q\ : std_logic;
SIGNAL \U2|u_seg_led|cnt~1_combout\ : std_logic;
SIGNAL \U2|u_seg_led|cnt~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux5~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|sel[2]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux4~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux3~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux2~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux1~0_combout\ : std_logic;
SIGNAL \dq~input_o\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_data[15]~feeder_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_data[10]~1_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal3~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Equal3~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|rd_data[10]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|org_data[10]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[0]~12\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[1]~14\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[2]~16\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[3]~18\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[4]~20\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[5]~22\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[6]~24\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[7]~26\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[8]~28\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[9]~29_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[9]~feeder_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[9]~30\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[10]~31_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[8]~27_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][10]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[7]~25_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[6]~23_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[5]~21_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][10]~3_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[2]~15_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[3]~17_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[1]~13_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|_~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][8]~5_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[4]~19_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][5]~9_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|data1[0]~11_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][5]~10_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~217_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~219_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~221_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~223_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~225_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~227_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~228_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~229_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~230_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~339_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~233_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~235_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~338_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~307_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~308_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~239_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~341_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~242_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~337_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~306_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~243_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~244_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~245_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~246_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~247_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~248_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[9]~19_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~123_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[11]~17_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~124_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[10]~18_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~126_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~128_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~250_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~251_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~252_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~253_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~343_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~256_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[8]~20_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~131_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[13]~15_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~120_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~132_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~133_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~134_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~209_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~210_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~311_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~313_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~315_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~258_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~259_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~353_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~344_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~263_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[7]~21_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~137_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~49_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~51_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~52_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~141_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~187_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~188_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~144_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~145_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~146_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~9\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~55_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~58_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~190_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~191_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~152_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~153_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~154_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~351_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~314_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~316_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~318_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~352_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~317_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~319_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~266_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~354_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~268_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~269_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~271_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~322_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~323_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~355_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~346_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~277_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[5]~23_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~155_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~9\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~60_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~80_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~75_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~56_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~62_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~63_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~194_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~189_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~192_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~195_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~139_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~138_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~211_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~193_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~196_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[6]~22_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~147_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~148_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~212_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~197_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~163_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~278_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~279_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~280_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~281_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~282_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~284_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[4]~24_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~164_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~9\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~64_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~77_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~82_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~78_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~68_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~198_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~199_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~200_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~201_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~166_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~165_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~214_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~285_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~286_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~287_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~357_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~348_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~291_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[3]~25_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~173_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~9\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~70_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[4]~9_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[98]~74_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[12]~16_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~97_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~98_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~100_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~103_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~108_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~104_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~167_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~106_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~113_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~115_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~110_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~168_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~159_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~117_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~119_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~120_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~169_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~160_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~170_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~124_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~127_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~129_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~130_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~133_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~128_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~134_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~135_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~136_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~139_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~95_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~97_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~99_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~101_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~141_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~140_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~103_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~104_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~106_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~135_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~108_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~143_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~111_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~112_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~149_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~114_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~115_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~137_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~118_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~119_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~121_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~150_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~138_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~123_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~146_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~125_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~152_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~151_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~139_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~131_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~172_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~163_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~173_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~142_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~144_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~146_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~147_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~148_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~150_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~128_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[98]~134_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~96_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~99_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~100_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~102_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~104_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~105_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~107_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~108_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~110_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~111_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~112_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~115_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~119_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~121_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~171_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~162_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~117_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~173_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~164_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~172_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~163_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~124_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~127_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~174_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~130_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~133_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~165_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~175_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~136_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~139_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~176_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~140_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~141_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~142_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~145_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~167_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~177_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~149_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~330_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~356_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~329_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~331_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~332_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~358_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~296_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~297_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~1\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~3\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~5\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~7\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~9\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[2]~26_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~151_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~155_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~156_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~299_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~334_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~335_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~302_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~303_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~305_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[1]~2_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[1]~4_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[1]~6_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[1]~8_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[1]~10_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[1]~12_cout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[1]~13_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~153_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~154_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[98]~160_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux6~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux6~1_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux6~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~13\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~109_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~110_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~112_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~114_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~117_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~118_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~120_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~122_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~13\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~124_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~125_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~126_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~175_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~128_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~177_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~178_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~132_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~131_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~133_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~13\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~134_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~135_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~160_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~176_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~161_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~162_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~139_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~140_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~180_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~7_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~6_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~1_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~5_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~7\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~9_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[96]~9_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[96]~132_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[96]~158_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux8~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux8~1_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux8~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~152_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~153_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~154_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~156_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[1]~1_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[2]~3_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[3]~5_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ : std_logic;
SIGNAL \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ : std_logic;
SIGNAL \U2|u_seg_led|num[4]~0_combout\ : std_logic;
SIGNAL \U2|u1_ds18b20_dri|temp_data[0]~feeder_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux9~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux9~1_combout\ : std_logic;
SIGNAL \U2|u_seg_led|Mux9~2_combout\ : std_logic;
SIGNAL \U2|u_seg_led|WideOr11~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|WideOr10~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|WideOr9~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|WideOr8~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|WideOr7~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|WideOr6~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|WideOr5~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|point1~0_combout\ : std_logic;
SIGNAL \U2|u_seg_led|point1~q\ : std_logic;
SIGNAL \U2|u_seg_led|seg_led~0_combout\ : std_logic;
SIGNAL count : std_logic_vector(31 DOWNTO 0);
SIGNAL \U2|u_seg_led|sel\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U2|u_seg_led|seg_led\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U2|u_seg_led|num1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|u_seg_led|num\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \U2|u_seg_led|cnt0\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|u_seg_led|cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U2|u_seg_led|clk_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|wr_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|wr_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|temp_data\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|rd_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|rd_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|org_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|flow_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|data1\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|cnt_1us\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U2|u1_ds18b20_dri|cmd_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1|year\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \U1|week\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1|two_8\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|two_3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|two_2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|two_14\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|two_12\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|two_11\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|two_10\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|two_1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|state\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U1|shi\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|one_7\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|one_4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|one_15\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|one_14\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|one_13\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|one_10\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|month\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|miao\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|led\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|flag\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1|fen\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|dat_flag\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|dat\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|count_led\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \U1|count2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U1|count1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U1|count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U1|beep_count_end\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|beep_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|alarm_shi\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|alarm_fen\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_key3_out~q\ : std_logic;
SIGNAL \U1|ALT_INV_flag\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \U2|u_seg_led|ALT_INV_seg_led\ : std_logic_vector(6 DOWNTO 6);

BEGIN

ww_rst <= rst;
ww_clk <= clk;
rw <= ww_rw;
rs <= ww_rs;
en <= ww_en;
data <= ww_data;
ww_key1 <= key1;
ww_key2 <= key2;
ww_key3 <= key3;
ww_keyen <= keyen;
led <= ww_led;
beep <= ww_beep;
ww_sys_rst_n <= sys_rst_n;
sel <= ww_sel;
seg_led <= ww_seg_led;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\U1|lcd_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U1|lcd_clk~q\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\U2|u_seg_led|dri_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U2|u_seg_led|dri_clk~q\);

\U2|u1_ds18b20_dri|clk_1us~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U2|u1_ds18b20_dri|clk_1us~q\);

\rst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst~input_o\);

\U1|count_led[23]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U1|count_led\(23));
\U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\ <= NOT \U2|u_seg_led|dri_clk~clkctrl_outclk\;
\ALT_INV_key3_out~q\ <= NOT \key3_out~q\;
\U1|ALT_INV_flag\(1) <= NOT \U1|flag\(1);
\U2|u_seg_led|ALT_INV_seg_led\(6) <= NOT \U2|u_seg_led|seg_led\(6);

-- Location: LCCOMB_X11_Y15_N6
\U1|Add34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~6_combout\ = (\U1|beep_count\(3) & (!\U1|Add34~5\)) # (!\U1|beep_count\(3) & ((\U1|Add34~5\) # (GND)))
-- \U1|Add34~7\ = CARRY((!\U1|Add34~5\) # (!\U1|beep_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|beep_count\(3),
	datad => VCC,
	cin => \U1|Add34~5\,
	combout => \U1|Add34~6_combout\,
	cout => \U1|Add34~7\);

-- Location: LCCOMB_X11_Y15_N8
\U1|Add34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~8_combout\ = (\U1|beep_count\(4) & (\U1|Add34~7\ $ (GND))) # (!\U1|beep_count\(4) & (!\U1|Add34~7\ & VCC))
-- \U1|Add34~9\ = CARRY((\U1|beep_count\(4) & !\U1|Add34~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|beep_count\(4),
	datad => VCC,
	cin => \U1|Add34~7\,
	combout => \U1|Add34~8_combout\,
	cout => \U1|Add34~9\);

-- Location: LCCOMB_X11_Y15_N10
\U1|Add34~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~10_combout\ = (\U1|beep_count\(5) & (!\U1|Add34~9\)) # (!\U1|beep_count\(5) & ((\U1|Add34~9\) # (GND)))
-- \U1|Add34~11\ = CARRY((!\U1|Add34~9\) # (!\U1|beep_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|beep_count\(5),
	datad => VCC,
	cin => \U1|Add34~9\,
	combout => \U1|Add34~10_combout\,
	cout => \U1|Add34~11\);

-- Location: LCCOMB_X11_Y15_N12
\U1|Add34~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~12_combout\ = (\U1|beep_count\(6) & (\U1|Add34~11\ $ (GND))) # (!\U1|beep_count\(6) & (!\U1|Add34~11\ & VCC))
-- \U1|Add34~13\ = CARRY((\U1|beep_count\(6) & !\U1|Add34~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|beep_count\(6),
	datad => VCC,
	cin => \U1|Add34~11\,
	combout => \U1|Add34~12_combout\,
	cout => \U1|Add34~13\);

-- Location: LCCOMB_X32_Y19_N8
\U1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~8_combout\ = (\U1|count\(4) & (\U1|Add1~7\ $ (GND))) # (!\U1|count\(4) & (!\U1|Add1~7\ & VCC))
-- \U1|Add1~9\ = CARRY((\U1|count\(4) & !\U1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(4),
	datad => VCC,
	cin => \U1|Add1~7\,
	combout => \U1|Add1~8_combout\,
	cout => \U1|Add1~9\);

-- Location: LCCOMB_X32_Y19_N18
\U1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~18_combout\ = (\U1|count\(9) & (!\U1|Add1~17\)) # (!\U1|count\(9) & ((\U1|Add1~17\) # (GND)))
-- \U1|Add1~19\ = CARRY((!\U1|Add1~17\) # (!\U1|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(9),
	datad => VCC,
	cin => \U1|Add1~17\,
	combout => \U1|Add1~18_combout\,
	cout => \U1|Add1~19\);

-- Location: LCCOMB_X32_Y19_N22
\U1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~22_combout\ = (\U1|count\(11) & (!\U1|Add1~21\)) # (!\U1|count\(11) & ((\U1|Add1~21\) # (GND)))
-- \U1|Add1~23\ = CARRY((!\U1|Add1~21\) # (!\U1|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(11),
	datad => VCC,
	cin => \U1|Add1~21\,
	combout => \U1|Add1~22_combout\,
	cout => \U1|Add1~23\);

-- Location: LCCOMB_X32_Y18_N6
\U1|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~38_combout\ = (\U1|count\(19) & (!\U1|Add1~37\)) # (!\U1|count\(19) & ((\U1|Add1~37\) # (GND)))
-- \U1|Add1~39\ = CARRY((!\U1|Add1~37\) # (!\U1|count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(19),
	datad => VCC,
	cin => \U1|Add1~37\,
	combout => \U1|Add1~38_combout\,
	cout => \U1|Add1~39\);

-- Location: LCCOMB_X32_Y18_N12
\U1|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~44_combout\ = (\U1|count\(22) & (\U1|Add1~43\ $ (GND))) # (!\U1|count\(22) & (!\U1|Add1~43\ & VCC))
-- \U1|Add1~45\ = CARRY((\U1|count\(22) & !\U1|Add1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(22),
	datad => VCC,
	cin => \U1|Add1~43\,
	combout => \U1|Add1~44_combout\,
	cout => \U1|Add1~45\);

-- Location: LCCOMB_X25_Y6_N4
\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|miao\(7) & (\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|miao\(7) & 
-- (!\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|miao\(7) & !\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(7),
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X24_Y6_N10
\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X23_Y6_N12
\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X23_Y6_N16
\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\)))) # (!\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\)))))
-- \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X23_Y8_N20
\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X23_Y8_N22
\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # (!\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- (!\U1|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\)))
-- \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\ & (!\U1|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- !\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X23_Y8_N24
\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\)))) # (!\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\)))))
-- \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X12_Y19_N22
\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X12_Y19_N26
\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X11_Y19_N14
\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X11_Y19_N18
\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\)))) # (!\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\)))))
-- \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X10_Y19_N4
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\)))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ & (!\U1|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X4_Y9_N22
\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|shi\(6) & (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|shi\(6) & 
-- (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|shi\(6) & !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(6),
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X5_Y9_N6
\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\)))) # (!\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\)))))
-- \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X6_Y9_N2
\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\U1|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X6_Y9_N4
\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X13_Y13_N26
\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|dat\(7) & (\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|dat\(7) & 
-- (!\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|dat\(7) & !\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(7),
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X14_Y13_N24
\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Div7|auto_generated|divider|divider|StageOut[16]~40_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Div7|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- (!\U1|Div7|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Div7|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\U1|Div7|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X14_Y13_N26
\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Div7|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[17]~38_combout\)))) # (!\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Div7|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[17]~38_combout\)))))
-- \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Div7|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[17]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X13_Y14_N6
\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Div7|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Div7|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Div7|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Div7|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X13_Y14_N8
\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Div7|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Div7|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\U1|Div7|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Div7|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\U1|Div7|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X13_Y14_N10
\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Div7|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[22]~65_combout\)))) # (!\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Div7|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[22]~65_combout\)))))
-- \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Div7|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y14_N6
\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Div7|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Div7|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Div7|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Div7|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X12_Y14_N8
\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Div7|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Div7|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\U1|Div7|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Div7|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\U1|Div7|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X12_Y14_N10
\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Div7|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Div7|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Div7|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X12_Y14_N12
\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Div7|auto_generated|divider|divider|StageOut[28]~50_combout\ & (!\U1|Div7|auto_generated|divider|divider|StageOut[28]~62_combout\ & 
-- !\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y14_N14
\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y14_N20
\U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\U1|Div7|auto_generated|divider|divider|StageOut[30]~61_combout\) # (\U1|Div7|auto_generated|divider|divider|StageOut[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datad => VCC,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X12_Y14_N22
\U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\U1|Div7|auto_generated|divider|divider|StageOut[31]~59_combout\ & (!\U1|Div7|auto_generated|divider|divider|StageOut[31]~58_combout\ & 
-- !\U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X12_Y14_N24
\U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\U1|Div7|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\U1|Div7|auto_generated|divider|divider|StageOut[32]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X12_Y14_N26
\U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Div7|auto_generated|divider|divider|StageOut[33]~63_combout\ & (!\U1|Div7|auto_generated|divider|divider|StageOut[33]~56_combout\ & 
-- !\U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y14_N28
\U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y7_N24
\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|month\(5) $ (VCC)
-- \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|month\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(5),
	datad => VCC,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X12_Y7_N26
\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|month\(6) & (\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|month\(6) & 
-- (!\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|month\(6) & !\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(6),
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X12_Y7_N28
\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|month\(7) & (\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|month\(7) & 
-- (!\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|month\(7) & !\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(7),
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X12_Y7_N14
\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Div6|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Div6|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\U1|Div6|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Div6|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\U1|Div6|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X13_Y7_N14
\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Div6|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Div6|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Div6|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Div6|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X13_Y7_N18
\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Div6|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[22]~65_combout\)))) # (!\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Div6|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[22]~65_combout\)))))
-- \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Div6|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X14_Y7_N10
\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Div6|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\U1|Div6|auto_generated|divider|divider|StageOut[25]~54_combout\)))
-- \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Div6|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\U1|Div6|auto_generated|divider|divider|StageOut[25]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datad => VCC,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X14_Y7_N12
\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Div6|auto_generated|divider|divider|StageOut[26]~53_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # (!\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Div6|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- (!\U1|Div6|auto_generated|divider|divider|StageOut[26]~52_combout\)))
-- \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Div6|auto_generated|divider|divider|StageOut[26]~53_combout\ & (!\U1|Div6|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- !\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X14_Y7_N14
\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Div6|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[27]~51_combout\)))) # (!\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Div6|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[27]~51_combout\)))))
-- \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Div6|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[27]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X12_Y17_N20
\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\U1|year\(10) & (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC)) # (!\U1|year\(10) & 
-- (\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND)))
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((!\U1|year\(10) & !\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(10),
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X11_Y17_N12
\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[106]~130_combout\ & (((!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[106]~130_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[106]~131_combout\ & (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[106]~131_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\U1|Div3|auto_generated|divider|divider|StageOut[106]~130_combout\ & !\U1|Div3|auto_generated|divider|divider|StageOut[106]~131_combout\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[106]~130_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[106]~131_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X11_Y17_N14
\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[107]~128_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[107]~129_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[107]~128_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[107]~129_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[107]~128_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[107]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[107]~128_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[107]~129_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X7_Y17_N4
\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[114]~214_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[114]~147_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[114]~214_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[114]~147_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[114]~214_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[114]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[114]~214_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[114]~147_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X7_Y17_N10
\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[117]~144_combout\ & (((!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[117]~144_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[117]~211_combout\ & (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[117]~211_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\) # (GND)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY(((!\U1|Div3|auto_generated|divider|divider|StageOut[117]~144_combout\ & !\U1|Div3|auto_generated|divider|divider|StageOut[117]~211_combout\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[117]~144_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[117]~211_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X8_Y17_N14
\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[111]~161_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[111]~164_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|StageOut[111]~161_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[111]~164_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\);

-- Location: LCCOMB_X9_Y17_N12
\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[125]~159_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[125]~215_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[125]~159_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[125]~215_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[125]~159_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[125]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[125]~159_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[125]~215_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X9_Y17_N16
\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[127]~193_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[127]~157_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[127]~193_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[127]~157_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[127]~193_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[127]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[127]~193_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[127]~157_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X9_Y11_N8
\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ = (((\U1|Div3|auto_generated|divider|divider|StageOut[134]~177_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[134]~218_combout\)))
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ = CARRY((\U1|Div3|auto_generated|divider|divider|StageOut[134]~177_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[134]~218_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[134]~177_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[134]~218_combout\,
	datad => VCC,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\);

-- Location: LCCOMB_X9_Y11_N10
\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[135]~201_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[135]~172_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[135]~201_combout\ & 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[135]~172_combout\)))
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ = CARRY((!\U1|Div3|auto_generated|divider|divider|StageOut[135]~201_combout\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[135]~172_combout\ & 
-- !\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[135]~201_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[135]~172_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\);

-- Location: LCCOMB_X9_Y11_N12
\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[136]~200_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[136]~171_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[136]~200_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[136]~171_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[136]~200_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[136]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[136]~200_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[136]~171_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\);

-- Location: LCCOMB_X9_Y11_N20
\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[140]~167_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[140]~196_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[140]~167_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[140]~196_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[140]~167_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[140]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[140]~167_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[140]~196_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~13\);

-- Location: LCCOMB_X13_Y11_N24
\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[121]~187_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[121]~186_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[121]~187_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[121]~186_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\);

-- Location: LCCOMB_X13_Y11_N22
\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[133]~188_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[133]~185_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|StageOut[133]~188_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[133]~185_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\);

-- Location: LCCOMB_X14_Y5_N6
\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\U1|year\(9) & (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\)) # (!\U1|year\(9) & (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & 
-- VCC))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((\U1|year\(9) & !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(9),
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X14_Y5_N14
\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\U1|year\(13) & (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!\U1|year\(13) & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) 
-- # (GND)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!\U1|year\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(13),
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X14_Y5_N16
\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\U1|year\(14) & (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\U1|year\(14) & 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\U1|year\(14) & !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(14),
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X13_Y5_N16
\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[104]~157_combout\ & (((!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[104]~157_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[104]~156_combout\ & (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[104]~156_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\U1|Mod3|auto_generated|divider|divider|StageOut[104]~157_combout\ & !\U1|Mod3|auto_generated|divider|divider|StageOut[104]~156_combout\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[104]~157_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[104]~156_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X13_Y5_N22
\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[107]~151_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[107]~150_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[107]~151_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[107]~150_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[107]~151_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[107]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[107]~151_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[107]~150_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X11_Y5_N10
\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[114]~255_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[114]~169_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[114]~255_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[114]~169_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[114]~255_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[114]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[114]~255_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[114]~169_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X11_Y5_N16
\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[117]~252_combout\ & (((!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[117]~252_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[117]~166_combout\ & (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[117]~166_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\) # (GND)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY(((!\U1|Mod3|auto_generated|divider|divider|StageOut[117]~252_combout\ & !\U1|Mod3|auto_generated|divider|divider|StageOut[117]~166_combout\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[117]~252_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[117]~166_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X11_Y4_N14
\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ = (((\U1|Mod3|auto_generated|divider|divider|StageOut[123]~258_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[123]~187_combout\)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ = CARRY((\U1|Mod3|auto_generated|divider|divider|StageOut[123]~258_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[123]~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[123]~258_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[123]~187_combout\,
	datad => VCC,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\);

-- Location: LCCOMB_X11_Y4_N16
\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[124]~182_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[124]~257_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[124]~182_combout\ & 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[124]~257_combout\)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|StageOut[124]~182_combout\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[124]~257_combout\ & 
-- !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[124]~182_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[124]~257_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: LCCOMB_X11_Y4_N20
\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[126]~180_combout\ & (((!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[126]~180_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[126]~228_combout\ & (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[126]~228_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\) # (GND)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY(((!\U1|Mod3|auto_generated|divider|divider|StageOut[126]~180_combout\ & !\U1|Mod3|auto_generated|divider|divider|StageOut[126]~228_combout\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[126]~180_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[126]~228_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X11_Y4_N24
\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[128]~178_combout\ & (((!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[128]~178_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[128]~226_combout\ & (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[128]~226_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\) # (GND)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY(((!\U1|Mod3|auto_generated|divider|divider|StageOut[128]~178_combout\ & !\U1|Mod3|auto_generated|divider|divider|StageOut[128]~226_combout\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[128]~178_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[128]~226_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X9_Y4_N14
\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~1\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[146]~242_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[146]~206_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~1\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[146]~242_combout\ & 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[146]~206_combout\)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~3\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|StageOut[146]~242_combout\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[146]~206_combout\ & 
-- !\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[146]~242_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[146]~206_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~1\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~3\);

-- Location: LCCOMB_X9_Y4_N20
\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~7\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[149]~203_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[149]~239_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~7\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[149]~203_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[149]~239_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~9\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~7\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[149]~203_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[149]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[149]~203_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[149]~239_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~7\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~9\);

-- Location: LCCOMB_X9_Y4_N24
\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~11\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[151]~237_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[151]~201_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~11\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[151]~237_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[151]~201_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~13\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~11\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[151]~237_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[151]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[151]~237_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[151]~201_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~11\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~13\);

-- Location: LCCOMB_X8_Y4_N14
\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[160]~215_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[160]~246_combout\)))) # (!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[160]~215_combout\ & 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[160]~246_combout\)))
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|StageOut[160]~215_combout\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[160]~246_combout\ & 
-- !\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[160]~215_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[160]~246_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X7_Y4_N6
\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\U1|Div4|auto_generated|divider|divider|StageOut[50]~44_combout\) # 
-- (\U1|Div4|auto_generated|divider|divider|StageOut[50]~64_combout\)))) # (!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\U1|Div4|auto_generated|divider|divider|StageOut[50]~44_combout\ & 
-- (!\U1|Div4|auto_generated|divider|divider|StageOut[50]~64_combout\)))
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\U1|Div4|auto_generated|divider|divider|StageOut[50]~44_combout\ & (!\U1|Div4|auto_generated|divider|divider|StageOut[50]~64_combout\ & 
-- !\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[50]~44_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[50]~64_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X5_Y4_N12
\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[157]~218_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[157]~249_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[157]~218_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[157]~249_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X6_Y4_N16
\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\U1|Div4|auto_generated|divider|divider|StageOut[57]~72_combout\) # (\U1|Div4|auto_generated|divider|divider|StageOut[57]~52_combout\)))
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U1|Div4|auto_generated|divider|divider|StageOut[57]~72_combout\) # (\U1|Div4|auto_generated|divider|divider|StageOut[57]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[57]~52_combout\,
	datad => VCC,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X6_Y4_N18
\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\U1|Div4|auto_generated|divider|divider|StageOut[58]~50_combout\) # 
-- (\U1|Div4|auto_generated|divider|divider|StageOut[58]~70_combout\)))) # (!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\U1|Div4|auto_generated|divider|divider|StageOut[58]~50_combout\ & 
-- (!\U1|Div4|auto_generated|divider|divider|StageOut[58]~70_combout\)))
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\U1|Div4|auto_generated|divider|divider|StageOut[58]~50_combout\ & (!\U1|Div4|auto_generated|divider|divider|StageOut[58]~70_combout\ & 
-- !\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[58]~50_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[58]~70_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X6_Y4_N20
\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\U1|Div4|auto_generated|divider|divider|StageOut[59]~49_combout\) # 
-- (\U1|Div4|auto_generated|divider|divider|StageOut[59]~69_combout\))))) # (!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[59]~49_combout\) # 
-- ((\U1|Div4|auto_generated|divider|divider|StageOut[59]~69_combout\) # (GND))))
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U1|Div4|auto_generated|divider|divider|StageOut[59]~49_combout\) # ((\U1|Div4|auto_generated|divider|divider|StageOut[59]~69_combout\) # 
-- (!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[59]~49_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[59]~69_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X6_Y8_N0
\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\U1|Div4|auto_generated|divider|divider|StageOut[56]~58_combout\) # (\U1|Div4|auto_generated|divider|divider|StageOut[56]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|StageOut[56]~58_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|StageOut[56]~78_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X14_Y9_N10
\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \U1|year\(10) $ (GND)
-- \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(!\U1|year\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(10),
	datad => VCC,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X14_Y9_N16
\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U1|year\(13) & (!\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\U1|year\(13) & ((\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) 
-- # (GND)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\U1|year\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(13),
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X14_Y9_N18
\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\U1|year\(14) & (\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\U1|year\(14) & 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\U1|year\(14) & !\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(14),
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X19_Y9_N4
\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[51]~168_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[51]~169_combout\))))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[51]~168_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|StageOut[51]~169_combout\) # (GND))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[51]~168_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[51]~169_combout\) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[51]~168_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[51]~169_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X18_Y9_N18
\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\U1|Mod4|auto_generated|divider|divider|StageOut[57]~181_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[57]~180_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[57]~181_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[57]~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[57]~181_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[57]~180_combout\,
	datad => VCC,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X18_Y9_N22
\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[59]~254_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[59]~177_combout\))))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[59]~254_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|StageOut[59]~177_combout\) # (GND))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[59]~254_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[59]~177_combout\) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[59]~254_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[59]~177_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X18_Y9_N26
\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[61]~175_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[61]~252_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[61]~175_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[61]~252_combout\)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[61]~175_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[61]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[61]~175_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[61]~252_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X18_Y6_N4
\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[67]~255_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[67]~185_combout\))))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[67]~255_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|StageOut[67]~185_combout\) # (GND))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[67]~255_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[67]~185_combout\) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[67]~255_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[67]~185_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X18_Y6_N6
\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U1|Mod4|auto_generated|divider|divider|StageOut[68]~232_combout\ & (((!\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[68]~232_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[68]~184_combout\ & (!\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[68]~184_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\U1|Mod4|auto_generated|divider|divider|StageOut[68]~232_combout\ & !\U1|Mod4|auto_generated|divider|divider|StageOut[68]~184_combout\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[68]~232_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[68]~184_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X17_Y6_N0
\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\U1|Mod4|auto_generated|divider|divider|StageOut[73]~195_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[73]~194_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[73]~195_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[73]~194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[73]~195_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[73]~194_combout\,
	datad => VCC,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X17_Y6_N2
\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[74]~193_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[74]~257_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[74]~193_combout\ & 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[74]~257_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[74]~193_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[74]~257_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[74]~193_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[74]~257_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X17_Y6_N6
\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\U1|Mod4|auto_generated|divider|divider|StageOut[76]~191_combout\ & (((!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[76]~191_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[76]~235_combout\ & (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[76]~235_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\U1|Mod4|auto_generated|divider|divider|StageOut[76]~191_combout\ & !\U1|Mod4|auto_generated|divider|divider|StageOut[76]~235_combout\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[76]~191_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[76]~235_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X16_Y5_N12
\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[82]~200_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[82]~258_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[82]~200_combout\ & 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[82]~258_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[82]~200_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[82]~258_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[82]~200_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[82]~258_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X16_Y5_N14
\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[83]~199_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[83]~263_combout\))))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[83]~199_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|StageOut[83]~263_combout\) # (GND))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[83]~199_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[83]~263_combout\) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[83]~199_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[83]~263_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X16_Y5_N18
\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[85]~197_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[85]~237_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[85]~197_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[85]~237_combout\)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[85]~197_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[85]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[85]~197_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[85]~237_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X17_Y5_N12
\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[93]~240_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[93]~204_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[93]~240_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[93]~204_combout\)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[93]~240_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[93]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[93]~240_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[93]~204_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X18_Y5_N10
\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\U1|Mod4|auto_generated|divider|divider|StageOut[97]~216_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[97]~215_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[97]~216_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[97]~215_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[97]~216_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[97]~215_combout\,
	datad => VCC,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X18_Y5_N16
\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\U1|Mod4|auto_generated|divider|divider|StageOut[100]~244_combout\ & (((!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[100]~244_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[100]~212_combout\ & (!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[100]~212_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\U1|Mod4|auto_generated|divider|divider|StageOut[100]~244_combout\ & !\U1|Mod4|auto_generated|divider|divider|StageOut[100]~212_combout\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[100]~244_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[100]~212_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X18_Y4_N14
\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ = (((\U1|Mod4|auto_generated|divider|divider|StageOut[105]~222_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[105]~223_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[105]~222_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[105]~223_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[105]~222_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[105]~223_combout\,
	datad => VCC,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~1\);

-- Location: LCCOMB_X18_Y4_N22
\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[109]~218_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[109]~246_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[109]~218_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[109]~246_combout\)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[109]~218_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[109]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[109]~218_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[109]~246_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~7\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~9\);

-- Location: LCCOMB_X19_Y4_N26
\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[117]~225_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[117]~249_combout\)))) # (!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[117]~225_combout\ & 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[117]~249_combout\)))
-- \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[117]~225_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[117]~249_combout\ & 
-- !\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[117]~225_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[117]~249_combout\,
	datad => VCC,
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X19_Y4_N0
\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Div5|auto_generated|divider|divider|StageOut[15]~57_combout\) # (\U1|Div5|auto_generated|divider|divider|StageOut[15]~56_combout\)))
-- \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Div5|auto_generated|divider|divider|StageOut[15]~57_combout\) # (\U1|Div5|auto_generated|divider|divider|StageOut[15]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[15]~57_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[15]~56_combout\,
	datad => VCC,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X19_Y8_N18
\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Div5|auto_generated|divider|divider|StageOut[20]~65_combout\) # (\U1|Div5|auto_generated|divider|divider|StageOut[20]~64_combout\)))
-- \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Div5|auto_generated|divider|divider|StageOut[20]~65_combout\) # (\U1|Div5|auto_generated|divider|divider|StageOut[20]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[20]~65_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[20]~64_combout\,
	datad => VCC,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X19_Y8_N20
\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Div5|auto_generated|divider|divider|StageOut[21]~48_combout\) # 
-- (\U1|Div5|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Div5|auto_generated|divider|divider|StageOut[21]~48_combout\ & 
-- (!\U1|Div5|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Div5|auto_generated|divider|divider|StageOut[21]~48_combout\ & (!\U1|Div5|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[21]~48_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X19_Y8_N22
\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Div5|auto_generated|divider|divider|StageOut[22]~59_combout\) # 
-- (\U1|Div5|auto_generated|divider|divider|StageOut[22]~46_combout\)))) # (!\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Div5|auto_generated|divider|divider|StageOut[22]~59_combout\) # 
-- (\U1|Div5|auto_generated|divider|divider|StageOut[22]~46_combout\)))))
-- \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Div5|auto_generated|divider|divider|StageOut[22]~59_combout\) # 
-- (\U1|Div5|auto_generated|divider|divider|StageOut[22]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[22]~59_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[22]~46_combout\,
	datad => VCC,
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X16_Y18_N20
\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|alarm_fen\(7) & (\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|alarm_fen\(7) & 
-- (!\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|alarm_fen\(7) & !\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(7),
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X8_Y9_N6
\U1|Add23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add23~0_combout\ = \U1|shi\(0) $ (VCC)
-- \U1|Add23~1\ = CARRY(\U1|shi\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|shi\(0),
	datad => VCC,
	combout => \U1|Add23~0_combout\,
	cout => \U1|Add23~1\);

-- Location: FF_X17_Y15_N23
\U1|count1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[11]~57_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(11));

-- Location: FF_X17_Y15_N27
\U1|count1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[13]~61_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(13));

-- Location: FF_X17_Y15_N31
\U1|count1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[15]~65_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(15));

-- Location: FF_X17_Y14_N7
\U1|count1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[19]~73_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(19));

-- Location: FF_X17_Y14_N13
\U1|count1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[22]~79_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(22));

-- Location: FF_X17_Y14_N27
\U1|count1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[29]~93_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(29));

-- Location: LCCOMB_X8_Y7_N20
\U1|Add22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add22~4_combout\ = (\U1|shi\(2) & (\U1|Add22~3\ $ (GND))) # (!\U1|shi\(2) & (!\U1|Add22~3\ & VCC))
-- \U1|Add22~5\ = CARRY((\U1|shi\(2) & !\U1|Add22~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|shi\(2),
	datad => VCC,
	cin => \U1|Add22~3\,
	combout => \U1|Add22~4_combout\,
	cout => \U1|Add22~5\);

-- Location: LCCOMB_X8_Y9_N12
\U1|Add23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add23~6_combout\ = (\U1|shi\(3) & (\U1|Add23~5\ & VCC)) # (!\U1|shi\(3) & (!\U1|Add23~5\))
-- \U1|Add23~7\ = CARRY((!\U1|shi\(3) & !\U1|Add23~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|shi\(3),
	datad => VCC,
	cin => \U1|Add23~5\,
	combout => \U1|Add23~6_combout\,
	cout => \U1|Add23~7\);

-- Location: LCCOMB_X8_Y7_N22
\U1|Add22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add22~6_combout\ = (\U1|shi\(3) & (!\U1|Add22~5\)) # (!\U1|shi\(3) & ((\U1|Add22~5\) # (GND)))
-- \U1|Add22~7\ = CARRY((!\U1|Add22~5\) # (!\U1|shi\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(3),
	datad => VCC,
	cin => \U1|Add22~5\,
	combout => \U1|Add22~6_combout\,
	cout => \U1|Add22~7\);

-- Location: LCCOMB_X10_Y12_N6
\U1|Add29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add29~8_combout\ = (\U1|alarm_shi\(3) & (\U1|Add29~6\ & VCC)) # (!\U1|alarm_shi\(3) & (!\U1|Add29~6\))
-- \U1|Add29~9\ = CARRY((!\U1|alarm_shi\(3) & !\U1|Add29~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(3),
	datad => VCC,
	cin => \U1|Add29~6\,
	combout => \U1|Add29~8_combout\,
	cout => \U1|Add29~9\);

-- Location: LCCOMB_X8_Y7_N24
\U1|Add22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add22~8_combout\ = (\U1|shi\(4) & (\U1|Add22~7\ $ (GND))) # (!\U1|shi\(4) & (!\U1|Add22~7\ & VCC))
-- \U1|Add22~9\ = CARRY((\U1|shi\(4) & !\U1|Add22~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|shi\(4),
	datad => VCC,
	cin => \U1|Add22~7\,
	combout => \U1|Add22~8_combout\,
	cout => \U1|Add22~9\);

-- Location: LCCOMB_X8_Y9_N16
\U1|Add23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add23~10_combout\ = (\U1|shi\(5) & (\U1|Add23~9\ & VCC)) # (!\U1|shi\(5) & (!\U1|Add23~9\))
-- \U1|Add23~11\ = CARRY((!\U1|shi\(5) & !\U1|Add23~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(5),
	datad => VCC,
	cin => \U1|Add23~9\,
	combout => \U1|Add23~10_combout\,
	cout => \U1|Add23~11\);

-- Location: LCCOMB_X8_Y9_N18
\U1|Add23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add23~12_combout\ = (\U1|shi\(6) & ((GND) # (!\U1|Add23~11\))) # (!\U1|shi\(6) & (\U1|Add23~11\ $ (GND)))
-- \U1|Add23~13\ = CARRY((\U1|shi\(6)) # (!\U1|Add23~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(6),
	datad => VCC,
	cin => \U1|Add23~11\,
	combout => \U1|Add23~12_combout\,
	cout => \U1|Add23~13\);

-- Location: LCCOMB_X8_Y7_N28
\U1|Add22~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add22~12_combout\ = (\U1|shi\(6) & (\U1|Add22~11\ $ (GND))) # (!\U1|shi\(6) & (!\U1|Add22~11\ & VCC))
-- \U1|Add22~13\ = CARRY((\U1|shi\(6) & !\U1|Add22~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(6),
	datad => VCC,
	cin => \U1|Add22~11\,
	combout => \U1|Add22~12_combout\,
	cout => \U1|Add22~13\);

-- Location: LCCOMB_X8_Y9_N20
\U1|Add23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add23~14_combout\ = \U1|Add23~13\ $ (!\U1|shi\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|shi\(7),
	cin => \U1|Add23~13\,
	combout => \U1|Add23~14_combout\);

-- Location: LCCOMB_X13_Y18_N12
\U1|Add24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~4_combout\ = \U1|fen\(0) $ (VCC)
-- \U1|Add24~5\ = CARRY(\U1|fen\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(0),
	datad => VCC,
	combout => \U1|Add24~4_combout\,
	cout => \U1|Add24~5\);

-- Location: LCCOMB_X13_Y18_N14
\U1|Add24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~6_combout\ = (\U1|fen\(1) & (!\U1|Add24~5\)) # (!\U1|fen\(1) & ((\U1|Add24~5\) # (GND)))
-- \U1|Add24~7\ = CARRY((!\U1|Add24~5\) # (!\U1|fen\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(1),
	datad => VCC,
	cin => \U1|Add24~5\,
	combout => \U1|Add24~6_combout\,
	cout => \U1|Add24~7\);

-- Location: LCCOMB_X13_Y17_N12
\U1|Add32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add32~2_combout\ = (\U1|alarm_fen\(1) & (!\U1|Add32~1\)) # (!\U1|alarm_fen\(1) & (\U1|Add32~1\ & VCC))
-- \U1|Add32~3\ = CARRY((\U1|alarm_fen\(1) & !\U1|Add32~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(1),
	datad => VCC,
	cin => \U1|Add32~1\,
	combout => \U1|Add32~2_combout\,
	cout => \U1|Add32~3\);

-- Location: LCCOMB_X13_Y17_N14
\U1|Add32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add32~4_combout\ = (\U1|alarm_fen\(2) & ((GND) # (!\U1|Add32~3\))) # (!\U1|alarm_fen\(2) & (\U1|Add32~3\ $ (GND)))
-- \U1|Add32~5\ = CARRY((\U1|alarm_fen\(2)) # (!\U1|Add32~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(2),
	datad => VCC,
	cin => \U1|Add32~3\,
	combout => \U1|Add32~4_combout\,
	cout => \U1|Add32~5\);

-- Location: LCCOMB_X13_Y18_N20
\U1|Add24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~13_combout\ = (\U1|fen\(4) & (\U1|Add24~11\ $ (GND))) # (!\U1|fen\(4) & (!\U1|Add24~11\ & VCC))
-- \U1|Add24~14\ = CARRY((\U1|fen\(4) & !\U1|Add24~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(4),
	datad => VCC,
	cin => \U1|Add24~11\,
	combout => \U1|Add24~13_combout\,
	cout => \U1|Add24~14\);

-- Location: LCCOMB_X13_Y19_N18
\U1|Add25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add25~10_combout\ = (\U1|fen\(5) & (\U1|Add25~9\ & VCC)) # (!\U1|fen\(5) & (!\U1|Add25~9\))
-- \U1|Add25~11\ = CARRY((!\U1|fen\(5) & !\U1|Add25~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(5),
	datad => VCC,
	cin => \U1|Add25~9\,
	combout => \U1|Add25~10_combout\,
	cout => \U1|Add25~11\);

-- Location: LCCOMB_X13_Y17_N20
\U1|Add32~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add32~10_combout\ = (\U1|alarm_fen\(5) & (!\U1|Add32~9\)) # (!\U1|alarm_fen\(5) & (\U1|Add32~9\ & VCC))
-- \U1|Add32~11\ = CARRY((\U1|alarm_fen\(5) & !\U1|Add32~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(5),
	datad => VCC,
	cin => \U1|Add32~9\,
	combout => \U1|Add32~10_combout\,
	cout => \U1|Add32~11\);

-- Location: LCCOMB_X13_Y17_N22
\U1|Add32~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add32~12_combout\ = (\U1|alarm_fen\(6) & ((GND) # (!\U1|Add32~11\))) # (!\U1|alarm_fen\(6) & (\U1|Add32~11\ $ (GND)))
-- \U1|Add32~13\ = CARRY((\U1|alarm_fen\(6)) # (!\U1|Add32~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(6),
	datad => VCC,
	cin => \U1|Add32~11\,
	combout => \U1|Add32~12_combout\,
	cout => \U1|Add32~13\);

-- Location: LCCOMB_X13_Y17_N24
\U1|Add32~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add32~14_combout\ = \U1|alarm_fen\(7) $ (!\U1|Add32~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(7),
	cin => \U1|Add32~13\,
	combout => \U1|Add32~14_combout\);

-- Location: FF_X33_Y11_N13
\U1|count_led[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(18));

-- Location: FF_X33_Y11_N11
\U1|count_led[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(17));

-- Location: FF_X33_Y11_N7
\U1|count_led[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(15));

-- Location: FF_X33_Y12_N31
\U1|count_led[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(11));

-- Location: FF_X33_Y12_N27
\U1|count_led[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(9));

-- Location: FF_X33_Y12_N23
\U1|count_led[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(7));

-- Location: FF_X33_Y12_N13
\U1|count_led[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(2));

-- Location: FF_X33_Y12_N11
\U1|count_led[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(1));

-- Location: LCCOMB_X33_Y12_N10
\U1|count_led[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[1]~23_combout\ = (\U1|count_led\(1) & (\U1|count_led\(0) $ (VCC))) # (!\U1|count_led\(1) & (\U1|count_led\(0) & VCC))
-- \U1|count_led[1]~24\ = CARRY((\U1|count_led\(1) & \U1|count_led\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count_led\(1),
	datab => \U1|count_led\(0),
	datad => VCC,
	combout => \U1|count_led[1]~23_combout\,
	cout => \U1|count_led[1]~24\);

-- Location: LCCOMB_X33_Y12_N12
\U1|count_led[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[2]~25_combout\ = (\U1|count_led\(2) & (!\U1|count_led[1]~24\)) # (!\U1|count_led\(2) & ((\U1|count_led[1]~24\) # (GND)))
-- \U1|count_led[2]~26\ = CARRY((!\U1|count_led[1]~24\) # (!\U1|count_led\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count_led\(2),
	datad => VCC,
	cin => \U1|count_led[1]~24\,
	combout => \U1|count_led[2]~25_combout\,
	cout => \U1|count_led[2]~26\);

-- Location: LCCOMB_X33_Y12_N22
\U1|count_led[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[7]~35_combout\ = (\U1|count_led\(7) & (\U1|count_led[6]~34\ $ (GND))) # (!\U1|count_led\(7) & (!\U1|count_led[6]~34\ & VCC))
-- \U1|count_led[7]~36\ = CARRY((\U1|count_led\(7) & !\U1|count_led[6]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count_led\(7),
	datad => VCC,
	cin => \U1|count_led[6]~34\,
	combout => \U1|count_led[7]~35_combout\,
	cout => \U1|count_led[7]~36\);

-- Location: LCCOMB_X33_Y12_N26
\U1|count_led[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[9]~39_combout\ = (\U1|count_led\(9) & (\U1|count_led[8]~38\ $ (GND))) # (!\U1|count_led\(9) & (!\U1|count_led[8]~38\ & VCC))
-- \U1|count_led[9]~40\ = CARRY((\U1|count_led\(9) & !\U1|count_led[8]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count_led\(9),
	datad => VCC,
	cin => \U1|count_led[8]~38\,
	combout => \U1|count_led[9]~39_combout\,
	cout => \U1|count_led[9]~40\);

-- Location: LCCOMB_X33_Y12_N30
\U1|count_led[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[11]~43_combout\ = (\U1|count_led\(11) & (\U1|count_led[10]~42\ $ (GND))) # (!\U1|count_led\(11) & (!\U1|count_led[10]~42\ & VCC))
-- \U1|count_led[11]~44\ = CARRY((\U1|count_led\(11) & !\U1|count_led[10]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count_led\(11),
	datad => VCC,
	cin => \U1|count_led[10]~42\,
	combout => \U1|count_led[11]~43_combout\,
	cout => \U1|count_led[11]~44\);

-- Location: LCCOMB_X33_Y11_N6
\U1|count_led[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[15]~51_combout\ = (\U1|count_led\(15) & (\U1|count_led[14]~50\ $ (GND))) # (!\U1|count_led\(15) & (!\U1|count_led[14]~50\ & VCC))
-- \U1|count_led[15]~52\ = CARRY((\U1|count_led\(15) & !\U1|count_led[14]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count_led\(15),
	datad => VCC,
	cin => \U1|count_led[14]~50\,
	combout => \U1|count_led[15]~51_combout\,
	cout => \U1|count_led[15]~52\);

-- Location: LCCOMB_X33_Y11_N10
\U1|count_led[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[17]~55_combout\ = (\U1|count_led\(17) & (\U1|count_led[16]~54\ $ (GND))) # (!\U1|count_led\(17) & (!\U1|count_led[16]~54\ & VCC))
-- \U1|count_led[17]~56\ = CARRY((\U1|count_led\(17) & !\U1|count_led[16]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count_led\(17),
	datad => VCC,
	cin => \U1|count_led[16]~54\,
	combout => \U1|count_led[17]~55_combout\,
	cout => \U1|count_led[17]~56\);

-- Location: LCCOMB_X33_Y11_N12
\U1|count_led[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[18]~57_combout\ = (\U1|count_led\(18) & (!\U1|count_led[17]~56\)) # (!\U1|count_led\(18) & ((\U1|count_led[17]~56\) # (GND)))
-- \U1|count_led[18]~58\ = CARRY((!\U1|count_led[17]~56\) # (!\U1|count_led\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count_led\(18),
	datad => VCC,
	cin => \U1|count_led[17]~56\,
	combout => \U1|count_led[18]~57_combout\,
	cout => \U1|count_led[18]~58\);

-- Location: LCCOMB_X24_Y8_N4
\U1|Add26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~4_combout\ = \U1|miao\(0) $ (VCC)
-- \U1|Add26~5\ = CARRY(\U1|miao\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(0),
	datad => VCC,
	combout => \U1|Add26~4_combout\,
	cout => \U1|Add26~5\);

-- Location: LCCOMB_X22_Y6_N0
\U1|Add27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add27~0_combout\ = \U1|miao\(0) $ (VCC)
-- \U1|Add27~1\ = CARRY(\U1|miao\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(0),
	datad => VCC,
	combout => \U1|Add27~0_combout\,
	cout => \U1|Add27~1\);

-- Location: LCCOMB_X22_Y6_N12
\U1|Add27~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add27~12_combout\ = (\U1|miao\(6) & ((GND) # (!\U1|Add27~11\))) # (!\U1|miao\(6) & (\U1|Add27~11\ $ (GND)))
-- \U1|Add27~13\ = CARRY((\U1|miao\(6)) # (!\U1|Add27~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(6),
	datad => VCC,
	cin => \U1|Add27~11\,
	combout => \U1|Add27~12_combout\,
	cout => \U1|Add27~13\);

-- Location: LCCOMB_X24_Y8_N6
\U1|Add26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~7_combout\ = (\U1|miao\(1) & (!\U1|Add26~5\)) # (!\U1|miao\(1) & ((\U1|Add26~5\) # (GND)))
-- \U1|Add26~8\ = CARRY((!\U1|Add26~5\) # (!\U1|miao\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(1),
	datad => VCC,
	cin => \U1|Add26~5\,
	combout => \U1|Add26~7_combout\,
	cout => \U1|Add26~8\);

-- Location: LCCOMB_X9_Y10_N28
\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = !\U1|alarm_shi\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|alarm_shi\(0),
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\);

-- Location: LCCOMB_X10_Y13_N26
\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|alarm_shi\(7) & (\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|alarm_shi\(7) & 
-- (!\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|alarm_shi\(7) & !\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(7),
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X7_Y11_N16
\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Mod10|auto_generated|divider|divider|StageOut[17]~48_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[17]~49_combout\)))) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Mod10|auto_generated|divider|divider|StageOut[17]~48_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[17]~49_combout\)))))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Mod10|auto_generated|divider|divider|StageOut[17]~48_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[17]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[17]~48_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[17]~49_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X6_Y11_N18
\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Mod10|auto_generated|divider|divider|StageOut[20]~58_combout\) # (\U1|Mod10|auto_generated|divider|divider|StageOut[20]~57_combout\)))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Mod10|auto_generated|divider|divider|StageOut[20]~58_combout\) # (\U1|Mod10|auto_generated|divider|divider|StageOut[20]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[20]~58_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[20]~57_combout\,
	datad => VCC,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X6_Y11_N22
\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Mod10|auto_generated|divider|divider|StageOut[22]~55_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[22]~74_combout\)))) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Mod10|auto_generated|divider|divider|StageOut[22]~55_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[22]~74_combout\)))))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Mod10|auto_generated|divider|divider|StageOut[22]~55_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[22]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[22]~55_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[22]~74_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X3_Y10_N2
\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Mod10|auto_generated|divider|divider|StageOut[25]~64_combout\) # (\U1|Mod10|auto_generated|divider|divider|StageOut[25]~63_combout\)))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Mod10|auto_generated|divider|divider|StageOut[25]~64_combout\) # (\U1|Mod10|auto_generated|divider|divider|StageOut[25]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[25]~64_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[25]~63_combout\,
	datad => VCC,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X3_Y10_N6
\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Mod10|auto_generated|divider|divider|StageOut[27]~71_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[27]~60_combout\)))) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Mod10|auto_generated|divider|divider|StageOut[27]~71_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[27]~60_combout\)))))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Mod10|auto_generated|divider|divider|StageOut[27]~71_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[27]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[27]~71_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[27]~60_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X11_Y10_N0
\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = !\U1|alarm_shi\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|alarm_shi\(1),
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X3_Y10_N22
\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ & (((\U1|Mod10|auto_generated|divider|divider|StageOut[31]~67_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[31]~77_combout\)))) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[31]~67_combout\ & 
-- (!\U1|Mod10|auto_generated|divider|divider|StageOut[31]~77_combout\)))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|StageOut[31]~67_combout\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[31]~77_combout\ & 
-- !\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[31]~67_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[31]~77_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X3_Y10_N24
\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & (((\U1|Mod10|auto_generated|divider|divider|StageOut[32]~76_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[32]~66_combout\)))) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & ((((\U1|Mod10|auto_generated|divider|divider|StageOut[32]~76_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[32]~66_combout\)))))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & ((\U1|Mod10|auto_generated|divider|divider|StageOut[32]~76_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[32]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[32]~76_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[32]~66_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X16_Y16_N10
\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Div8|auto_generated|divider|divider|StageOut[16]~40_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Div8|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- (!\U1|Div8|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Div8|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\U1|Div8|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X17_Y16_N14
\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Div8|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Div8|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Div8|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Div8|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X17_Y16_N16
\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Div8|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Div8|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\U1|Div8|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Div8|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\U1|Div8|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X18_Y16_N12
\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Div8|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Div8|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Div8|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Div8|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X16_Y10_N0
\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|alarm_shi\(5) $ (VCC)
-- \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|alarm_shi\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(5),
	datad => VCC,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X16_Y10_N2
\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|alarm_shi\(6) & (\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|alarm_shi\(6) & 
-- (!\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|alarm_shi\(6) & !\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(6),
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X17_Y10_N22
\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Div9|auto_generated|divider|divider|StageOut[22]~74_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[22]~55_combout\)))) # (!\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Div9|auto_generated|divider|divider|StageOut[22]~74_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[22]~55_combout\)))))
-- \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Div9|auto_generated|divider|divider|StageOut[22]~74_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[22]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[22]~74_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[22]~55_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X17_Y12_N8
\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Div9|auto_generated|divider|divider|StageOut[25]~64_combout\) # (\U1|Div9|auto_generated|divider|divider|StageOut[25]~63_combout\)))
-- \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Div9|auto_generated|divider|divider|StageOut[25]~64_combout\) # (\U1|Div9|auto_generated|divider|divider|StageOut[25]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[25]~64_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[25]~63_combout\,
	datad => VCC,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X17_Y12_N10
\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Div9|auto_generated|divider|divider|StageOut[26]~61_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[26]~62_combout\)))) # (!\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Div9|auto_generated|divider|divider|StageOut[26]~61_combout\ & 
-- (!\U1|Div9|auto_generated|divider|divider|StageOut[26]~62_combout\)))
-- \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Div9|auto_generated|divider|divider|StageOut[26]~61_combout\ & (!\U1|Div9|auto_generated|divider|divider|StageOut[26]~62_combout\ & 
-- !\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[26]~61_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[26]~62_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X17_Y12_N12
\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Div9|auto_generated|divider|divider|StageOut[27]~71_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[27]~60_combout\)))) # (!\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Div9|auto_generated|divider|divider|StageOut[27]~71_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[27]~60_combout\)))))
-- \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Div9|auto_generated|divider|divider|StageOut[27]~71_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[27]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[27]~71_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[27]~60_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X16_Y13_N8
\U1|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add18~6_combout\ = (\U1|dat\(3) & (!\U1|Add18~5\)) # (!\U1|dat\(3) & ((\U1|Add18~5\) # (GND)))
-- \U1|Add18~7\ = CARRY((!\U1|Add18~5\) # (!\U1|dat\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(3),
	datad => VCC,
	cin => \U1|Add18~5\,
	combout => \U1|Add18~6_combout\,
	cout => \U1|Add18~7\);

-- Location: LCCOMB_X16_Y13_N10
\U1|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add18~8_combout\ = (\U1|dat\(4) & (\U1|Add18~7\ $ (GND))) # (!\U1|dat\(4) & (!\U1|Add18~7\ & VCC))
-- \U1|Add18~9\ = CARRY((\U1|dat\(4) & !\U1|Add18~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(4),
	datad => VCC,
	cin => \U1|Add18~7\,
	combout => \U1|Add18~8_combout\,
	cout => \U1|Add18~9\);

-- Location: LCCOMB_X16_Y13_N12
\U1|Add18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add18~10_combout\ = (\U1|dat\(5) & (!\U1|Add18~9\)) # (!\U1|dat\(5) & ((\U1|Add18~9\) # (GND)))
-- \U1|Add18~11\ = CARRY((!\U1|Add18~9\) # (!\U1|dat\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(5),
	datad => VCC,
	cin => \U1|Add18~9\,
	combout => \U1|Add18~10_combout\,
	cout => \U1|Add18~11\);

-- Location: LCCOMB_X16_Y13_N14
\U1|Add18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add18~12_combout\ = (\U1|dat\(6) & (\U1|Add18~11\ $ (GND))) # (!\U1|dat\(6) & (!\U1|Add18~11\ & VCC))
-- \U1|Add18~13\ = CARRY((\U1|dat\(6) & !\U1|Add18~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(6),
	datad => VCC,
	cin => \U1|Add18~11\,
	combout => \U1|Add18~12_combout\,
	cout => \U1|Add18~13\);

-- Location: LCCOMB_X16_Y13_N16
\U1|Add18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add18~14_combout\ = \U1|Add18~13\ $ (\U1|dat\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|dat\(7),
	cin => \U1|Add18~13\,
	combout => \U1|Add18~14_combout\);

-- Location: LCCOMB_X16_Y14_N14
\U1|Add19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add19~4_combout\ = (\U1|dat\(2) & ((GND) # (!\U1|Add19~3\))) # (!\U1|dat\(2) & (\U1|Add19~3\ $ (GND)))
-- \U1|Add19~5\ = CARRY((\U1|dat\(2)) # (!\U1|Add19~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(2),
	datad => VCC,
	cin => \U1|Add19~3\,
	combout => \U1|Add19~4_combout\,
	cout => \U1|Add19~5\);

-- Location: LCCOMB_X16_Y14_N18
\U1|Add19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add19~8_combout\ = (\U1|dat\(4) & ((GND) # (!\U1|Add19~7\))) # (!\U1|dat\(4) & (\U1|Add19~7\ $ (GND)))
-- \U1|Add19~9\ = CARRY((\U1|dat\(4)) # (!\U1|Add19~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(4),
	datad => VCC,
	cin => \U1|Add19~7\,
	combout => \U1|Add19~8_combout\,
	cout => \U1|Add19~9\);

-- Location: LCCOMB_X11_Y7_N16
\U1|Add17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add17~0_combout\ = \U1|month\(0) $ (GND)
-- \U1|Add17~1\ = CARRY(!\U1|month\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(0),
	datad => VCC,
	combout => \U1|Add17~0_combout\,
	cout => \U1|Add17~1\);

-- Location: LCCOMB_X11_Y7_N20
\U1|Add17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add17~4_combout\ = (\U1|month\(2) & ((GND) # (!\U1|Add17~3\))) # (!\U1|month\(2) & (\U1|Add17~3\ $ (GND)))
-- \U1|Add17~5\ = CARRY((\U1|month\(2)) # (!\U1|Add17~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(2),
	datad => VCC,
	cin => \U1|Add17~3\,
	combout => \U1|Add17~4_combout\,
	cout => \U1|Add17~5\);

-- Location: LCCOMB_X11_Y7_N28
\U1|Add17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add17~12_combout\ = (\U1|month\(6) & ((GND) # (!\U1|Add17~11\))) # (!\U1|month\(6) & (\U1|Add17~11\ $ (GND)))
-- \U1|Add17~13\ = CARRY((\U1|month\(6)) # (!\U1|Add17~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(6),
	datad => VCC,
	cin => \U1|Add17~11\,
	combout => \U1|Add17~12_combout\,
	cout => \U1|Add17~13\);

-- Location: LCCOMB_X11_Y7_N30
\U1|Add17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add17~14_combout\ = \U1|Add17~13\ $ (!\U1|month\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|month\(7),
	cin => \U1|Add17~13\,
	combout => \U1|Add17~14_combout\);

-- Location: LCCOMB_X11_Y6_N6
\U1|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add16~6_combout\ = (\U1|month\(3) & (!\U1|Add16~5\)) # (!\U1|month\(3) & ((\U1|Add16~5\) # (GND)))
-- \U1|Add16~7\ = CARRY((!\U1|Add16~5\) # (!\U1|month\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(3),
	datad => VCC,
	cin => \U1|Add16~5\,
	combout => \U1|Add16~6_combout\,
	cout => \U1|Add16~7\);

-- Location: LCCOMB_X11_Y6_N8
\U1|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add16~8_combout\ = (\U1|month\(4) & (\U1|Add16~7\ $ (GND))) # (!\U1|month\(4) & (!\U1|Add16~7\ & VCC))
-- \U1|Add16~9\ = CARRY((\U1|month\(4) & !\U1|Add16~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(4),
	datad => VCC,
	cin => \U1|Add16~7\,
	combout => \U1|Add16~8_combout\,
	cout => \U1|Add16~9\);

-- Location: LCCOMB_X11_Y6_N10
\U1|Add16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add16~10_combout\ = (\U1|month\(5) & (!\U1|Add16~9\)) # (!\U1|month\(5) & ((\U1|Add16~9\) # (GND)))
-- \U1|Add16~11\ = CARRY((!\U1|Add16~9\) # (!\U1|month\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(5),
	datad => VCC,
	cin => \U1|Add16~9\,
	combout => \U1|Add16~10_combout\,
	cout => \U1|Add16~11\);

-- Location: LCCOMB_X11_Y6_N12
\U1|Add16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add16~12_combout\ = (\U1|month\(6) & (\U1|Add16~11\ $ (GND))) # (!\U1|month\(6) & (!\U1|Add16~11\ & VCC))
-- \U1|Add16~13\ = CARRY((\U1|month\(6) & !\U1|Add16~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(6),
	datad => VCC,
	cin => \U1|Add16~11\,
	combout => \U1|Add16~12_combout\,
	cout => \U1|Add16~13\);

-- Location: LCCOMB_X10_Y5_N0
\U1|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~0_combout\ = \U1|year\(0) $ (GND)
-- \U1|Add14~1\ = CARRY(!\U1|year\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(0),
	datad => VCC,
	combout => \U1|Add14~0_combout\,
	cout => \U1|Add14~1\);

-- Location: LCCOMB_X9_Y6_N0
\U1|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~0_combout\ = \U1|year\(0) $ (GND)
-- \U1|Add15~1\ = CARRY(!\U1|year\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(0),
	datad => VCC,
	combout => \U1|Add15~0_combout\,
	cout => \U1|Add15~1\);

-- Location: LCCOMB_X9_Y6_N2
\U1|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~2_combout\ = (\U1|year\(1) & (!\U1|Add15~1\)) # (!\U1|year\(1) & (\U1|Add15~1\ & VCC))
-- \U1|Add15~3\ = CARRY((\U1|year\(1) & !\U1|Add15~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(1),
	datad => VCC,
	cin => \U1|Add15~1\,
	combout => \U1|Add15~2_combout\,
	cout => \U1|Add15~3\);

-- Location: LCCOMB_X9_Y6_N26
\U1|Add15~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~26_combout\ = (\U1|year\(13) & (\U1|Add15~25\ & VCC)) # (!\U1|year\(13) & (!\U1|Add15~25\))
-- \U1|Add15~27\ = CARRY((!\U1|year\(13) & !\U1|Add15~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(13),
	datad => VCC,
	cin => \U1|Add15~25\,
	combout => \U1|Add15~26_combout\,
	cout => \U1|Add15~27\);

-- Location: LCCOMB_X10_Y5_N8
\U1|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~8_combout\ = (\U1|year\(4) & (\U1|Add14~7\ $ (GND))) # (!\U1|year\(4) & (!\U1|Add14~7\ & VCC))
-- \U1|Add14~9\ = CARRY((\U1|year\(4) & !\U1|Add14~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(4),
	datad => VCC,
	cin => \U1|Add14~7\,
	combout => \U1|Add14~8_combout\,
	cout => \U1|Add14~9\);

-- Location: LCCOMB_X10_Y5_N16
\U1|Add14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~16_combout\ = (\U1|year\(8) & (!\U1|Add14~15\ & VCC)) # (!\U1|year\(8) & (\U1|Add14~15\ $ (GND)))
-- \U1|Add14~17\ = CARRY((!\U1|year\(8) & !\U1|Add14~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(8),
	datad => VCC,
	cin => \U1|Add14~15\,
	combout => \U1|Add14~16_combout\,
	cout => \U1|Add14~17\);

-- Location: LCCOMB_X10_Y5_N18
\U1|Add14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~18_combout\ = (\U1|year\(9) & ((\U1|Add14~17\) # (GND))) # (!\U1|year\(9) & (!\U1|Add14~17\))
-- \U1|Add14~19\ = CARRY((\U1|year\(9)) # (!\U1|Add14~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(9),
	datad => VCC,
	cin => \U1|Add14~17\,
	combout => \U1|Add14~18_combout\,
	cout => \U1|Add14~19\);

-- Location: LCCOMB_X10_Y5_N24
\U1|Add14~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~24_combout\ = (\U1|year\(12) & (\U1|Add14~23\ $ (GND))) # (!\U1|year\(12) & (!\U1|Add14~23\ & VCC))
-- \U1|Add14~25\ = CARRY((\U1|year\(12) & !\U1|Add14~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(12),
	datad => VCC,
	cin => \U1|Add14~23\,
	combout => \U1|Add14~24_combout\,
	cout => \U1|Add14~25\);

-- Location: LCCOMB_X10_Y5_N26
\U1|Add14~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~26_combout\ = (\U1|year\(13) & (!\U1|Add14~25\)) # (!\U1|year\(13) & ((\U1|Add14~25\) # (GND)))
-- \U1|Add14~27\ = CARRY((!\U1|Add14~25\) # (!\U1|year\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(13),
	datad => VCC,
	cin => \U1|Add14~25\,
	combout => \U1|Add14~26_combout\,
	cout => \U1|Add14~27\);

-- Location: LCCOMB_X10_Y5_N28
\U1|Add14~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~28_combout\ = \U1|year\(14) $ (!\U1|Add14~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(14),
	cin => \U1|Add14~27\,
	combout => \U1|Add14~28_combout\);

-- Location: LCCOMB_X12_Y6_N6
\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Mod6|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Mod6|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Mod6|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X11_Y8_N0
\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Mod6|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Mod6|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Mod6|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Mod6|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X11_Y8_N4
\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Mod6|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[22]~68_combout\)))) # (!\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Mod6|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[22]~68_combout\)))))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Mod6|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[22]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[22]~68_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X10_Y8_N10
\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Mod6|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\U1|Mod6|auto_generated|divider|divider|StageOut[25]~54_combout\)))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Mod6|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\U1|Mod6|auto_generated|divider|divider|StageOut[25]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datad => VCC,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X10_Y8_N12
\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Mod6|auto_generated|divider|divider|StageOut[26]~53_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # (!\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- (!\U1|Mod6|auto_generated|divider|divider|StageOut[26]~52_combout\)))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|StageOut[26]~53_combout\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- !\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X10_Y8_N14
\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Mod6|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[27]~69_combout\)))) # (!\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Mod6|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[27]~69_combout\)))))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Mod6|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[27]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X9_Y8_N10
\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\U1|Mod6|auto_generated|divider|divider|StageOut[30]~56_combout\) # (\U1|Mod6|auto_generated|divider|divider|StageOut[30]~57_combout\)))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\U1|Mod6|auto_generated|divider|divider|StageOut[30]~56_combout\) # (\U1|Mod6|auto_generated|divider|divider|StageOut[30]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[30]~56_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[30]~57_combout\,
	datad => VCC,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X9_Y8_N12
\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\U1|Mod6|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[31]~61_combout\ & 
-- (!\U1|Mod6|auto_generated|divider|divider|StageOut[31]~60_combout\)))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|StageOut[31]~61_combout\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[31]~60_combout\ & 
-- !\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X9_Y8_N14
\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\U1|Mod6|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[32]~59_combout\)))) # (!\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\U1|Mod6|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[32]~59_combout\)))))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\U1|Mod6|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[32]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X12_Y13_N24
\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\U1|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X12_Y13_N26
\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X12_Y13_N14
\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\U1|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X11_Y13_N2
\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X11_Y13_N4
\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\U1|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X16_Y17_N16
\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|alarm_fen\(5) $ (GND)
-- \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(!\U1|alarm_fen\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(5),
	datad => VCC,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X16_Y17_N18
\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|alarm_fen\(6) & (\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|alarm_fen\(6) & 
-- (!\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|alarm_fen\(6) & !\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(6),
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X16_Y17_N20
\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|alarm_fen\(7) & (\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|alarm_fen\(7) & 
-- (!\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|alarm_fen\(7) & !\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(7),
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X16_Y17_N22
\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X16_Y17_N4
\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Mod9|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Mod9|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Mod9|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Mod9|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X16_Y17_N6
\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Mod9|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\U1|Mod9|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X16_Y17_N8
\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Mod9|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Mod9|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Mod9|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X16_Y17_N10
\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y17_N12
\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y17_N10
\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Mod9|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Mod9|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Mod9|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Mod9|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X17_Y17_N12
\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Mod9|auto_generated|divider|divider|StageOut[21]~47_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[21]~46_combout\)))) # (!\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- (!\U1|Mod9|auto_generated|divider|divider|StageOut[21]~46_combout\)))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|StageOut[21]~47_combout\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- !\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X17_Y17_N14
\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Mod9|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[22]~45_combout\)))) # (!\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Mod9|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[22]~45_combout\)))))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Mod9|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X17_Y17_N16
\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- !\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y17_N18
\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y17_N6
\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Mod9|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Mod9|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Mod9|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Mod9|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X18_Y17_N8
\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Mod9|auto_generated|divider|divider|StageOut[26]~53_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # (!\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- (!\U1|Mod9|auto_generated|divider|divider|StageOut[26]~52_combout\)))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|StageOut[26]~53_combout\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- !\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X18_Y17_N10
\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Mod9|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Mod9|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Mod9|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X18_Y17_N12
\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|StageOut[28]~62_combout\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y17_N14
\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y18_N10
\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\U1|Mod9|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\U1|Mod9|auto_generated|divider|divider|StageOut[30]~56_combout\)))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\U1|Mod9|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\U1|Mod9|auto_generated|divider|divider|StageOut[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[30]~57_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[30]~56_combout\,
	datad => VCC,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X17_Y18_N12
\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\U1|Mod9|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[31]~61_combout\ & 
-- (!\U1|Mod9|auto_generated|divider|divider|StageOut[31]~60_combout\)))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|StageOut[31]~61_combout\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[31]~60_combout\ & 
-- !\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X17_Y18_N14
\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\U1|Mod9|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[32]~67_combout\)))) # (!\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\U1|Mod9|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[32]~67_combout\)))))
-- \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\U1|Mod9|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\U1|Mod9|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X17_Y18_N16
\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Mod9|auto_generated|divider|divider|StageOut[33]~63_combout\ & (!\U1|Mod9|auto_generated|divider|divider|StageOut[33]~58_combout\ & 
-- !\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[33]~58_combout\,
	datad => VCC,
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y18_N18
\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y16_N8
\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|fen\(5) $ (VCC)
-- \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|fen\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(5),
	datad => VCC,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X11_Y16_N10
\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|fen\(6) & (\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|fen\(6) & 
-- (!\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|fen\(6) & !\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(6),
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X11_Y16_N12
\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|fen\(7) & (\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|fen\(7) & 
-- (!\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|fen\(7) & !\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(7),
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X11_Y16_N14
\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X11_Y16_N18
\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Mod1|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Mod1|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X11_Y16_N20
\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Mod1|auto_generated|divider|divider|StageOut[16]~40_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- (!\U1|Mod1|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X11_Y16_N22
\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Mod1|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[17]~38_combout\)))) # (!\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Mod1|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[17]~38_combout\)))))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Mod1|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[17]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X11_Y16_N24
\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|StageOut[18]~36_combout\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[18]~37_combout\ & 
-- !\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X11_Y16_N26
\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y16_N18
\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Mod1|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Mod1|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X12_Y16_N20
\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Mod1|auto_generated|divider|divider|StageOut[21]~47_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[21]~46_combout\)))) # (!\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- (!\U1|Mod1|auto_generated|divider|divider|StageOut[21]~46_combout\)))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|StageOut[21]~47_combout\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- !\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X12_Y16_N22
\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Mod1|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[22]~68_combout\)))) # (!\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Mod1|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[22]~68_combout\)))))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Mod1|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[22]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[22]~68_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y16_N24
\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[23]~67_combout\ & 
-- !\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[23]~67_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y16_N26
\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y15_N22
\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Mod1|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Mod1|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X12_Y15_N24
\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Mod1|auto_generated|divider|divider|StageOut[26]~53_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # (!\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- (!\U1|Mod1|auto_generated|divider|divider|StageOut[26]~52_combout\)))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|StageOut[26]~53_combout\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- !\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X12_Y15_N26
\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Mod1|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[27]~69_combout\)))) # (!\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Mod1|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[27]~69_combout\)))))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Mod1|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[27]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X12_Y15_N28
\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|StageOut[28]~50_combout\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[28]~65_combout\ & 
-- !\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[28]~65_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y15_N30
\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y15_N10
\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\U1|Mod1|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[30]~56_combout\)))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\U1|Mod1|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\U1|Mod1|auto_generated|divider|divider|StageOut[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[30]~57_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[30]~56_combout\,
	datad => VCC,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X13_Y15_N12
\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\U1|Mod1|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[31]~61_combout\ & 
-- (!\U1|Mod1|auto_generated|divider|divider|StageOut[31]~60_combout\)))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|StageOut[31]~61_combout\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[31]~60_combout\ & 
-- !\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X13_Y15_N14
\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\U1|Mod1|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[32]~59_combout\)))) # (!\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\U1|Mod1|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[32]~59_combout\)))))
-- \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\U1|Mod1|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[32]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X13_Y15_N16
\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\ & (!\U1|Mod1|auto_generated|divider|divider|StageOut[33]~58_combout\ & 
-- !\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[33]~58_combout\,
	datad => VCC,
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y15_N18
\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X6_Y10_N20
\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X7_Y10_N6
\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout\)))) # (!\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- (!\U1|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout\)))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- !\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X8_Y10_N8
\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\U1|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout\)))) # (!\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout\ & 
-- (!\U1|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout\)))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout\ & 
-- !\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X9_Y18_N22
\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|year\(12) $ (VCC)
-- \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|year\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(12),
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X9_Y18_N24
\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|year\(13) & (\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|year\(13) & 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|year\(13) & !\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(13),
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X9_Y18_N26
\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|year\(14) & (\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|year\(14) & 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|year\(14) & !\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(14),
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X9_Y18_N28
\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X9_Y18_N12
\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Mod5|auto_generated|divider|divider|StageOut[15]~113_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[15]~112_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Mod5|auto_generated|divider|divider|StageOut[15]~113_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[15]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[15]~113_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[15]~112_combout\,
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X9_Y18_N14
\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[16]~111_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[16]~110_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[16]~111_combout\ & 
-- (!\U1|Mod5|auto_generated|divider|divider|StageOut[16]~110_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[16]~111_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[16]~110_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[16]~111_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[16]~110_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X9_Y18_N16
\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[17]~109_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[17]~108_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Mod5|auto_generated|divider|divider|StageOut[17]~109_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[17]~108_combout\)))))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[17]~109_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[17]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[17]~109_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[17]~108_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X9_Y18_N18
\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[18]~107_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[18]~106_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[18]~107_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[18]~106_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X9_Y18_N20
\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X8_Y18_N2
\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Mod5|auto_generated|divider|divider|StageOut[20]~118_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[20]~119_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Mod5|auto_generated|divider|divider|StageOut[20]~118_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[20]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[20]~118_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X8_Y18_N4
\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[21]~116_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[21]~117_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[21]~116_combout\ & 
-- (!\U1|Mod5|auto_generated|divider|divider|StageOut[21]~117_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[21]~116_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[21]~117_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[21]~116_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[21]~117_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X8_Y18_N6
\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[22]~115_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[22]~187_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Mod5|auto_generated|divider|divider|StageOut[22]~115_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[22]~187_combout\)))))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[22]~115_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[22]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[22]~115_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[22]~187_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X8_Y18_N8
\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[23]~186_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[23]~114_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[23]~186_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[23]~114_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X8_Y18_N10
\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y18_N16
\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Mod5|auto_generated|divider|divider|StageOut[25]~125_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[25]~124_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Mod5|auto_generated|divider|divider|StageOut[25]~125_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[25]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[25]~125_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[25]~124_combout\,
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X10_Y18_N18
\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[26]~122_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[26]~123_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[26]~122_combout\ & 
-- (!\U1|Mod5|auto_generated|divider|divider|StageOut[26]~123_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[26]~122_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[26]~123_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[26]~122_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[26]~123_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X10_Y18_N20
\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[27]~121_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[27]~188_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Mod5|auto_generated|divider|divider|StageOut[27]~121_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[27]~188_combout\)))))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[27]~121_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[27]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[27]~121_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[27]~188_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X10_Y18_N22
\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[28]~177_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[28]~120_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[28]~177_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[28]~120_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y18_N24
\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y18_N4
\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\U1|Mod5|auto_generated|divider|divider|StageOut[30]~130_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[30]~131_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\U1|Mod5|auto_generated|divider|divider|StageOut[30]~130_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[30]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[30]~130_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[30]~131_combout\,
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X11_Y18_N6
\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[31]~129_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[31]~128_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[31]~129_combout\ & 
-- (!\U1|Mod5|auto_generated|divider|divider|StageOut[31]~128_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[31]~129_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[31]~128_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[31]~129_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[31]~128_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X11_Y18_N8
\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[32]~127_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[32]~189_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\U1|Mod5|auto_generated|divider|divider|StageOut[32]~127_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[32]~189_combout\)))))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[32]~127_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[32]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[32]~127_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[32]~189_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X11_Y18_N10
\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[33]~178_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[33]~126_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[33]~178_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[33]~126_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X11_Y18_N12
\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y14_N18
\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\U1|Mod5|auto_generated|divider|divider|StageOut[35]~136_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[35]~137_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\U1|Mod5|auto_generated|divider|divider|StageOut[35]~136_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[35]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[35]~136_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[35]~137_combout\,
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X10_Y14_N20
\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[36]~134_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[36]~135_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[36]~134_combout\ & 
-- (!\U1|Mod5|auto_generated|divider|divider|StageOut[36]~135_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[36]~134_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[36]~135_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[36]~134_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[36]~135_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X10_Y14_N22
\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[37]~133_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[37]~190_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\U1|Mod5|auto_generated|divider|divider|StageOut[37]~133_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[37]~190_combout\)))))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[37]~133_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[37]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[37]~133_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[37]~190_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X10_Y14_N24
\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[38]~179_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[38]~132_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[38]~179_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[38]~132_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y14_N26
\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y10_N4
\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\U1|Mod5|auto_generated|divider|divider|StageOut[40]~143_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[40]~142_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\U1|Mod5|auto_generated|divider|divider|StageOut[40]~143_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[40]~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[40]~143_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[40]~142_combout\,
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X10_Y10_N6
\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[41]~140_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[41]~141_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[41]~140_combout\ & 
-- (!\U1|Mod5|auto_generated|divider|divider|StageOut[41]~141_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[41]~140_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[41]~141_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[41]~140_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[41]~141_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X10_Y10_N8
\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[42]~139_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[42]~191_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\U1|Mod5|auto_generated|divider|divider|StageOut[42]~139_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[42]~191_combout\)))))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[42]~139_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[42]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[42]~139_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[42]~191_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X10_Y10_N10
\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[43]~138_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[43]~180_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[43]~138_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[43]~180_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y10_N12
\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y10_N18
\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\U1|Mod5|auto_generated|divider|divider|StageOut[45]~148_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[45]~149_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\U1|Mod5|auto_generated|divider|divider|StageOut[45]~148_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[45]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[45]~148_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[45]~149_combout\,
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X10_Y10_N20
\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[46]~146_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[46]~147_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[46]~146_combout\ & 
-- (!\U1|Mod5|auto_generated|divider|divider|StageOut[46]~147_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[46]~146_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[46]~147_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[46]~146_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[46]~147_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X10_Y10_N22
\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[47]~192_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[47]~145_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\U1|Mod5|auto_generated|divider|divider|StageOut[47]~192_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[47]~145_combout\)))))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[47]~192_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[47]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[47]~192_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[47]~145_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X10_Y10_N24
\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[48]~181_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[48]~144_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[48]~181_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[48]~144_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y10_N26
\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y9_N6
\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\U1|Mod5|auto_generated|divider|divider|StageOut[50]~154_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[50]~155_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\U1|Mod5|auto_generated|divider|divider|StageOut[50]~154_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[50]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[50]~154_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[50]~155_combout\,
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X10_Y9_N8
\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[51]~152_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[51]~153_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[51]~152_combout\ & 
-- (!\U1|Mod5|auto_generated|divider|divider|StageOut[51]~153_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[51]~152_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[51]~153_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[51]~152_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[51]~153_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X10_Y9_N10
\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[52]~193_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[52]~151_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\U1|Mod5|auto_generated|divider|divider|StageOut[52]~193_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[52]~151_combout\)))))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[52]~193_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[52]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[52]~193_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[52]~151_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X10_Y9_N12
\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[53]~182_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[53]~150_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[53]~182_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[53]~150_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y9_N14
\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X9_Y7_N14
\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\U1|Mod5|auto_generated|divider|divider|StageOut[55]~160_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[55]~161_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\U1|Mod5|auto_generated|divider|divider|StageOut[55]~160_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[55]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[55]~160_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[55]~161_combout\,
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X9_Y7_N16
\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[56]~159_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[56]~158_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[56]~159_combout\ & 
-- (!\U1|Mod5|auto_generated|divider|divider|StageOut[56]~158_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[56]~159_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[56]~158_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[56]~159_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[56]~158_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X9_Y7_N18
\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[57]~157_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[57]~194_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\U1|Mod5|auto_generated|divider|divider|StageOut[57]~157_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[57]~194_combout\)))))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[57]~157_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[57]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[57]~157_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[57]~194_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X9_Y7_N20
\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[58]~156_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[58]~183_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[58]~156_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[58]~183_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X9_Y7_N22
\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y7_N18
\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\U1|Mod5|auto_generated|divider|divider|StageOut[60]~167_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[60]~166_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\U1|Mod5|auto_generated|divider|divider|StageOut[60]~167_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[60]~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[60]~167_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[60]~166_combout\,
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X10_Y7_N20
\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[61]~164_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[61]~165_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[61]~164_combout\ & 
-- (!\U1|Mod5|auto_generated|divider|divider|StageOut[61]~165_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[61]~164_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[61]~165_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[61]~164_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[61]~165_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X10_Y7_N22
\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[62]~195_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[62]~163_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\U1|Mod5|auto_generated|divider|divider|StageOut[62]~195_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[62]~163_combout\)))))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[62]~195_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[62]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[62]~195_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[62]~163_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X10_Y7_N24
\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[63]~184_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[63]~162_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[63]~184_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[63]~162_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y7_N26
\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y7_N4
\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\U1|Mod5|auto_generated|divider|divider|StageOut[65]~169_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[65]~168_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\U1|Mod5|auto_generated|divider|divider|StageOut[65]~169_combout\) # (\U1|Mod5|auto_generated|divider|divider|StageOut[65]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[65]~169_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[65]~168_combout\,
	datad => VCC,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X10_Y7_N6
\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[66]~172_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[66]~173_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[66]~172_combout\ & 
-- (!\U1|Mod5|auto_generated|divider|divider|StageOut[66]~173_combout\)))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[66]~172_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[66]~173_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[66]~172_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[66]~173_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X10_Y7_N8
\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[67]~196_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[67]~171_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\U1|Mod5|auto_generated|divider|divider|StageOut[67]~196_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[67]~171_combout\)))))
-- \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[67]~196_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[67]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[67]~196_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[67]~171_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X10_Y7_N10
\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\U1|Mod5|auto_generated|divider|divider|StageOut[68]~170_combout\ & (!\U1|Mod5|auto_generated|divider|divider|StageOut[68]~185_combout\ & 
-- !\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[68]~170_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[68]~185_combout\,
	datad => VCC,
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y7_N12
\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y7_N12
\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|miao\(5) $ (VCC)
-- \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|miao\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(5),
	datad => VCC,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X24_Y7_N16
\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|miao\(7) & (\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|miao\(7) & 
-- (!\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|miao\(7) & !\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(7),
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X24_Y7_N26
\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Mod2|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Mod2|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Mod2|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X23_Y7_N6
\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Mod2|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X22_Y7_N18
\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Mod2|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[25]~54_combout\)))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Mod2|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[25]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datad => VCC,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X22_Y7_N20
\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Mod2|auto_generated|divider|divider|StageOut[26]~53_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # (!\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|StageOut[26]~52_combout\)))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|StageOut[26]~53_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- !\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X17_Y15_N22
\U1|count1[11]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[11]~57_combout\ = (\U1|count1\(11) & (!\U1|count1[10]~56\)) # (!\U1|count1\(11) & ((\U1|count1[10]~56\) # (GND)))
-- \U1|count1[11]~58\ = CARRY((!\U1|count1[10]~56\) # (!\U1|count1\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(11),
	datad => VCC,
	cin => \U1|count1[10]~56\,
	combout => \U1|count1[11]~57_combout\,
	cout => \U1|count1[11]~58\);

-- Location: LCCOMB_X17_Y15_N26
\U1|count1[13]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[13]~61_combout\ = (\U1|count1\(13) & (!\U1|count1[12]~60\)) # (!\U1|count1\(13) & ((\U1|count1[12]~60\) # (GND)))
-- \U1|count1[13]~62\ = CARRY((!\U1|count1[12]~60\) # (!\U1|count1\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(13),
	datad => VCC,
	cin => \U1|count1[12]~60\,
	combout => \U1|count1[13]~61_combout\,
	cout => \U1|count1[13]~62\);

-- Location: LCCOMB_X17_Y15_N30
\U1|count1[15]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[15]~65_combout\ = (\U1|count1\(15) & (!\U1|count1[14]~64\)) # (!\U1|count1\(15) & ((\U1|count1[14]~64\) # (GND)))
-- \U1|count1[15]~66\ = CARRY((!\U1|count1[14]~64\) # (!\U1|count1\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(15),
	datad => VCC,
	cin => \U1|count1[14]~64\,
	combout => \U1|count1[15]~65_combout\,
	cout => \U1|count1[15]~66\);

-- Location: LCCOMB_X17_Y14_N6
\U1|count1[19]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[19]~73_combout\ = (\U1|count1\(19) & (!\U1|count1[18]~72\)) # (!\U1|count1\(19) & ((\U1|count1[18]~72\) # (GND)))
-- \U1|count1[19]~74\ = CARRY((!\U1|count1[18]~72\) # (!\U1|count1\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(19),
	datad => VCC,
	cin => \U1|count1[18]~72\,
	combout => \U1|count1[19]~73_combout\,
	cout => \U1|count1[19]~74\);

-- Location: LCCOMB_X17_Y14_N12
\U1|count1[22]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[22]~79_combout\ = (\U1|count1\(22) & (\U1|count1[21]~78\ $ (GND))) # (!\U1|count1\(22) & (!\U1|count1[21]~78\ & VCC))
-- \U1|count1[22]~80\ = CARRY((\U1|count1\(22) & !\U1|count1[21]~78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(22),
	datad => VCC,
	cin => \U1|count1[21]~78\,
	combout => \U1|count1[22]~79_combout\,
	cout => \U1|count1[22]~80\);

-- Location: LCCOMB_X17_Y14_N26
\U1|count1[29]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[29]~93_combout\ = (\U1|count1\(29) & (!\U1|count1[28]~92\)) # (!\U1|count1\(29) & ((\U1|count1[28]~92\) # (GND)))
-- \U1|count1[29]~94\ = CARRY((!\U1|count1[28]~92\) # (!\U1|count1\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(29),
	datad => VCC,
	cin => \U1|count1[28]~92\,
	combout => \U1|count1[29]~93_combout\,
	cout => \U1|count1[29]~94\);

-- Location: FF_X32_Y10_N29
\U2|u_seg_led|cnt0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[12]~37_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(12));

-- Location: FF_X32_Y10_N23
\U2|u_seg_led|cnt0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[9]~31_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(9));

-- Location: FF_X32_Y10_N13
\U2|u_seg_led|cnt0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[4]~21_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(4));

-- Location: FF_X32_Y10_N11
\U2|u_seg_led|cnt0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[3]~19_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(3));

-- Location: LCCOMB_X29_Y18_N2
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = \U2|u1_ds18b20_dri|temp_data\(11) $ (VCC)
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY(\U2|u1_ds18b20_dri|temp_data\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(11),
	datad => VCC,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X29_Y18_N4
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\U2|u1_ds18b20_dri|temp_data\(12) & (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & VCC)) # (!\U2|u1_ds18b20_dri|temp_data\(12) & 
-- (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\U2|u1_ds18b20_dri|temp_data\(12) & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(12),
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X29_Y18_N6
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\U2|u1_ds18b20_dri|temp_data\(13) & (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ $ (GND))) # (!\U2|u1_ds18b20_dri|temp_data\(13) & 
-- (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & VCC))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((\U2|u1_ds18b20_dri|temp_data\(13) & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(13),
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X29_Y18_N16
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~101_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~100_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~101_combout\ & 
-- (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~100_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~101_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~100_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~101_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~100_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X26_Y18_N10
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~111_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~168_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~111_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~168_combout\)))))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~111_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~111_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~168_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X25_Y18_N0
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~121_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~120_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~121_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~121_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X25_Y18_N2
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~118_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~119_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~118_combout\ & 
-- (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~119_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~118_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~119_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~118_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~119_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X25_Y18_N4
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~169_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~117_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~169_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~117_combout\)))))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~169_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~169_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~117_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X25_Y18_N18
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~125_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~124_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~125_combout\ & 
-- (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~124_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~125_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~124_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~125_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~124_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X25_Y14_N22
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~139_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~139_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X25_Y14_N24
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~136_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ & 
-- (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~136_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~136_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~136_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X25_Y14_N26
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~172_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~135_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~172_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~135_combout\)))))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~172_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~172_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~135_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X24_Y14_N6
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~145_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~144_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~145_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~145_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~144_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X23_Y14_N8
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~151_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~150_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~151_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~151_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~150_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X23_Y14_N10
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~149_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~148_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~149_combout\ & 
-- (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~148_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~149_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~148_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~149_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~148_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X23_Y14_N12
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~174_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~147_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~174_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~147_combout\)))))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~174_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~174_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~147_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X23_Y18_N8
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|temp_data\(10) & (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & VCC)) # (!\U2|u1_ds18b20_dri|temp_data\(10) & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|temp_data\(10) & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(10),
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X23_Y18_N10
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|temp_data\(11) & ((GND) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\))) # (!\U2|u1_ds18b20_dri|temp_data\(11) 
-- & (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ $ (GND)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|temp_data\(11)) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(11),
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X23_Y18_N14
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|temp_data\(13) & (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ $ (GND))) # (!\U2|u1_ds18b20_dri|temp_data\(13) & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & VCC))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((\U2|u1_ds18b20_dri|temp_data\(13) & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(13),
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X23_Y15_N24
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~143_combout\ & (((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~5\)))) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~143_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~188_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~5\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~188_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~5\) # (GND)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ = CARRY(((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~143_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~188_combout\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~143_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~188_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~5\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~7\);

-- Location: LCCOMB_X23_Y15_N26
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~142_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~187_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~142_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~187_combout\)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~9\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~142_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~142_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~187_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~7\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~9\);

-- Location: LCCOMB_X22_Y16_N8
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~157_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~156_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~157_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~156_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\);

-- Location: LCCOMB_X22_Y15_N10
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~193_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~153_combout\))))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~193_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~153_combout\) # (GND))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~5\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~193_combout\) # ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~153_combout\) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~193_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~153_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~3\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~5\);

-- Location: LCCOMB_X22_Y15_N14
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~151_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~191_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~151_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~191_combout\)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~9\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~151_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~151_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~191_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~7\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~9\);

-- Location: LCCOMB_X21_Y15_N2
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\ = (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~167_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~164_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~1\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~167_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~167_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~164_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~1\);

-- Location: LCCOMB_X21_Y15_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~1\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~213_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~163_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~1\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~213_combout\ & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~163_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~3\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~213_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~163_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~213_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~163_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~1\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~3\);

-- Location: LCCOMB_X21_Y15_N6
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~3\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~162_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~197_combout\))))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~3\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~162_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~197_combout\) # (GND))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~5\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~162_combout\) # ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~197_combout\) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~162_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~197_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~3\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~5\);

-- Location: LCCOMB_X21_Y15_N8
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~161_combout\ & (((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~5\)))) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~161_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~196_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~5\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~196_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~5\) # (GND)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~7\ = CARRY(((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~161_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~196_combout\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~161_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~196_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~5\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~7\);

-- Location: LCCOMB_X21_Y15_N10
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~7\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~160_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~195_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~7\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~160_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~195_combout\)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~9\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~7\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~160_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~160_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~195_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~7\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~9\);

-- Location: LCCOMB_X22_Y13_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~175_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~174_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~175_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~174_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout\);

-- Location: LCCOMB_X23_Y13_N0
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~0_combout\ = (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~176_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~173_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~1\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~176_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~176_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~173_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~0_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~1\);

-- Location: LCCOMB_X23_Y13_N2
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~2_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~1\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~172_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~214_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~1\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~172_combout\ & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~214_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~3\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~172_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~214_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~172_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~214_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~1\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~2_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~3\);

-- Location: LCCOMB_X23_Y13_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~4_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~3\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~171_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~201_combout\))))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~3\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~171_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~201_combout\) # (GND))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~5\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~171_combout\) # ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~201_combout\) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~171_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~201_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~3\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~4_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~5\);

-- Location: LCCOMB_X23_Y13_N6
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~6_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~170_combout\ & (((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~5\)))) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~170_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~200_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~5\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~200_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~5\) # (GND)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~7\ = CARRY(((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~170_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~200_combout\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~170_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~200_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~5\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~6_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~7\);

-- Location: LCCOMB_X23_Y13_N8
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~8_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~7\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~169_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~199_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~7\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~169_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~199_combout\)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~9\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~7\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~169_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~169_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~199_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~7\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~8_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~9\);

-- Location: LCCOMB_X25_Y13_N8
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[1]~14_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~183_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~183_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~184_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[1]~14_combout\);

-- Location: LCCOMB_X24_Y13_N2
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[2]~1_cout\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~182_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~182_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~185_combout\,
	datad => VCC,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[2]~1_cout\);

-- Location: LCCOMB_X24_Y13_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[3]~3_cout\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~181_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~215_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~181_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~215_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[2]~1_cout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[3]~3_cout\);

-- Location: LCCOMB_X24_Y13_N6
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[4]~5_cout\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~205_combout\) # ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~180_combout\) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~205_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~180_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[3]~3_cout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[4]~5_cout\);

-- Location: LCCOMB_X24_Y13_N8
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[5]~7_cout\ = CARRY(((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~179_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~204_combout\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~179_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~204_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[4]~5_cout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[5]~7_cout\);

-- Location: LCCOMB_X24_Y13_N10
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[6]~9_cout\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[5]~7_cout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~203_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~203_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~178_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[5]~7_cout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[6]~9_cout\);

-- Location: LCCOMB_X24_Y13_N12
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[7]~11_cout\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~177_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~202_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~177_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~202_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[6]~9_cout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[7]~11_cout\);

-- Location: LCCOMB_X24_Y13_N14
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[8]~12_combout\ = \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[7]~11_cout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[8]~12_combout\);

-- Location: LCCOMB_X25_Y13_N14
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\ = !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\);

-- Location: LCCOMB_X23_Y10_N8
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~57_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~80_combout\)))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~57_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~80_combout\)))))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~57_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~57_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~80_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X24_Y10_N0
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout\ = !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout\);

-- Location: LCCOMB_X24_Y10_N16
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~82_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~63_combout\)))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~82_combout\ & 
-- (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~63_combout\)))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~82_combout\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~63_combout\ & 
-- !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~82_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~63_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X24_Y10_N18
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~76_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~62_combout\)))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~76_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~62_combout\)))))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~76_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~76_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~62_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X25_Y10_N20
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\ = (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~69_combout\) # (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~70_combout\)))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ = CARRY((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~69_combout\) # (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~69_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~70_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~3\);

-- Location: LCCOMB_X25_Y10_N22
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ & (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~83_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~68_combout\)))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~83_combout\ & 
-- (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~68_combout\)))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~83_combout\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~68_combout\ & 
-- !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~83_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~68_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~3\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~5\);

-- Location: LCCOMB_X26_Y10_N2
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout\ = \U2|u1_ds18b20_dri|temp_data\(7) $ (VCC)
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1\ = CARRY(\U2|u1_ds18b20_dri|temp_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(7),
	datad => VCC,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1\);

-- Location: LCCOMB_X26_Y10_N8
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout\ = (\U2|u1_ds18b20_dri|temp_data\(10) & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5\)) # (!\U2|u1_ds18b20_dri|temp_data\(10) & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5\) # (GND)))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5\) # (!\U2|u1_ds18b20_dri|temp_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(10),
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7\);

-- Location: LCCOMB_X26_Y10_N10
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout\ = (\U2|u1_ds18b20_dri|temp_data\(11) & (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7\ $ (GND))) # (!\U2|u1_ds18b20_dri|temp_data\(11) & 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7\ & VCC))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9\ = CARRY((\U2|u1_ds18b20_dri|temp_data\(11) & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(11),
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~7\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9\);

-- Location: LCCOMB_X26_Y10_N12
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout\ = (\U2|u1_ds18b20_dri|temp_data\(12) & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9\)) # (!\U2|u1_ds18b20_dri|temp_data\(12) & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9\) # (GND)))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9\) # (!\U2|u1_ds18b20_dri|temp_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(12),
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~9\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11\);

-- Location: LCCOMB_X28_Y10_N12
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout\ = (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~123_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~122_combout\)))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1\ = CARRY((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~123_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~123_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~122_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1\);

-- Location: LCCOMB_X28_Y10_N20
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~115_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~114_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7\ & ((((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~115_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~114_combout\)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~115_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~115_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~114_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9\);

-- Location: LCCOMB_X29_Y10_N8
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout\ = (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~179_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~133_combout\)))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1\ = CARRY((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~179_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~179_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~133_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1\);

-- Location: LCCOMB_X29_Y10_N12
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~129_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~177_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3\ & ((((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~129_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~177_combout\)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~129_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~129_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~177_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5\);

-- Location: LCCOMB_X29_Y10_N14
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~176_combout\ & (((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5\)))) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~176_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~128_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~128_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5\) # (GND)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7\ = CARRY(((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~176_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~128_combout\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~176_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~128_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~5\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7\);

-- Location: LCCOMB_X29_Y10_N16
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~127_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~175_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7\ & ((((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~127_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~175_combout\)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~127_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~127_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~175_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~7\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9\);

-- Location: LCCOMB_X28_Y11_N10
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~142_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~143_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~142_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~143_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout\);

-- Location: LCCOMB_X28_Y11_N12
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~141_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~144_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~141_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~144_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout\);

-- Location: LCCOMB_X30_Y9_N4
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~0_combout\ = (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~145_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~180_combout\)))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1\ = CARRY((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~145_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~145_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~180_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~0_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1\);

-- Location: LCCOMB_X30_Y9_N6
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~2_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~164_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~140_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~164_combout\ & 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~140_combout\)))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~164_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~140_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~164_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~140_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~1\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~2_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3\);

-- Location: LCCOMB_X30_Y9_N8
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~4_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~163_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~139_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3\ & ((((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~163_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~139_combout\)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~163_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~163_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~139_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~3\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~4_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5\);

-- Location: LCCOMB_X30_Y9_N10
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~6_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~138_combout\ & (((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5\)))) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~138_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~162_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~162_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5\) # (GND)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7\ = CARRY(((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~138_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~162_combout\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~138_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~162_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~5\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~6_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7\);

-- Location: LCCOMB_X30_Y9_N12
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~8_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~137_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~161_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7\ & ((((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~137_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~161_combout\)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~137_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~137_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~161_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~7\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~8_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9\);

-- Location: LCCOMB_X30_Y9_N14
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~10_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~136_combout\ & (((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9\)))) 
-- # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~136_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~160_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~160_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9\) # (GND)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11\ = CARRY(((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~136_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~160_combout\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~136_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~160_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~9\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~10_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11\);

-- Location: LCCOMB_X30_Y9_N16
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~12_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~159_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~135_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11\ & ((((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~159_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~135_combout\)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~159_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~159_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~135_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~11\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~12_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13\);

-- Location: LCCOMB_X28_Y9_N4
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~155_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~155_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~154_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout\);

-- Location: LCCOMB_X28_Y9_N2
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[2]~18_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~156_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~153_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~156_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~153_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[2]~18_combout\);

-- Location: LCCOMB_X29_Y9_N0
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~1_cout\ = CARRY((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~181_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~181_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~157_combout\,
	datad => VCC,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~1_cout\);

-- Location: LCCOMB_X29_Y9_N2
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~3_cout\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~171_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~152_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~171_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~152_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~1_cout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~3_cout\);

-- Location: LCCOMB_X29_Y9_N4
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~5_cout\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~3_cout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~170_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~170_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~151_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~3_cout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~5_cout\);

-- Location: LCCOMB_X29_Y9_N6
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~7_cout\ = CARRY(((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~150_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~169_combout\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~150_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~169_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~5_cout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~7_cout\);

-- Location: LCCOMB_X29_Y9_N8
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~9_cout\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~7_cout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~149_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~149_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~168_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~7_cout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~9_cout\);

-- Location: LCCOMB_X29_Y9_N10
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~11_cout\ = CARRY(((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~148_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~167_combout\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~148_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~167_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~9_cout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~11_cout\);

-- Location: LCCOMB_X29_Y9_N12
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[9]~13_cout\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~11_cout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~147_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~147_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~166_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~11_cout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[9]~13_cout\);

-- Location: LCCOMB_X29_Y9_N14
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[10]~15_cout\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~165_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~146_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[9]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~165_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~146_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[9]~13_cout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[10]~15_cout\);

-- Location: LCCOMB_X29_Y9_N16
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[11]~16_combout\ = \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[10]~15_cout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[11]~16_combout\);

-- Location: LCCOMB_X25_Y13_N0
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\ = !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[11]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\);

-- Location: LCCOMB_X25_Y9_N12
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ $ (GND)
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY(!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X25_Y9_N14
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ 
-- & VCC))
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- !\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X24_Y12_N10
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\ = (((\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~6_combout\) # (\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~7_combout\)))
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ = CARRY((\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~6_combout\) # (\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~6_combout\,
	datab => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~7_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\,
	cout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~3\);

-- Location: LCCOMB_X24_Y12_N12
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ & (((\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~4_combout\) # 
-- (\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~5_combout\)))) # (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~3\ & (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~4_combout\ & 
-- (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~5_combout\)))
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ = CARRY((!\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~4_combout\ & (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~5_combout\ & 
-- !\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~4_combout\,
	datab => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~5_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~3\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\,
	cout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~5\);

-- Location: LCCOMB_X24_Y12_N14
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ & (((\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~3_combout\) # 
-- (\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\)))) # (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ & ((((\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~3_combout\) # 
-- (\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\)))))
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~7\ = CARRY((!\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ & ((\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~3_combout\) # 
-- (\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~3_combout\,
	datab => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~5\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\,
	cout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~7\);

-- Location: LCCOMB_X28_Y16_N22
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~96_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~97_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~96_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~97_combout\)))))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~96_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~96_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~97_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X29_Y16_N0
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~105_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~106_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~105_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~105_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~106_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X29_Y16_N4
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~141_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~103_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~141_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~103_combout\)))))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~141_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~141_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~103_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X28_Y15_N12
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~109_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~143_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~109_combout\ & 
-- (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~143_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~109_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~143_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~109_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~143_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X29_Y15_N24
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~113_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~149_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~113_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~149_combout\)))))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~113_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~113_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~149_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X30_Y14_N20
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~120_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~121_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~120_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~120_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~121_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X30_Y14_N24
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~150_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~118_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~150_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~118_combout\)))))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~150_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~150_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~118_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X29_Y14_N10
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~124_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~146_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~124_combout\ & 
-- (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~146_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~124_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~146_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~124_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~146_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X29_Y14_N12
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~151_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~123_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~151_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~123_combout\)))))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~151_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~151_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~123_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X28_Y14_N16
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~147_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~131_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~147_combout\ & 
-- (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~131_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~147_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~131_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~147_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~131_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: LCCOMB_X24_Y18_N6
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = \U2|u1_ds18b20_dri|temp_data\(11) $ (VCC)
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY(\U2|u1_ds18b20_dri|temp_data\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(11),
	datad => VCC,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X24_Y18_N10
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\U2|u1_ds18b20_dri|temp_data\(13) & (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ $ (GND))) # (!\U2|u1_ds18b20_dri|temp_data\(13) & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & VCC))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((\U2|u1_ds18b20_dri|temp_data\(13) & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(13),
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X22_Y18_N14
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~109_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~108_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~109_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~109_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~108_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X21_Y18_N16
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~171_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~111_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~171_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~111_combout\)))))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~171_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~171_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~111_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X21_Y19_N2
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~120_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~121_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~120_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~121_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X21_Y19_N6
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~172_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~117_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~172_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~117_combout\)))))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~172_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~172_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~117_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X22_Y19_N22
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~123_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~173_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~123_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~173_combout\)))))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~123_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~123_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~173_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X23_Y19_N12
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~132_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~133_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~132_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~132_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~133_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X23_Y19_N14
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~131_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~130_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~131_combout\ & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~130_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~131_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~130_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~131_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~130_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X23_Y19_N16
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~129_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~174_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~129_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~174_combout\)))))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~129_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~129_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~174_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X23_Y19_N0
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~138_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~139_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~138_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~138_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~139_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X23_Y19_N2
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~137_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~136_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~137_combout\ & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~136_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~137_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~136_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~137_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~136_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X24_Y19_N14
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~144_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~145_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~144_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~144_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~145_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X24_Y19_N16
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~143_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~142_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~143_combout\ & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~142_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~143_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~142_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~143_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~142_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X24_Y19_N18
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~176_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~141_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~176_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~141_combout\)))))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~176_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~176_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~141_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X25_Y19_N10
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~150_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~151_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~150_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~150_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~151_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X25_Y19_N12
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~148_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~149_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~148_combout\ & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~149_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~148_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~149_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~148_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~149_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X26_Y19_N10
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~152_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~153_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~152_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~152_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~153_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X26_Y19_N12
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~157_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~156_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~157_combout\ & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~156_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~157_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~156_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~157_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~156_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: FF_X32_Y12_N31
\U2|u1_ds18b20_dri|cnt_1us[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[9]~38_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(9));

-- Location: FF_X32_Y11_N11
\U2|u1_ds18b20_dri|cnt_1us[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[15]~50_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(15));

-- Location: LCCOMB_X1_Y10_N10
\U1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~10_combout\ = (\U1|count2\(5) & (!\U1|Add2~9\)) # (!\U1|count2\(5) & ((\U1|Add2~9\) # (GND)))
-- \U1|Add2~11\ = CARRY((!\U1|Add2~9\) # (!\U1|count2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(5),
	datad => VCC,
	cin => \U1|Add2~9\,
	combout => \U1|Add2~10_combout\,
	cout => \U1|Add2~11\);

-- Location: LCCOMB_X1_Y10_N12
\U1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~12_combout\ = (\U1|count2\(6) & (\U1|Add2~11\ $ (GND))) # (!\U1|count2\(6) & (!\U1|Add2~11\ & VCC))
-- \U1|Add2~13\ = CARRY((\U1|count2\(6) & !\U1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(6),
	datad => VCC,
	cin => \U1|Add2~11\,
	combout => \U1|Add2~12_combout\,
	cout => \U1|Add2~13\);

-- Location: LCCOMB_X1_Y10_N14
\U1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~14_combout\ = (\U1|count2\(7) & (!\U1|Add2~13\)) # (!\U1|count2\(7) & ((\U1|Add2~13\) # (GND)))
-- \U1|Add2~15\ = CARRY((!\U1|Add2~13\) # (!\U1|count2\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(7),
	datad => VCC,
	cin => \U1|Add2~13\,
	combout => \U1|Add2~14_combout\,
	cout => \U1|Add2~15\);

-- Location: LCCOMB_X1_Y10_N20
\U1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~20_combout\ = (\U1|count2\(10) & (\U1|Add2~19\ $ (GND))) # (!\U1|count2\(10) & (!\U1|Add2~19\ & VCC))
-- \U1|Add2~21\ = CARRY((\U1|count2\(10) & !\U1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(10),
	datad => VCC,
	cin => \U1|Add2~19\,
	combout => \U1|Add2~20_combout\,
	cout => \U1|Add2~21\);

-- Location: LCCOMB_X1_Y10_N24
\U1|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~24_combout\ = (\U1|count2\(12) & (\U1|Add2~23\ $ (GND))) # (!\U1|count2\(12) & (!\U1|Add2~23\ & VCC))
-- \U1|Add2~25\ = CARRY((\U1|count2\(12) & !\U1|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(12),
	datad => VCC,
	cin => \U1|Add2~23\,
	combout => \U1|Add2~24_combout\,
	cout => \U1|Add2~25\);

-- Location: LCCOMB_X1_Y10_N26
\U1|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~26_combout\ = (\U1|count2\(13) & (!\U1|Add2~25\)) # (!\U1|count2\(13) & ((\U1|Add2~25\) # (GND)))
-- \U1|Add2~27\ = CARRY((!\U1|Add2~25\) # (!\U1|count2\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(13),
	datad => VCC,
	cin => \U1|Add2~25\,
	combout => \U1|Add2~26_combout\,
	cout => \U1|Add2~27\);

-- Location: LCCOMB_X1_Y9_N12
\U1|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~44_combout\ = (\U1|count2\(22) & (\U1|Add2~43\ $ (GND))) # (!\U1|count2\(22) & (!\U1|Add2~43\ & VCC))
-- \U1|Add2~45\ = CARRY((\U1|count2\(22) & !\U1|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(22),
	datad => VCC,
	cin => \U1|Add2~43\,
	combout => \U1|Add2~44_combout\,
	cout => \U1|Add2~45\);

-- Location: LCCOMB_X1_Y9_N22
\U1|Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~54_combout\ = (\U1|count2\(27) & (!\U1|Add2~53\)) # (!\U1|count2\(27) & ((\U1|Add2~53\) # (GND)))
-- \U1|Add2~55\ = CARRY((!\U1|Add2~53\) # (!\U1|count2\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(27),
	datad => VCC,
	cin => \U1|Add2~53\,
	combout => \U1|Add2~54_combout\,
	cout => \U1|Add2~55\);

-- Location: LCCOMB_X19_Y15_N2
\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\ = \U1|year\(10) $ (GND)
-- \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ = CARRY(!\U1|year\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(10),
	datad => VCC,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~1\);

-- Location: LCCOMB_X19_Y15_N4
\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ = (\U1|year\(11) & (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~1\ & VCC)) # (!\U1|year\(11) & 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~1\))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ = CARRY((!\U1|year\(11) & !\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(11),
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~1\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~3\);

-- Location: LCCOMB_X19_Y15_N6
\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\ = (\U1|year\(12) & ((GND) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~3\))) # (!\U1|year\(12) & 
-- (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~3\ $ (GND)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~5\ = CARRY((\U1|year\(12)) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(12),
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~3\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~5\);

-- Location: LCCOMB_X19_Y15_N8
\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ = (\U1|year\(13) & (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~5\)) # (!\U1|year\(13) & ((\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~5\) 
-- # (GND)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~5\) # (!\U1|year\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(13),
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~5\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~7\);

-- Location: LCCOMB_X19_Y15_N10
\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ = (\U1|year\(14) & (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ $ (GND))) # (!\U1|year\(14) & 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~7\ & VCC))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[8]~9\ = CARRY((\U1|year\(14) & !\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(14),
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~7\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[8]~9\);

-- Location: LCCOMB_X19_Y15_N12
\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ = !\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[8]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[8]~9\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\);

-- Location: LCCOMB_X18_Y15_N14
\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\ = (((\U1|Mod8|auto_generated|divider|divider|StageOut[83]~141_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[83]~140_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[83]~141_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[83]~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[83]~141_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[83]~140_combout\,
	datad => VCC,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~1\);

-- Location: LCCOMB_X18_Y15_N16
\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[84]~138_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[84]~139_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~1\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[84]~138_combout\ & 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[84]~139_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[84]~138_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[84]~139_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[84]~138_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[84]~139_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~1\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~3\);

-- Location: LCCOMB_X18_Y15_N18
\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[85]~136_combout\))))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~3\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[85]~137_combout\) # 
-- ((\U1|Mod8|auto_generated|divider|divider|StageOut[85]~136_combout\) # (GND))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~5\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[85]~137_combout\) # ((\U1|Mod8|auto_generated|divider|divider|StageOut[85]~136_combout\) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[85]~137_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[85]~136_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~3\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~5\);

-- Location: LCCOMB_X18_Y15_N20
\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[86]~134_combout\ & (((!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~5\)))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[86]~134_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[86]~135_combout\ & (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~5\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[86]~135_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~5\) # (GND)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ = CARRY(((!\U1|Mod8|auto_generated|divider|divider|StageOut[86]~134_combout\ & !\U1|Mod8|auto_generated|divider|divider|StageOut[86]~135_combout\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[86]~134_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[86]~135_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~5\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~7\);

-- Location: LCCOMB_X18_Y15_N22
\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[87]~132_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[87]~133_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[87]~132_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[87]~133_combout\)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[8]~9\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~7\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[87]~132_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[87]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[87]~132_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[87]~133_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~7\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[8]~9\);

-- Location: LCCOMB_X18_Y15_N24
\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[9]~11_cout\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[88]~131_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[88]~130_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[88]~131_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[88]~130_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[8]~9\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[9]~11_cout\);

-- Location: LCCOMB_X18_Y15_N26
\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ = \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[9]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[9]~11_cout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\);

-- Location: LCCOMB_X19_Y12_N24
\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[82]~150_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[82]~149_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[82]~150_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[82]~149_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\);

-- Location: LCCOMB_X19_Y14_N6
\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ = (((\U1|Mod8|auto_generated|divider|divider|StageOut[93]~151_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[93]~148_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[93]~151_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[93]~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[93]~151_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[93]~148_combout\,
	datad => VCC,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~1\);

-- Location: LCCOMB_X19_Y14_N8
\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[94]~146_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[94]~147_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[94]~146_combout\ & 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[94]~147_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[94]~146_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[94]~147_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[94]~146_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[94]~147_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~1\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~3\);

-- Location: LCCOMB_X19_Y14_N10
\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[95]~145_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[95]~230_combout\))))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[95]~145_combout\) # 
-- ((\U1|Mod8|auto_generated|divider|divider|StageOut[95]~230_combout\) # (GND))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[95]~145_combout\) # ((\U1|Mod8|auto_generated|divider|divider|StageOut[95]~230_combout\) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[95]~145_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[95]~230_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~3\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~5\);

-- Location: LCCOMB_X19_Y14_N12
\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[96]~229_combout\ & (((!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[96]~229_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[96]~144_combout\ & (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[96]~144_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~5\) # (GND)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ = CARRY(((!\U1|Mod8|auto_generated|divider|divider|StageOut[96]~229_combout\ & !\U1|Mod8|auto_generated|divider|divider|StageOut[96]~144_combout\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[96]~229_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[96]~144_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~5\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~7\);

-- Location: LCCOMB_X19_Y14_N14
\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[97]~143_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[97]~228_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[97]~143_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[97]~228_combout\)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[97]~143_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[97]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[97]~143_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[97]~228_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~7\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[8]~9\);

-- Location: LCCOMB_X19_Y14_N16
\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[9]~11_cout\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[98]~142_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[98]~227_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[98]~142_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[98]~227_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[8]~9\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[9]~11_cout\);

-- Location: LCCOMB_X19_Y14_N18
\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ = \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[9]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[9]~11_cout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\);

-- Location: LCCOMB_X19_Y11_N8
\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[81]~158_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[81]~159_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[81]~158_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[81]~159_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\);

-- Location: LCCOMB_X19_Y11_N2
\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[92]~160_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[92]~157_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[92]~160_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[92]~157_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout\);

-- Location: LCCOMB_X19_Y13_N8
\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ = (((\U1|Mod8|auto_generated|divider|divider|StageOut[103]~161_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[103]~233_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[103]~161_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[103]~233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[103]~161_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[103]~233_combout\,
	datad => VCC,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~1\);

-- Location: LCCOMB_X19_Y13_N10
\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[104]~156_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[104]~232_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[104]~156_combout\ & 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[104]~232_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[104]~156_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[104]~232_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[104]~156_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[104]~232_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~1\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~3\);

-- Location: LCCOMB_X19_Y13_N12
\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[105]~231_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[105]~155_combout\))))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[105]~231_combout\) # 
-- ((\U1|Mod8|auto_generated|divider|divider|StageOut[105]~155_combout\) # (GND))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[105]~231_combout\) # ((\U1|Mod8|auto_generated|divider|divider|StageOut[105]~155_combout\) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[105]~231_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[105]~155_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~3\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~5\);

-- Location: LCCOMB_X19_Y13_N14
\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[106]~154_combout\ & (((!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[106]~154_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[106]~208_combout\ & (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[106]~208_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~5\) # (GND)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ = CARRY(((!\U1|Mod8|auto_generated|divider|divider|StageOut[106]~154_combout\ & !\U1|Mod8|auto_generated|divider|divider|StageOut[106]~208_combout\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[106]~154_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[106]~208_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~5\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~7\);

-- Location: LCCOMB_X19_Y13_N16
\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[107]~153_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[107]~207_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[107]~153_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[107]~207_combout\)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[107]~153_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[107]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[107]~153_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[107]~207_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~7\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[8]~9\);

-- Location: LCCOMB_X19_Y13_N18
\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[9]~11_cout\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[108]~206_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[108]~152_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[108]~206_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[108]~152_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[8]~9\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[9]~11_cout\);

-- Location: LCCOMB_X19_Y13_N20
\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ = \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[9]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[9]~11_cout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\);

-- Location: LCCOMB_X19_Y12_N22
\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[80]~169_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[80]~168_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[80]~169_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[80]~168_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X19_Y12_N16
\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[91]~170_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[91]~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[91]~170_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[91]~167_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout\);

-- Location: LCCOMB_X19_Y12_N6
\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[102]~171_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[102]~234_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[102]~171_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[102]~234_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout\);

-- Location: LCCOMB_X18_Y13_N6
\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\ = (((\U1|Mod8|auto_generated|divider|divider|StageOut[113]~172_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[113]~214_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[113]~172_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[113]~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[113]~172_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[113]~214_combout\,
	datad => VCC,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~1\);

-- Location: LCCOMB_X18_Y13_N8
\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[114]~166_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[114]~213_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[114]~166_combout\ & 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[114]~213_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[114]~166_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[114]~213_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[114]~166_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[114]~213_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~1\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~3\);

-- Location: LCCOMB_X18_Y13_N10
\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[115]~165_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[115]~212_combout\))))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[115]~165_combout\) # 
-- ((\U1|Mod8|auto_generated|divider|divider|StageOut[115]~212_combout\) # (GND))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~5\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[115]~165_combout\) # ((\U1|Mod8|auto_generated|divider|divider|StageOut[115]~212_combout\) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[115]~165_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[115]~212_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~3\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~5\);

-- Location: LCCOMB_X18_Y13_N12
\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[116]~211_combout\ & (((!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~5\)))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[116]~211_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[116]~164_combout\ & (!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~5\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[116]~164_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~5\) # (GND)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ = CARRY(((!\U1|Mod8|auto_generated|divider|divider|StageOut[116]~211_combout\ & !\U1|Mod8|auto_generated|divider|divider|StageOut[116]~164_combout\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[116]~211_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[116]~164_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~5\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~7\);

-- Location: LCCOMB_X18_Y13_N14
\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[117]~163_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[117]~210_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[117]~163_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[117]~210_combout\)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[8]~9\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[117]~163_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[117]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[117]~163_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[117]~210_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~7\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[8]~9\);

-- Location: LCCOMB_X18_Y13_N16
\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[9]~11_cout\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[118]~162_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[118]~209_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[118]~162_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[118]~209_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[8]~9\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[9]~11_cout\);

-- Location: LCCOMB_X18_Y13_N18
\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ = \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[9]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[9]~11_cout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\);

-- Location: LCCOMB_X17_Y11_N4
\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[90]~180_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[90]~179_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[90]~180_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[90]~179_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout\);

-- Location: LCCOMB_X17_Y11_N10
\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[101]~181_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[101]~178_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[101]~181_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[101]~178_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout\);

-- Location: LCCOMB_X17_Y11_N12
\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[112]~235_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[112]~182_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[112]~235_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[112]~182_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout\);

-- Location: LCCOMB_X18_Y11_N16
\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~0_combout\ = (((\U1|Mod8|auto_generated|divider|divider|StageOut[123]~220_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[123]~183_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~1\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[123]~220_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[123]~183_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[123]~220_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[123]~183_combout\,
	datad => VCC,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~0_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~1\);

-- Location: LCCOMB_X18_Y11_N18
\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~2_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~1\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[124]~177_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[124]~219_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~1\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[124]~177_combout\ & 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[124]~219_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~3\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[124]~177_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[124]~219_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[124]~177_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[124]~219_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~1\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~2_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~3\);

-- Location: LCCOMB_X18_Y11_N20
\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~4_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~3\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[125]~218_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[125]~176_combout\))))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~3\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[125]~218_combout\) # 
-- ((\U1|Mod8|auto_generated|divider|divider|StageOut[125]~176_combout\) # (GND))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~5\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[125]~218_combout\) # ((\U1|Mod8|auto_generated|divider|divider|StageOut[125]~176_combout\) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[125]~218_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[125]~176_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~3\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~4_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~5\);

-- Location: LCCOMB_X18_Y11_N22
\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~6_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[126]~175_combout\ & (((!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~5\)))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[126]~175_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[126]~217_combout\ & (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~5\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[126]~217_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~5\) # (GND)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~7\ = CARRY(((!\U1|Mod8|auto_generated|divider|divider|StageOut[126]~175_combout\ & !\U1|Mod8|auto_generated|divider|divider|StageOut[126]~217_combout\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[126]~175_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[126]~217_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~5\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~6_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~7\);

-- Location: LCCOMB_X18_Y11_N24
\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[8]~8_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~7\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[127]~216_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[127]~174_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~7\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[127]~216_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[127]~174_combout\)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[8]~9\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~7\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[127]~216_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[127]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[127]~216_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[127]~174_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~7\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[8]~8_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[8]~9\);

-- Location: LCCOMB_X18_Y11_N26
\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[9]~11_cout\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[128]~215_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[128]~173_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[128]~215_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[128]~173_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[8]~9\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[9]~11_cout\);

-- Location: LCCOMB_X18_Y11_N28
\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ = \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[9]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[9]~11_cout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\);

-- Location: LCCOMB_X18_Y12_N24
\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[100]~186_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[100]~185_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[100]~186_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[100]~185_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout\);

-- Location: LCCOMB_X18_Y12_N30
\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[111]~187_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[111]~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[111]~187_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[111]~184_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout\);

-- Location: LCCOMB_X18_Y12_N4
\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[122]~188_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[122]~236_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[122]~188_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[122]~236_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout\);

-- Location: LCCOMB_X18_Y10_N0
\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout\ = (((\U1|Mod8|auto_generated|divider|divider|StageOut[133]~226_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[133]~194_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~1\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[133]~226_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[133]~194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[133]~226_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[133]~194_combout\,
	datad => VCC,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~1\);

-- Location: LCCOMB_X18_Y10_N2
\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~1\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[134]~193_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[134]~225_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~1\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[134]~193_combout\ & 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[134]~225_combout\)))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~3\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[134]~193_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[134]~225_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[134]~193_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[134]~225_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~1\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~3\);

-- Location: LCCOMB_X18_Y10_N4
\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~3\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[135]~224_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[135]~192_combout\))))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~3\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[135]~224_combout\) # 
-- ((\U1|Mod8|auto_generated|divider|divider|StageOut[135]~192_combout\) # (GND))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~5\ = CARRY((\U1|Mod8|auto_generated|divider|divider|StageOut[135]~224_combout\) # ((\U1|Mod8|auto_generated|divider|divider|StageOut[135]~192_combout\) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[135]~224_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[135]~192_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~3\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~5\);

-- Location: LCCOMB_X18_Y10_N6
\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[136]~191_combout\ & (((!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~5\)))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[136]~191_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[136]~223_combout\ & (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~5\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|StageOut[136]~223_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~5\) # (GND)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~7\ = CARRY(((!\U1|Mod8|auto_generated|divider|divider|StageOut[136]~191_combout\ & !\U1|Mod8|auto_generated|divider|divider|StageOut[136]~223_combout\)) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[136]~191_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[136]~223_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~5\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~7\);

-- Location: LCCOMB_X18_Y10_N8
\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~7\ & (((\U1|Mod8|auto_generated|divider|divider|StageOut[137]~190_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[137]~222_combout\)))) # (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~7\ & ((((\U1|Mod8|auto_generated|divider|divider|StageOut[137]~190_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[137]~222_combout\)))))
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[8]~9\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~7\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[137]~190_combout\) # 
-- (\U1|Mod8|auto_generated|divider|divider|StageOut[137]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[137]~190_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[137]~222_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~7\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[8]~9\);

-- Location: LCCOMB_X18_Y10_N10
\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[9]~11_cout\ = CARRY((!\U1|Mod8|auto_generated|divider|divider|StageOut[138]~189_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[138]~221_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[8]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[138]~189_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[138]~221_combout\,
	datad => VCC,
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[8]~9\,
	cout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[9]~11_cout\);

-- Location: LCCOMB_X18_Y10_N12
\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout\ = \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[9]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[9]~11_cout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout\);

-- Location: LCCOMB_X19_Y10_N20
\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[110]~197_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[110]~196_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[110]~197_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[110]~196_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout\);

-- Location: LCCOMB_X19_Y10_N22
\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[121]~198_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[121]~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[121]~198_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[121]~195_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout\);

-- Location: LCCOMB_X19_Y10_N16
\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[120]~201_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[120]~200_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[120]~201_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[120]~200_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout\);

-- Location: LCCOMB_X19_Y10_N14
\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[132]~237_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[132]~199_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[132]~237_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[132]~199_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout\);

-- Location: LCCOMB_X19_Y10_N28
\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[131]~202_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[131]~203_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[131]~202_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[131]~203_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout\);

-- Location: LCCOMB_X19_Y5_N24
\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[1]~18_combout\ = (\U1|Mod8|auto_generated|divider|divider|StageOut[130]~205_combout\) # (\U1|Mod8|auto_generated|divider|divider|StageOut[130]~204_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[130]~205_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[130]~204_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[1]~18_combout\);

-- Location: LCCOMB_X32_Y10_N10
\U2|u_seg_led|cnt0[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[3]~19_combout\ = (\U2|u_seg_led|cnt0\(3) & (!\U2|u_seg_led|cnt0[2]~18\)) # (!\U2|u_seg_led|cnt0\(3) & ((\U2|u_seg_led|cnt0[2]~18\) # (GND)))
-- \U2|u_seg_led|cnt0[3]~20\ = CARRY((!\U2|u_seg_led|cnt0[2]~18\) # (!\U2|u_seg_led|cnt0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt0\(3),
	datad => VCC,
	cin => \U2|u_seg_led|cnt0[2]~18\,
	combout => \U2|u_seg_led|cnt0[3]~19_combout\,
	cout => \U2|u_seg_led|cnt0[3]~20\);

-- Location: LCCOMB_X32_Y10_N12
\U2|u_seg_led|cnt0[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[4]~21_combout\ = (\U2|u_seg_led|cnt0\(4) & (\U2|u_seg_led|cnt0[3]~20\ $ (GND))) # (!\U2|u_seg_led|cnt0\(4) & (!\U2|u_seg_led|cnt0[3]~20\ & VCC))
-- \U2|u_seg_led|cnt0[4]~22\ = CARRY((\U2|u_seg_led|cnt0\(4) & !\U2|u_seg_led|cnt0[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt0\(4),
	datad => VCC,
	cin => \U2|u_seg_led|cnt0[3]~20\,
	combout => \U2|u_seg_led|cnt0[4]~21_combout\,
	cout => \U2|u_seg_led|cnt0[4]~22\);

-- Location: LCCOMB_X32_Y10_N22
\U2|u_seg_led|cnt0[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[9]~31_combout\ = (\U2|u_seg_led|cnt0\(9) & (!\U2|u_seg_led|cnt0[8]~30\)) # (!\U2|u_seg_led|cnt0\(9) & ((\U2|u_seg_led|cnt0[8]~30\) # (GND)))
-- \U2|u_seg_led|cnt0[9]~32\ = CARRY((!\U2|u_seg_led|cnt0[8]~30\) # (!\U2|u_seg_led|cnt0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt0\(9),
	datad => VCC,
	cin => \U2|u_seg_led|cnt0[8]~30\,
	combout => \U2|u_seg_led|cnt0[9]~31_combout\,
	cout => \U2|u_seg_led|cnt0[9]~32\);

-- Location: LCCOMB_X32_Y10_N26
\U2|u_seg_led|cnt0[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[11]~35_combout\ = (\U2|u_seg_led|cnt0\(11) & (!\U2|u_seg_led|cnt0[10]~34\)) # (!\U2|u_seg_led|cnt0\(11) & ((\U2|u_seg_led|cnt0[10]~34\) # (GND)))
-- \U2|u_seg_led|cnt0[11]~36\ = CARRY((!\U2|u_seg_led|cnt0[10]~34\) # (!\U2|u_seg_led|cnt0\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt0\(11),
	datad => VCC,
	cin => \U2|u_seg_led|cnt0[10]~34\,
	combout => \U2|u_seg_led|cnt0[11]~35_combout\,
	cout => \U2|u_seg_led|cnt0[11]~36\);

-- Location: LCCOMB_X32_Y10_N28
\U2|u_seg_led|cnt0[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[12]~37_combout\ = \U2|u_seg_led|cnt0[11]~36\ $ (!\U2|u_seg_led|cnt0\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U2|u_seg_led|cnt0\(12),
	cin => \U2|u_seg_led|cnt0[11]~36\,
	combout => \U2|u_seg_led|cnt0[12]~37_combout\);

-- Location: LCCOMB_X30_Y17_N10
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\U2|u1_ds18b20_dri|data1\(4) $ (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][8]~combout\ $ 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\U2|u1_ds18b20_dri|data1\(4) & ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][8]~combout\) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) 
-- # (!\U2|u1_ds18b20_dri|data1\(4) & (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][8]~combout\ & !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(4),
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][8]~combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X30_Y17_N12
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][9]~combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][5]~9_combout\ & 
-- (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][5]~9_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][9]~combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][5]~9_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][5]~9_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][9]~combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][5]~9_combout\ & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][9]~combout\ & ((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][5]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][9]~combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][5]~9_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X30_Y17_N14
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][10]~combout\ $ (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][6]~8_combout\ $ 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][10]~combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][6]~8_combout\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][10]~combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][6]~8_combout\ & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][10]~combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][6]~8_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X30_Y17_N16
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][7]~7_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][11]~combout\ & 
-- (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][11]~combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][7]~7_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][11]~combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][11]~combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][7]~7_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][11]~combout\ & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][7]~7_combout\ & ((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][7]~7_combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X30_Y17_N26
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][12]~1_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][12]~1_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][12]~1_combout\ & !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][12]~1_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X31_Y17_N18
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][8]~combout\ $ 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][8]~combout\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][8]~combout\ & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][8]~combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X31_Y17_N20
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][9]~11_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][9]~11_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][9]~11_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][9]~11_combout\ & ((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][9]~11_combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X31_Y17_N22
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][10]~0_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ $ 
-- (GND))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][10]~0_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ & VCC))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][10]~0_combout\ & !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][10]~0_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X31_Y16_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~234_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~235_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~234_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~235_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~234_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~235_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X31_Y16_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & 
-- ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~231_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~339_combout\))))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~231_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~339_combout\) 
-- # (GND))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~231_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~339_combout\) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~231_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~339_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X31_Y16_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~338_combout\ & 
-- (((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~338_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~230_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~230_combout\ 
-- & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~338_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~230_combout\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~338_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~230_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X31_Y16_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~337_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~229_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~337_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~229_combout\)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~337_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~337_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~229_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X30_Y16_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~238_combout\ & 
-- (((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~238_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~308_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~308_combout\ 
-- & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~238_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~308_combout\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~238_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~308_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X29_Y12_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~249_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~248_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~249_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~248_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~249_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~248_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X30_Y12_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~254_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~343_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~254_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~343_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~254_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~343_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~254_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~343_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X30_Y12_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~314_combout\ & 
-- (((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~314_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~252_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~252_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~314_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~252_combout\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~314_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~252_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X30_Y12_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~313_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~251_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~313_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~251_combout\)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~313_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~313_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~251_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X31_Y12_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~261_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~344_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~261_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~344_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~261_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~344_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~261_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~344_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X31_Y12_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~317_combout\ & 
-- (((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~317_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~259_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~259_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~317_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~259_combout\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~317_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~259_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X31_Y12_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~316_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~258_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~316_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~258_combout\)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~316_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~316_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~258_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X31_Y10_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~345_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~268_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~345_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~268_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~345_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~268_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~345_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~268_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X31_Y10_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & 
-- ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~267_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~354_combout\))))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~267_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~354_combout\) # (GND))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~267_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~354_combout\) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~267_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~354_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X31_Y10_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~320_combout\ & 
-- (((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~320_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~266_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~266_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~320_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~266_combout\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~320_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~266_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X30_Y10_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ = (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~276_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~277_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~276_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~277_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~276_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~277_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\);

-- Location: LCCOMB_X26_Y11_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ & 
-- ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~288_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~357_combout\))))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~288_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~357_combout\) # (GND))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~288_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~357_combout\) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~288_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~357_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~5\);

-- Location: LCCOMB_X26_Y11_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~329_combout\ & 
-- (((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~5\)))) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~329_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~287_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~5\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~287_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~329_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~287_combout\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~329_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~287_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~7\);

-- Location: LCCOMB_X26_Y11_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~328_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~286_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ & ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~328_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~286_combout\)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~9\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~328_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~328_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~286_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~9\);

-- Location: LCCOMB_X25_Y11_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~3\ & 
-- ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~295_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~358_combout\))))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~3\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~295_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~358_combout\) # (GND))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~295_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~358_combout\) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~295_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~358_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~5\);

-- Location: LCCOMB_X25_Y11_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~294_combout\ & 
-- (((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~5\)))) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~294_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~332_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~5\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~332_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~7\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~294_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~332_combout\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~294_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~332_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~7\);

-- Location: LCCOMB_X32_Y12_N30
\U2|u1_ds18b20_dri|cnt_1us[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[9]~38_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(9) & (!\U2|u1_ds18b20_dri|cnt_1us[8]~37\)) # (!\U2|u1_ds18b20_dri|cnt_1us\(9) & ((\U2|u1_ds18b20_dri|cnt_1us[8]~37\) # (GND)))
-- \U2|u1_ds18b20_dri|cnt_1us[9]~39\ = CARRY((!\U2|u1_ds18b20_dri|cnt_1us[8]~37\) # (!\U2|u1_ds18b20_dri|cnt_1us\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(9),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[8]~37\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[9]~38_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[9]~39\);

-- Location: LCCOMB_X32_Y11_N10
\U2|u1_ds18b20_dri|cnt_1us[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[15]~50_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(15) & (!\U2|u1_ds18b20_dri|cnt_1us[14]~49\)) # (!\U2|u1_ds18b20_dri|cnt_1us\(15) & ((\U2|u1_ds18b20_dri|cnt_1us[14]~49\) # (GND)))
-- \U2|u1_ds18b20_dri|cnt_1us[15]~51\ = CARRY((!\U2|u1_ds18b20_dri|cnt_1us[14]~49\) # (!\U2|u1_ds18b20_dri|cnt_1us\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(15),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[14]~49\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[15]~50_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[15]~51\);

-- Location: LCCOMB_X26_Y13_N6
\U2|u1_ds18b20_dri|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Add4~0_combout\ = \U2|u1_ds18b20_dri|rd_cnt\(0) $ (VCC)
-- \U2|u1_ds18b20_dri|Add4~1\ = CARRY(\U2|u1_ds18b20_dri|rd_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|rd_cnt\(0),
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Add4~0_combout\,
	cout => \U2|u1_ds18b20_dri|Add4~1\);

-- Location: LCCOMB_X26_Y13_N8
\U2|u1_ds18b20_dri|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Add4~2_combout\ = (\U2|u1_ds18b20_dri|rd_cnt\(1) & (!\U2|u1_ds18b20_dri|Add4~1\)) # (!\U2|u1_ds18b20_dri|rd_cnt\(1) & ((\U2|u1_ds18b20_dri|Add4~1\) # (GND)))
-- \U2|u1_ds18b20_dri|Add4~3\ = CARRY((!\U2|u1_ds18b20_dri|Add4~1\) # (!\U2|u1_ds18b20_dri|rd_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|rd_cnt\(1),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Add4~1\,
	combout => \U2|u1_ds18b20_dri|Add4~2_combout\,
	cout => \U2|u1_ds18b20_dri|Add4~3\);

-- Location: LCCOMB_X26_Y13_N10
\U2|u1_ds18b20_dri|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Add4~4_combout\ = (\U2|u1_ds18b20_dri|rd_cnt\(2) & (\U2|u1_ds18b20_dri|Add4~3\ $ (GND))) # (!\U2|u1_ds18b20_dri|rd_cnt\(2) & (!\U2|u1_ds18b20_dri|Add4~3\ & VCC))
-- \U2|u1_ds18b20_dri|Add4~5\ = CARRY((\U2|u1_ds18b20_dri|rd_cnt\(2) & !\U2|u1_ds18b20_dri|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|rd_cnt\(2),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Add4~3\,
	combout => \U2|u1_ds18b20_dri|Add4~4_combout\,
	cout => \U2|u1_ds18b20_dri|Add4~5\);

-- Location: LCCOMB_X26_Y13_N12
\U2|u1_ds18b20_dri|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Add4~6_combout\ = (\U2|u1_ds18b20_dri|rd_cnt\(3) & (!\U2|u1_ds18b20_dri|Add4~5\)) # (!\U2|u1_ds18b20_dri|rd_cnt\(3) & ((\U2|u1_ds18b20_dri|Add4~5\) # (GND)))
-- \U2|u1_ds18b20_dri|Add4~7\ = CARRY((!\U2|u1_ds18b20_dri|Add4~5\) # (!\U2|u1_ds18b20_dri|rd_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|rd_cnt\(3),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Add4~5\,
	combout => \U2|u1_ds18b20_dri|Add4~6_combout\,
	cout => \U2|u1_ds18b20_dri|Add4~7\);

-- Location: LCCOMB_X6_Y20_N0
\Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = count(0) $ (VCC)
-- \Add0~1\ = CARRY(count(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X6_Y20_N6
\Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (count(3) & (!\Add0~5\)) # (!count(3) & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!count(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X6_Y20_N10
\Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (count(5) & (!\Add0~9\)) # (!count(5) & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!count(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(5),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X6_Y20_N30
\Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (count(15) & (!\Add0~29\)) # (!count(15) & ((\Add0~29\) # (GND)))
-- \Add0~31\ = CARRY((!\Add0~29\) # (!count(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(15),
	datad => VCC,
	cin => \Add0~29\,
	combout => \Add0~30_combout\,
	cout => \Add0~31\);

-- Location: LCCOMB_X6_Y19_N2
\Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (count(17) & (!\Add0~33\)) # (!count(17) & ((\Add0~33\) # (GND)))
-- \Add0~35\ = CARRY((!\Add0~33\) # (!count(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(17),
	datad => VCC,
	cin => \Add0~33\,
	combout => \Add0~34_combout\,
	cout => \Add0~35\);

-- Location: LCCOMB_X6_Y19_N10
\Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (count(21) & (!\Add0~41\)) # (!count(21) & ((\Add0~41\) # (GND)))
-- \Add0~43\ = CARRY((!\Add0~41\) # (!count(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(21),
	datad => VCC,
	cin => \Add0~41\,
	combout => \Add0~42_combout\,
	cout => \Add0~43\);

-- Location: LCCOMB_X6_Y19_N14
\Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (count(23) & (!\Add0~45\)) # (!count(23) & ((\Add0~45\) # (GND)))
-- \Add0~47\ = CARRY((!\Add0~45\) # (!count(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(23),
	datad => VCC,
	cin => \Add0~45\,
	combout => \Add0~46_combout\,
	cout => \Add0~47\);

-- Location: LCCOMB_X6_Y19_N16
\Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (count(24) & (\Add0~47\ $ (GND))) # (!count(24) & (!\Add0~47\ & VCC))
-- \Add0~49\ = CARRY((count(24) & !\Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(24),
	datad => VCC,
	cin => \Add0~47\,
	combout => \Add0~48_combout\,
	cout => \Add0~49\);

-- Location: LCCOMB_X6_Y19_N18
\Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = (count(25) & (!\Add0~49\)) # (!count(25) & ((\Add0~49\) # (GND)))
-- \Add0~51\ = CARRY((!\Add0~49\) # (!count(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(25),
	datad => VCC,
	cin => \Add0~49\,
	combout => \Add0~50_combout\,
	cout => \Add0~51\);

-- Location: LCCOMB_X6_Y19_N20
\Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~52_combout\ = (count(26) & (\Add0~51\ $ (GND))) # (!count(26) & (!\Add0~51\ & VCC))
-- \Add0~53\ = CARRY((count(26) & !\Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(26),
	datad => VCC,
	cin => \Add0~51\,
	combout => \Add0~52_combout\,
	cout => \Add0~53\);

-- Location: LCCOMB_X6_Y19_N22
\Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~54_combout\ = (count(27) & (!\Add0~53\)) # (!count(27) & ((\Add0~53\) # (GND)))
-- \Add0~55\ = CARRY((!\Add0~53\) # (!count(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(27),
	datad => VCC,
	cin => \Add0~53\,
	combout => \Add0~54_combout\,
	cout => \Add0~55\);

-- Location: LCCOMB_X6_Y19_N24
\Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~56_combout\ = (count(28) & (\Add0~55\ $ (GND))) # (!count(28) & (!\Add0~55\ & VCC))
-- \Add0~57\ = CARRY((count(28) & !\Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(28),
	datad => VCC,
	cin => \Add0~55\,
	combout => \Add0~56_combout\,
	cout => \Add0~57\);

-- Location: LCCOMB_X6_Y19_N26
\Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~58_combout\ = (count(29) & (!\Add0~57\)) # (!count(29) & ((\Add0~57\) # (GND)))
-- \Add0~59\ = CARRY((!\Add0~57\) # (!count(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(29),
	datad => VCC,
	cin => \Add0~57\,
	combout => \Add0~58_combout\,
	cout => \Add0~59\);

-- Location: LCCOMB_X6_Y19_N28
\Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~60_combout\ = (count(30) & (\Add0~59\ $ (GND))) # (!count(30) & (!\Add0~59\ & VCC))
-- \Add0~61\ = CARRY((count(30) & !\Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(30),
	datad => VCC,
	cin => \Add0~59\,
	combout => \Add0~60_combout\,
	cout => \Add0~61\);

-- Location: LCCOMB_X6_Y19_N30
\Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~62_combout\ = count(31) $ (\Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	cin => \Add0~61\,
	combout => \Add0~62_combout\);

-- Location: FF_X30_Y18_N23
\U2|u1_ds18b20_dri|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt[2]~9_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt\(2));

-- Location: LCCOMB_X30_Y18_N22
\U2|u1_ds18b20_dri|cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt[2]~9_combout\ = (\U2|u1_ds18b20_dri|cnt\(2) & (\U2|u1_ds18b20_dri|cnt[1]~8\ $ (GND))) # (!\U2|u1_ds18b20_dri|cnt\(2) & (!\U2|u1_ds18b20_dri|cnt[1]~8\ & VCC))
-- \U2|u1_ds18b20_dri|cnt[2]~10\ = CARRY((\U2|u1_ds18b20_dri|cnt\(2) & !\U2|u1_ds18b20_dri|cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt\(2),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt[1]~8\,
	combout => \U2|u1_ds18b20_dri|cnt[2]~9_combout\,
	cout => \U2|u1_ds18b20_dri|cnt[2]~10\);

-- Location: FF_X33_Y19_N7
\U1|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(4));

-- Location: FF_X33_Y19_N31
\U1|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(9));

-- Location: FF_X32_Y19_N23
\U1|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(11));

-- Location: LCCOMB_X33_Y19_N12
\U1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal0~2_combout\ = (\U1|count\(8) & (!\U1|count\(10) & (\U1|count\(9) & !\U1|count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(8),
	datab => \U1|count\(10),
	datac => \U1|count\(9),
	datad => \U1|count\(11),
	combout => \U1|Equal0~2_combout\);

-- Location: FF_X32_Y18_N7
\U1|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(19));

-- Location: LCCOMB_X33_Y18_N0
\U1|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal0~5_combout\ = (!\U1|count\(16) & (!\U1|count\(18) & (!\U1|count\(19) & !\U1|count\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(16),
	datab => \U1|count\(18),
	datac => \U1|count\(19),
	datad => \U1|count\(17),
	combout => \U1|Equal0~5_combout\);

-- Location: FF_X32_Y18_N13
\U1|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(22));

-- Location: LCCOMB_X21_Y8_N16
\U1|Selector126~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~0_combout\ = (\U1|data\(0) & ((\U1|next.scan~q\) # ((\U1|next.data29~q\ & \U1|two_14[0]~2_combout\)))) # (!\U1|data\(0) & (\U1|next.data29~q\ & (\U1|two_14[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|data\(0),
	datab => \U1|next.data29~q\,
	datac => \U1|two_14[0]~2_combout\,
	datad => \U1|next.scan~q\,
	combout => \U1|Selector126~0_combout\);

-- Location: FF_X4_Y11_N21
\U1|one_15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_15~2_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_15\(0));

-- Location: FF_X4_Y11_N7
\U1|one_14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_14~0_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_14\(0));

-- Location: FF_X4_Y11_N13
\U1|one_13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_13~3_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_13\(0));

-- Location: LCCOMB_X12_Y11_N22
\U1|Selector126~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~6_combout\ = (\U1|one_14\(0) & ((\U1|next.data13~q\) # ((\U1|one_13\(0) & \U1|next.data12~q\)))) # (!\U1|one_14\(0) & (\U1|one_13\(0) & (\U1|next.data12~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_14\(0),
	datab => \U1|one_13\(0),
	datac => \U1|next.data12~q\,
	datad => \U1|next.data13~q\,
	combout => \U1|Selector126~6_combout\);

-- Location: LCCOMB_X16_Y11_N18
\U1|Selector126~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~14_combout\ = (\U1|next.data7~q\) # ((\U1|next.data4~q\) # ((\U1|next.state3~q\) # (!\U1|Selector126~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data7~q\,
	datab => \U1|next.data4~q\,
	datac => \U1|next.state3~q\,
	datad => \U1|Selector126~13_combout\,
	combout => \U1|Selector126~14_combout\);

-- Location: FF_X4_Y11_N23
\U1|one_14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_13~4_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_14\(1));

-- Location: FF_X4_Y11_N1
\U1|one_15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_15~6_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_15\(1));

-- Location: LCCOMB_X12_Y11_N26
\U1|Selector125~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~1_combout\ = (\U1|one_14\(1) & ((\U1|next.data13~q\) # ((\U1|one_15\(1) & \U1|next.data14~q\)))) # (!\U1|one_14\(1) & (((\U1|one_15\(1) & \U1|next.data14~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_14\(1),
	datab => \U1|next.data13~q\,
	datac => \U1|one_15\(1),
	datad => \U1|next.data14~q\,
	combout => \U1|Selector125~1_combout\);

-- Location: FF_X3_Y11_N9
\U1|two_3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_3[1]~3_combout\,
	ena => \U1|two_3[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_3\(1));

-- Location: LCCOMB_X14_Y8_N30
\U1|Selector125~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~2_combout\ = (\U1|two_3\(1) & ((\U1|next.data18~q\) # ((\U1|two_7[1]~6_combout\ & \U1|next.data22~q\)))) # (!\U1|two_3\(1) & (((\U1|two_7[1]~6_combout\ & \U1|next.data22~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_3\(1),
	datab => \U1|next.data18~q\,
	datac => \U1|two_7[1]~6_combout\,
	datad => \U1|next.data22~q\,
	combout => \U1|Selector125~2_combout\);

-- Location: LCCOMB_X14_Y8_N28
\U1|Selector125~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~3_combout\ = (\U1|Selector125~2_combout\) # ((\U1|Selector125~1_combout\) # ((\U1|next.data2~q\ & \U1|one_3[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data2~q\,
	datab => \U1|one_3[1]~6_combout\,
	datac => \U1|Selector125~2_combout\,
	datad => \U1|Selector125~1_combout\,
	combout => \U1|Selector125~3_combout\);

-- Location: LCCOMB_X13_Y8_N6
\U1|Selector125~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~7_combout\ = (\U1|next.data28~q\ & ((\U1|two_13[1]~6_combout\) # ((\U1|next.data26~q\ & \U1|two_11[1]~6_combout\)))) # (!\U1|next.data28~q\ & (\U1|next.data26~q\ & (\U1|two_11[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data28~q\,
	datab => \U1|next.data26~q\,
	datac => \U1|two_11[1]~6_combout\,
	datad => \U1|two_13[1]~6_combout\,
	combout => \U1|Selector125~7_combout\);

-- Location: LCCOMB_X13_Y8_N0
\U1|Selector125~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~10_combout\ = (\U1|next.data5~q\ & ((\U1|one_6[1]~6_combout\) # ((\U1|one_4[1]~6_combout\ & \U1|next.data3~q\)))) # (!\U1|next.data5~q\ & (\U1|one_4[1]~6_combout\ & (\U1|next.data3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data5~q\,
	datab => \U1|one_4[1]~6_combout\,
	datac => \U1|next.data3~q\,
	datad => \U1|one_6[1]~6_combout\,
	combout => \U1|Selector125~10_combout\);

-- Location: FF_X4_Y11_N29
\U1|one_14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_14~1_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_14\(2));

-- Location: FF_X4_Y11_N3
\U1|one_15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_15~3_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_15\(2));

-- Location: LCCOMB_X12_Y11_N24
\U1|Selector124~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~1_combout\ = (\U1|one_15\(2) & ((\U1|next.data14~q\) # ((\U1|next.data13~q\ & \U1|one_14\(2))))) # (!\U1|one_15\(2) & (\U1|next.data13~q\ & (\U1|one_14\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_15\(2),
	datab => \U1|next.data13~q\,
	datac => \U1|one_14\(2),
	datad => \U1|next.data14~q\,
	combout => \U1|Selector124~1_combout\);

-- Location: FF_X3_Y11_N31
\U1|two_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|flag\(3),
	sload => VCC,
	ena => \U1|two_3[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_2\(5));

-- Location: LCCOMB_X14_Y8_N10
\U1|Selector124~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~6_combout\ = (\U1|two_2\(5) & ((\U1|next.data20~q\) # ((\U1|two_7[2]~10_combout\ & \U1|next.data22~q\)))) # (!\U1|two_2\(5) & (\U1|two_7[2]~10_combout\ & ((\U1|next.data22~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_2\(5),
	datab => \U1|two_7[2]~10_combout\,
	datac => \U1|next.data20~q\,
	datad => \U1|next.data22~q\,
	combout => \U1|Selector124~6_combout\);

-- Location: LCCOMB_X14_Y11_N14
\U1|Selector124~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~7_combout\ = (\U1|next.data28~q\ & ((\U1|two_13[2]~10_combout\) # ((\U1|two_11[2]~10_combout\ & \U1|next.data26~q\)))) # (!\U1|next.data28~q\ & (\U1|two_11[2]~10_combout\ & ((\U1|next.data26~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data28~q\,
	datab => \U1|two_11[2]~10_combout\,
	datac => \U1|two_13[2]~10_combout\,
	datad => \U1|next.data26~q\,
	combout => \U1|Selector124~7_combout\);

-- Location: LCCOMB_X16_Y11_N12
\U1|Selector124~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~8_combout\ = (!\U1|next.data4~q\ & (!\U1|next.data7~q\ & ((\U1|two_1\(1)) # (!\U1|next.data18~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_1\(1),
	datab => \U1|next.data4~q\,
	datac => \U1|next.data18~q\,
	datad => \U1|next.data7~q\,
	combout => \U1|Selector124~8_combout\);

-- Location: LCCOMB_X16_Y11_N26
\U1|Selector124~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~9_combout\ = (\U1|Selector124~8_combout\ & (!\U1|next.data17~q\ & (!\U1|next.data21~q\ & !\U1|next.state1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector124~8_combout\,
	datab => \U1|next.data17~q\,
	datac => \U1|next.data21~q\,
	datad => \U1|next.state1~q\,
	combout => \U1|Selector124~9_combout\);

-- Location: LCCOMB_X16_Y8_N18
\U1|Selector124~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~10_combout\ = (\U1|next.data5~q\ & \U1|one_6[2]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|next.data5~q\,
	datad => \U1|one_6[2]~10_combout\,
	combout => \U1|Selector124~10_combout\);

-- Location: LCCOMB_X12_Y10_N12
\U1|Selector124~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~11_combout\ = ((\U1|Selector124~6_combout\) # ((\U1|Selector124~10_combout\) # (\U1|Selector124~7_combout\))) # (!\U1|Selector124~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector124~9_combout\,
	datab => \U1|Selector124~6_combout\,
	datac => \U1|Selector124~10_combout\,
	datad => \U1|Selector124~7_combout\,
	combout => \U1|Selector124~11_combout\);

-- Location: LCCOMB_X12_Y10_N30
\U1|Selector124~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~13_combout\ = (\U1|one_3[2]~10_combout\ & ((\U1|next.data2~q\) # ((\U1|next.data3~q\ & \U1|one_4[2]~10_combout\)))) # (!\U1|one_3[2]~10_combout\ & (\U1|next.data3~q\ & ((\U1|one_4[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_3[2]~10_combout\,
	datab => \U1|next.data3~q\,
	datac => \U1|next.data2~q\,
	datad => \U1|one_4[2]~10_combout\,
	combout => \U1|Selector124~13_combout\);

-- Location: FF_X4_Y11_N25
\U1|one_13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_13~7_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_13\(3));

-- Location: LCCOMB_X16_Y11_N30
\U1|Selector123~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~2_combout\ = (\U1|next.data17~q\) # ((\U1|next.data21~q\) # ((\U1|next.data26~q\ & \U1|two_11[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data26~q\,
	datab => \U1|next.data17~q\,
	datac => \U1|two_11[3]~14_combout\,
	datad => \U1|next.data21~q\,
	combout => \U1|Selector123~2_combout\);

-- Location: FF_X4_Y11_N5
\U1|one_15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_15~4_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_15\(3));

-- Location: LCCOMB_X17_Y7_N14
\U1|Selector123~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~10_combout\ = (\U1|next.data0~q\ & ((\U1|one_1[3]~14_combout\) # ((\U1|one_4[3]~14_combout\ & \U1|next.data3~q\)))) # (!\U1|next.data0~q\ & (((\U1|one_4[3]~14_combout\ & \U1|next.data3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data0~q\,
	datab => \U1|one_1[3]~14_combout\,
	datac => \U1|one_4[3]~14_combout\,
	datad => \U1|next.data3~q\,
	combout => \U1|Selector123~10_combout\);

-- Location: LCCOMB_X8_Y7_N12
\U1|Selector123~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~11_combout\ = (\U1|one_7[3]~14_combout\ & ((\U1|next.data6~q\) # ((\U1|next.data8~q\ & \U1|one_9[3]~14_combout\)))) # (!\U1|one_7[3]~14_combout\ & (\U1|next.data8~q\ & ((\U1|one_9[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_7[3]~14_combout\,
	datab => \U1|next.data8~q\,
	datac => \U1|next.data6~q\,
	datad => \U1|one_9[3]~14_combout\,
	combout => \U1|Selector123~11_combout\);

-- Location: FF_X14_Y11_N29
\U1|two_11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|two_11~23_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_11\(4));

-- Location: LCCOMB_X14_Y11_N28
\U1|Selector122~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~2_combout\ = (\U1|two_13[4]~18_combout\ & ((\U1|next.data28~q\) # ((\U1|next.data26~q\ & !\U1|two_11\(4))))) # (!\U1|two_13[4]~18_combout\ & (\U1|next.data26~q\ & (!\U1|two_11\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_13[4]~18_combout\,
	datab => \U1|next.data26~q\,
	datac => \U1|two_11\(4),
	datad => \U1|next.data28~q\,
	combout => \U1|Selector122~2_combout\);

-- Location: FF_X4_Y11_N15
\U1|one_14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_14~3_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_14\(4));

-- Location: FF_X4_Y11_N17
\U1|one_15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_15~5_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_15\(4));

-- Location: LCCOMB_X12_Y11_N16
\U1|Selector122~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~6_combout\ = (\U1|one_15\(4) & ((\U1|next.data14~q\) # ((\U1|next.data13~q\ & \U1|one_14\(4))))) # (!\U1|one_15\(4) & (\U1|next.data13~q\ & (\U1|one_14\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_15\(4),
	datab => \U1|next.data13~q\,
	datac => \U1|one_14\(4),
	datad => \U1|next.data14~q\,
	combout => \U1|Selector122~6_combout\);

-- Location: FF_X4_Y11_N19
\U1|one_13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_13[4]~11_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_13\(4));

-- Location: LCCOMB_X16_Y9_N12
\U1|Selector122~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~10_combout\ = (\U1|one_1[4]~18_combout\ & ((\U1|next.data0~q\) # ((\U1|one_6[4]~18_combout\ & \U1|next.data5~q\)))) # (!\U1|one_1[4]~18_combout\ & (((\U1|one_6[4]~18_combout\ & \U1|next.data5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_1[4]~18_combout\,
	datab => \U1|next.data0~q\,
	datac => \U1|one_6[4]~18_combout\,
	datad => \U1|next.data5~q\,
	combout => \U1|Selector122~10_combout\);

-- Location: FF_X14_Y11_N21
\U1|two_11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|two_11~24_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_11\(5));

-- Location: LCCOMB_X14_Y11_N18
\U1|Selector121~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~3_combout\ = (\U1|next.data28~q\ & (\U1|two_13[5]~20_combout\ & ((!\U1|next.data26~q\) # (!\U1|two_11\(5))))) # (!\U1|next.data28~q\ & (((!\U1|next.data26~q\)) # (!\U1|two_11\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data28~q\,
	datab => \U1|two_11\(5),
	datac => \U1|two_13[5]~20_combout\,
	datad => \U1|next.data26~q\,
	combout => \U1|Selector121~3_combout\);

-- Location: FF_X3_Y11_N25
\U1|one_13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_13~8_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_13\(5));

-- Location: FF_X14_Y10_N7
\U1|two_8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_8~24_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_8\(5));

-- Location: LCCOMB_X14_Y10_N8
\U1|Selector121~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~5_combout\ = (\U1|two_8\(5) & (!\U1|next.data23~q\ & ((\U1|two_10[5]~22_combout\) # (!\U1|next.data25~q\)))) # (!\U1|two_8\(5) & (((\U1|two_10[5]~22_combout\) # (!\U1|next.data25~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_8\(5),
	datab => \U1|next.data23~q\,
	datac => \U1|next.data25~q\,
	datad => \U1|two_10[5]~22_combout\,
	combout => \U1|Selector121~5_combout\);

-- Location: FF_X11_Y11_N17
\U1|one_10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_10[1]~23_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_10\(5));

-- Location: FF_X7_Y8_N1
\U1|one_4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_2[3]~20_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_4\(5));

-- Location: LCCOMB_X7_Y8_N10
\U1|Selector121~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~8_combout\ = ((!\U1|next.data1~q\ & (!\U1|next.data3~q\ & !\U1|next.data2~q\))) # (!\U1|one_4\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data1~q\,
	datab => \U1|one_4\(5),
	datac => \U1|next.data3~q\,
	datad => \U1|next.data2~q\,
	combout => \U1|Selector121~8_combout\);

-- Location: LCCOMB_X13_Y11_N6
\U1|Selector120~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector120~2_combout\ = (\U1|next.data19~q\) # ((\U1|next.state5~q\) # ((\U1|next.data18~q\) # (\U1|next.data17~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data19~q\,
	datab => \U1|next.state5~q\,
	datac => \U1|next.data18~q\,
	datad => \U1|next.data17~q\,
	combout => \U1|Selector120~2_combout\);

-- Location: LCCOMB_X12_Y12_N22
\U1|Selector120~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector120~3_combout\ = ((\U1|Selector120~2_combout\) # ((\U1|next.data22~q\ & \U1|two_7[6]~24_combout\))) # (!\U1|Selector126~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data22~q\,
	datab => \U1|two_7[6]~24_combout\,
	datac => \U1|Selector126~13_combout\,
	datad => \U1|Selector120~2_combout\,
	combout => \U1|Selector120~3_combout\);

-- Location: FF_X8_Y11_N7
\U1|one_13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_13[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_13\(6));

-- Location: FF_X12_Y9_N29
\U1|two_10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Mux16~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_10\(6));

-- Location: LCCOMB_X12_Y12_N20
\U1|Selector120~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector120~5_combout\ = (\U1|next.data25~q\ & ((\U1|two_10\(6)) # ((\U1|data\(6) & \U1|next.scan~q\)))) # (!\U1|next.data25~q\ & (\U1|data\(6) & ((\U1|next.scan~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data25~q\,
	datab => \U1|data\(6),
	datac => \U1|two_10\(6),
	datad => \U1|next.scan~q\,
	combout => \U1|Selector120~5_combout\);

-- Location: LCCOMB_X10_Y12_N30
\U1|always6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always6~1_combout\ = (\U1|alarm_shi\(3) & ((\U1|alarm_shi\(2) $ (!\U1|shi\(2))) # (!\U1|shi\(3)))) # (!\U1|alarm_shi\(3) & ((\U1|shi\(3)) # (\U1|alarm_shi\(2) $ (!\U1|shi\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(3),
	datab => \U1|alarm_shi\(2),
	datac => \U1|shi\(3),
	datad => \U1|shi\(2),
	combout => \U1|always6~1_combout\);

-- Location: LCCOMB_X10_Y16_N12
\U1|always6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always6~5_combout\ = (\U1|fen\(0) & ((\U1|alarm_fen\(0)) # (\U1|fen\(1) $ (!\U1|alarm_fen\(1))))) # (!\U1|fen\(0) & ((\U1|fen\(1) $ (!\U1|alarm_fen\(1))) # (!\U1|alarm_fen\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(0),
	datab => \U1|fen\(1),
	datac => \U1|alarm_fen\(0),
	datad => \U1|alarm_fen\(1),
	combout => \U1|always6~5_combout\);

-- Location: FF_X11_Y15_N27
\U1|beep_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add34~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(13));

-- Location: FF_X11_Y15_N23
\U1|beep_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add34~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(11));

-- Location: FF_X11_Y15_N13
\U1|beep_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add34~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(6));

-- Location: FF_X10_Y15_N27
\U1|beep_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|beep_count~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(5));

-- Location: FF_X10_Y15_N1
\U1|beep_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|beep_count~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(4));

-- Location: FF_X11_Y15_N7
\U1|beep_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add34~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(3));

-- Location: FF_X10_Y15_N17
\U1|beep_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|beep_count~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(1));

-- Location: FF_X14_Y16_N23
\U1|beep_count_end[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|beep_count_end[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count_end\(11));

-- Location: LCCOMB_X11_Y14_N0
\U1|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always5~0_combout\ = (!\U1|Add34~6_combout\ & (!\U1|Add34~12_combout\ & (!\U1|Add34~14_combout\ & \U1|beep_count_end\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add34~6_combout\,
	datab => \U1|Add34~12_combout\,
	datac => \U1|Add34~14_combout\,
	datad => \U1|beep_count_end\(11),
	combout => \U1|always5~0_combout\);

-- Location: LCCOMB_X10_Y15_N10
\U1|always5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always5~4_combout\ = (\U1|Add34~20_combout\ & (\U1|Add34~10_combout\ & (\U1|Add34~8_combout\ & \U1|Add34~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add34~20_combout\,
	datab => \U1|Add34~10_combout\,
	datac => \U1|Add34~8_combout\,
	datad => \U1|Add34~18_combout\,
	combout => \U1|always5~4_combout\);

-- Location: FF_X24_Y12_N3
\U2|u_seg_led|num1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mux7~2_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u_seg_led|sel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num1\(2));

-- Location: LCCOMB_X33_Y19_N6
\U1|count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count~1_combout\ = (\U1|Add1~8_combout\ & !\U1|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Add1~8_combout\,
	datad => \U1|Equal0~10_combout\,
	combout => \U1|count~1_combout\);

-- Location: LCCOMB_X33_Y19_N30
\U1|count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count~4_combout\ = (!\U1|Equal0~10_combout\ & \U1|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Equal0~10_combout\,
	datad => \U1|Add1~18_combout\,
	combout => \U1|count~4_combout\);

-- Location: FF_X21_Y8_N29
\U1|two_14[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_14[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_14[0]~_emulated_q\);

-- Location: FF_X21_Y8_N23
\U1|miao[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add26~23_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|miao[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|miao\(0));

-- Location: LCCOMB_X21_Y8_N8
\U1|two_14[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[0]~2_combout\ = (\rst~input_o\ & ((\U1|two_14[0]~_emulated_q\ $ (\U1|two_14[0]~1_combout\)))) # (!\rst~input_o\ & (\U1|miao\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(0),
	datab => \U1|two_14[0]~_emulated_q\,
	datac => \rst~input_o\,
	datad => \U1|two_14[0]~1_combout\,
	combout => \U1|two_14[0]~2_combout\);

-- Location: FF_X22_Y8_N5
\U1|two_13[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_13[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_13[0]~_emulated_q\);

-- Location: LCCOMB_X25_Y6_N12
\U1|Div2|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X24_Y6_N22
\U1|Div2|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|miao\(6) & \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|miao\(6),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X25_Y6_N20
\U1|Div2|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X24_Y6_N26
\U1|Div2|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\U1|miao\(4) & \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(4),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X24_Y6_N30
\U1|Div2|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X24_Y6_N20
\U1|Div2|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X24_Y6_N2
\U1|Div2|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|miao\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|miao\(4),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X23_Y6_N26
\U1|Div2|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|miao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|miao\(3),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X23_Y6_N30
\U1|Div2|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X23_Y8_N6
\U1|Div2|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X23_Y8_N12
\U1|Div2|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|miao\(2) & \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(2),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X22_Y8_N26
\U1|Div2|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[33]~56_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X23_Y8_N30
\U1|Div2|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X22_Y8_N12
\U1|Div2|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[31]~59_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X23_Y8_N4
\U1|Div2|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[30]~61_combout\ = (\U1|miao\(1) & !\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|miao\(1),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: FF_X9_Y10_N19
\U1|two_8[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_8[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_8[0]~_emulated_q\);

-- Location: LCCOMB_X12_Y19_N16
\U1|Div1|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|fen\(7) & \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(7),
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X12_Y19_N20
\U1|Div1|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|fen\(6) & \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|fen\(6),
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X12_Y19_N12
\U1|Div1|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\U1|fen\(5) & \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(5),
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X13_Y19_N6
\U1|Div1|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\U1|fen\(4) & \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|fen\(4),
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X11_Y19_N12
\U1|Div1|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X11_Y19_N26
\U1|Div1|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\ = (!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X11_Y19_N6
\U1|Div1|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ = (!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X11_Y19_N10
\U1|Div1|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|fen\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|fen\(3),
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X11_Y19_N4
\U1|Div1|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ = (!\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X10_Y19_N22
\U1|Div1|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X10_Y19_N30
\U1|Div1|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\U1|fen\(2) & !\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(2),
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X9_Y19_N12
\U1|Div1|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ = (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X9_Y19_N10
\U1|Div1|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|fen\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|fen\(2),
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X9_Y19_N6
\U1|Div1|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\U1|fen\(1) & \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(1),
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X4_Y9_N28
\U1|Div0|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|shi\(7) & \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(7),
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X4_Y9_N12
\U1|Div0|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X3_Y9_N16
\U1|Div0|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\U1|shi\(5) & \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(5),
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X4_Y9_N30
\U1|Div0|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\ = (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|shi\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|shi\(4),
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X5_Y9_N30
\U1|Div0|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\U1|shi\(4) & \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(4),
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X5_Y9_N26
\U1|Div0|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\U1|shi\(3) & \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(3),
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X5_Y9_N14
\U1|Div0|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ = (!\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X5_Y9_N16
\U1|Div0|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X6_Y9_N22
\U1|Div0|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\U1|shi\(3) & \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(3),
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X6_Y9_N26
\U1|Div0|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\U1|shi\(2) & !\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(2),
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X6_Y9_N16
\U1|Div0|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ = (!\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X6_Y9_N14
\U1|Div0|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\ = (!\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X7_Y9_N26
\U1|Div0|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\U1|shi\(2) & \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(2),
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X7_Y9_N22
\U1|Div0|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\ = (\U1|shi\(1) & !\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(1),
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X4_Y11_N20
\U1|one_15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_15~2_combout\ = (\U1|one_13[2]~0_combout\ & ((\U1|week\(2) & (!\U1|week\(1) & !\U1|week\(0))) # (!\U1|week\(2) & ((\U1|week\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datab => \U1|week\(1),
	datac => \U1|one_13[2]~0_combout\,
	datad => \U1|week\(0),
	combout => \U1|one_15~2_combout\);

-- Location: FF_X5_Y11_N31
\U1|week[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector83~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|week[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|week\(3));

-- Location: LCCOMB_X4_Y11_N6
\U1|one_14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_14~0_combout\ = (\U1|one_13[2]~0_combout\ & ((\U1|week\(2) & ((\U1|week\(1)) # (\U1|week\(0)))) # (!\U1|week\(2) & ((!\U1|week\(0)) # (!\U1|week\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datab => \U1|week\(1),
	datac => \U1|one_13[2]~0_combout\,
	datad => \U1|week\(0),
	combout => \U1|one_14~0_combout\);

-- Location: LCCOMB_X4_Y11_N12
\U1|one_13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_13~3_combout\ = (\U1|one_13[2]~0_combout\ & ((\U1|week\(2) & ((\U1|week\(1)) # (\U1|week\(0)))) # (!\U1|week\(2) & ((!\U1|week\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datab => \U1|week\(1),
	datac => \U1|one_13[2]~0_combout\,
	datad => \U1|week\(0),
	combout => \U1|one_13~3_combout\);

-- Location: FF_X12_Y14_N17
\U1|one_9[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_9[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_9[0]~_emulated_q\);

-- Location: LCCOMB_X14_Y13_N4
\U1|Div7|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X14_Y13_N12
\U1|Div7|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X14_Y13_N6
\U1|Div7|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\U1|dat\(5) & \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(5),
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X14_Y13_N10
\U1|Div7|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\U1|dat\(4) & \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|dat\(4),
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X14_Y13_N14
\U1|Div7|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X14_Y14_N4
\U1|Div7|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X14_Y14_N6
\U1|Div7|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\U1|dat\(4) & \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|dat\(4),
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X13_Y14_N22
\U1|Div7|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|dat\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|dat\(3),
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X13_Y14_N20
\U1|Div7|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[28]~50_combout\ = (!\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X13_Y14_N0
\U1|Div7|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[27]~51_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X13_Y14_N30
\U1|Div7|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|dat\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|dat\(3),
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X13_Y14_N28
\U1|Div7|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[26]~53_combout\ = (!\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X13_Y14_N2
\U1|Div7|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|dat\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|dat\(2),
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X13_Y14_N16
\U1|Div7|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[25]~55_combout\ = (!\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|dat\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|dat\(2),
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X12_Y14_N2
\U1|Div7|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[33]~56_combout\ = (!\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X11_Y14_N6
\U1|Div7|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[32]~57_combout\ = (!\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X12_Y14_N4
\U1|Div7|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\U1|dat\(2) & \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(2),
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X11_Y14_N12
\U1|Div7|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[31]~59_combout\ = (!\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X12_Y14_N0
\U1|Div7|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|dat\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|dat\(1),
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X12_Y14_N30
\U1|Div7|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[30]~61_combout\ = (!\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|dat\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|dat\(1),
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X12_Y11_N6
\U1|one_9[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[0]~2_combout\ = (\rst~input_o\ & (\U1|one_9[0]~_emulated_q\ $ ((\U1|one_9[0]~1_combout\)))) # (!\rst~input_o\ & (((!\U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_9[0]~_emulated_q\,
	datab => \rst~input_o\,
	datac => \U1|one_9[0]~1_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|one_9[0]~2_combout\);

-- Location: FF_X16_Y7_N15
\U1|one_10[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_10[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_10[0]~_emulated_q\);

-- Location: FF_X16_Y7_N7
\U1|one_6[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_6[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_6[0]~_emulated_q\);

-- Location: LCCOMB_X12_Y7_N6
\U1|Div6|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X12_Y7_N22
\U1|Div6|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[17]~39_combout\ = (!\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X12_Y7_N2
\U1|Div6|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[16]~41_combout\ = (!\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X12_Y7_N10
\U1|Div6|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|month\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|month\(4),
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X13_Y7_N30
\U1|Div6|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X13_Y7_N26
\U1|Div6|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X13_Y7_N10
\U1|Div6|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[20]~49_combout\ = (\U1|month\(3) & !\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|month\(3),
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X13_Y7_N8
\U1|Div6|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[28]~50_combout\ = (!\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X14_Y7_N30
\U1|Div6|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X14_Y7_N26
\U1|Div6|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\U1|month\(2) & !\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(2),
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X14_Y7_N28
\U1|Div6|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[33]~56_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X14_Y7_N20
\U1|Div6|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X14_Y7_N8
\U1|Div6|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[31]~59_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X16_Y7_N30
\U1|Div6|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[30]~61_combout\ = (\U1|month\(1) & !\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|month\(1),
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: FF_X18_Y7_N31
\U1|one_4[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_4[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_4[0]~_emulated_q\);

-- Location: FF_X18_Y7_N17
\U1|year[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector117~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(0));

-- Location: LCCOMB_X18_Y7_N18
\U1|one_4[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[0]~2_combout\ = (\rst~input_o\ & ((\U1|one_4[0]~1_combout\ $ (\U1|one_4[0]~_emulated_q\)))) # (!\rst~input_o\ & (!\U1|year\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(0),
	datab => \U1|one_4[0]~1_combout\,
	datac => \U1|one_4[0]~_emulated_q\,
	datad => \rst~input_o\,
	combout => \U1|one_4[0]~2_combout\);

-- Location: LCCOMB_X12_Y17_N4
\U1|Div3|auto_generated|divider|divider|StageOut[108]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[108]~126_combout\ = (\U1|year\(14) & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(14),
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[108]~126_combout\);

-- Location: LCCOMB_X10_Y17_N10
\U1|Div3|auto_generated|divider|divider|StageOut[107]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[107]~128_combout\ = (\U1|year\(13) & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(13),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[107]~128_combout\);

-- Location: LCCOMB_X10_Y17_N16
\U1|Div3|auto_generated|divider|divider|StageOut[106]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[106]~130_combout\ = (\U1|year\(12) & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(12),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[106]~130_combout\);

-- Location: LCCOMB_X10_Y17_N2
\U1|Div3|auto_generated|divider|divider|StageOut[105]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[105]~132_combout\ = (\U1|year\(11) & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(11),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[105]~132_combout\);

-- Location: LCCOMB_X12_Y17_N2
\U1|Div3|auto_generated|divider|divider|StageOut[104]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[104]~135_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[104]~135_combout\);

-- Location: LCCOMB_X12_Y17_N6
\U1|Div3|auto_generated|divider|divider|StageOut[103]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[103]~137_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[103]~137_combout\);

-- Location: LCCOMB_X11_Y17_N22
\U1|Div3|auto_generated|divider|divider|StageOut[102]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[102]~139_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[102]~139_combout\);

-- Location: LCCOMB_X11_Y17_N30
\U1|Div3|auto_generated|divider|divider|StageOut[101]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[101]~141_combout\ = (!\U1|year\(7) & !\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(7),
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[101]~141_combout\);

-- Location: LCCOMB_X10_Y17_N0
\U1|Div3|auto_generated|divider|divider|StageOut[119]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[119]~142_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[119]~142_combout\);

-- Location: LCCOMB_X10_Y17_N14
\U1|Div3|auto_generated|divider|divider|StageOut[118]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[118]~143_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[118]~143_combout\);

-- Location: LCCOMB_X8_Y17_N8
\U1|Div3|auto_generated|divider|divider|StageOut[117]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[117]~144_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[117]~144_combout\);

-- Location: LCCOMB_X7_Y17_N22
\U1|Div3|auto_generated|divider|divider|StageOut[113]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[113]~148_combout\ = (!\U1|year\(7) & \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(7),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[113]~148_combout\);

-- Location: LCCOMB_X10_Y16_N2
\U1|Div3|auto_generated|divider|divider|StageOut[112]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[112]~150_combout\ = (!\U1|year\(6) & \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(6),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[112]~150_combout\);

-- Location: LCCOMB_X8_Y17_N2
\U1|Div3|auto_generated|divider|divider|StageOut[129]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[129]~155_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[129]~155_combout\);

-- Location: LCCOMB_X9_Y17_N0
\U1|Div3|auto_generated|divider|divider|StageOut[126]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[126]~158_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[126]~158_combout\);

-- Location: LCCOMB_X9_Y17_N26
\U1|Div3|auto_generated|divider|divider|StageOut[125]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[125]~159_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[125]~159_combout\);

-- Location: LCCOMB_X8_Y17_N30
\U1|Div3|auto_generated|divider|divider|StageOut[111]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[111]~161_combout\ = (!\U1|year\(5) & \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(5),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[111]~161_combout\);

-- Location: LCCOMB_X8_Y17_N12
\U1|Div3|auto_generated|divider|divider|StageOut[111]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[111]~164_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[111]~164_combout\);

-- Location: LCCOMB_X9_Y17_N4
\U1|Div3|auto_generated|divider|divider|StageOut[123]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[123]~165_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[123]~165_combout\);

-- Location: LCCOMB_X10_Y13_N30
\U1|Div3|auto_generated|divider|divider|StageOut[140]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[140]~167_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[140]~167_combout\);

-- Location: LCCOMB_X8_Y11_N14
\U1|Div3|auto_generated|divider|divider|StageOut[139]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[139]~168_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[139]~168_combout\);

-- Location: LCCOMB_X8_Y11_N16
\U1|Div3|auto_generated|divider|divider|StageOut[137]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[137]~170_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[137]~170_combout\);

-- Location: LCCOMB_X8_Y11_N10
\U1|Div3|auto_generated|divider|divider|StageOut[134]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[134]~177_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[134]~177_combout\);

-- Location: LCCOMB_X10_Y11_N10
\U1|Div3|auto_generated|divider|divider|StageOut[152]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[152]~178_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[152]~178_combout\);

-- Location: LCCOMB_X9_Y11_N0
\U1|Div3|auto_generated|divider|divider|StageOut[146]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[146]~184_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[146]~184_combout\);

-- Location: LCCOMB_X13_Y11_N20
\U1|Div3|auto_generated|divider|divider|StageOut[133]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[133]~185_combout\ = (\U1|year\(3) & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(3),
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[133]~185_combout\);

-- Location: LCCOMB_X13_Y11_N2
\U1|Div3|auto_generated|divider|divider|StageOut[121]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[121]~186_combout\ = (\U1|year\(3) & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(3),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[121]~186_combout\);

-- Location: LCCOMB_X13_Y11_N4
\U1|Div3|auto_generated|divider|divider|StageOut[121]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[121]~187_combout\ = (\U1|year\(3) & !\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(3),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[121]~187_combout\);

-- Location: LCCOMB_X13_Y11_N30
\U1|Div3|auto_generated|divider|divider|StageOut[133]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[133]~188_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[133]~188_combout\);

-- Location: FF_X6_Y8_N11
\U1|one_2[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_2[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_2[0]~_emulated_q\);

-- Location: LCCOMB_X13_Y5_N30
\U1|Mod3|auto_generated|divider|divider|StageOut[108]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[108]~149_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[108]~149_combout\);

-- Location: LCCOMB_X14_Y5_N20
\U1|Mod3|auto_generated|divider|divider|StageOut[107]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[107]~151_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[107]~151_combout\);

-- Location: LCCOMB_X13_Y5_N6
\U1|Mod3|auto_generated|divider|divider|StageOut[106]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[106]~152_combout\ = (\U1|year\(12) & \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(12),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[106]~152_combout\);

-- Location: LCCOMB_X14_Y5_N28
\U1|Mod3|auto_generated|divider|divider|StageOut[105]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[105]~155_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[105]~155_combout\);

-- Location: LCCOMB_X14_Y5_N2
\U1|Mod3|auto_generated|divider|divider|StageOut[104]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[104]~157_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[104]~157_combout\);

-- Location: LCCOMB_X14_Y5_N30
\U1|Mod3|auto_generated|divider|divider|StageOut[103]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[103]~159_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[103]~159_combout\);

-- Location: LCCOMB_X12_Y5_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[102]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[102]~160_combout\ = (!\U1|year\(8) & \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(8),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[102]~160_combout\);

-- Location: LCCOMB_X12_Y5_N14
\U1|Mod3|auto_generated|divider|divider|StageOut[101]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[101]~163_combout\ = (!\U1|year\(7) & !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(7),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[101]~163_combout\);

-- Location: LCCOMB_X12_Y5_N20
\U1|Mod3|auto_generated|divider|divider|StageOut[119]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[119]~164_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[119]~164_combout\);

-- Location: LCCOMB_X12_Y5_N6
\U1|Mod3|auto_generated|divider|divider|StageOut[116]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[116]~167_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[116]~167_combout\);

-- Location: LCCOMB_X12_Y5_N4
\U1|Mod3|auto_generated|divider|divider|StageOut[115]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[115]~168_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[115]~168_combout\);

-- Location: LCCOMB_X12_Y5_N2
\U1|Mod3|auto_generated|divider|divider|StageOut[113]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[113]~171_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[113]~171_combout\);

-- Location: LCCOMB_X14_Y4_N10
\U1|Mod3|auto_generated|divider|divider|StageOut[112]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[112]~175_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[112]~175_combout\);

-- Location: LCCOMB_X11_Y5_N4
\U1|Mod3|auto_generated|divider|divider|StageOut[129]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[129]~177_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[129]~177_combout\);

-- Location: LCCOMB_X11_Y4_N12
\U1|Mod3|auto_generated|divider|divider|StageOut[128]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[128]~178_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[128]~178_combout\);

-- Location: LCCOMB_X11_Y5_N30
\U1|Mod3|auto_generated|divider|divider|StageOut[127]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[127]~179_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[127]~179_combout\);

-- Location: LCCOMB_X11_Y4_N6
\U1|Mod3|auto_generated|divider|divider|StageOut[126]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[126]~180_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[126]~180_combout\);

-- Location: LCCOMB_X12_Y5_N18
\U1|Mod3|auto_generated|divider|divider|StageOut[124]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[124]~182_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[124]~182_combout\);

-- Location: LCCOMB_X12_Y4_N2
\U1|Mod3|auto_generated|divider|divider|StageOut[140]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[140]~189_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[140]~189_combout\);

-- Location: LCCOMB_X12_Y4_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[138]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[138]~191_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[138]~191_combout\);

-- Location: LCCOMB_X12_Y4_N26
\U1|Mod3|auto_generated|divider|divider|StageOut[136]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[136]~193_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[136]~193_combout\);

-- Location: LCCOMB_X13_Y4_N2
\U1|Mod3|auto_generated|divider|divider|StageOut[149]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[149]~203_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[149]~203_combout\);

-- Location: LCCOMB_X9_Y4_N6
\U1|Mod3|auto_generated|divider|divider|StageOut[163]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[163]~212_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[163]~212_combout\);

-- Location: LCCOMB_X8_Y4_N6
\U1|Mod3|auto_generated|divider|divider|StageOut[161]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[161]~214_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[161]~214_combout\);

-- Location: LCCOMB_X9_Y4_N4
\U1|Mod3|auto_generated|divider|divider|StageOut[160]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[160]~215_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[160]~215_combout\);

-- Location: LCCOMB_X8_Y4_N4
\U1|Mod3|auto_generated|divider|divider|StageOut[159]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[159]~216_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[159]~216_combout\);

-- Location: LCCOMB_X8_Y4_N30
\U1|Div4|auto_generated|divider|divider|StageOut[51]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[51]~43_combout\ = (!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[51]~43_combout\);

-- Location: LCCOMB_X7_Y4_N2
\U1|Div4|auto_generated|divider|divider|StageOut[50]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[50]~44_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[50]~44_combout\);

-- Location: LCCOMB_X6_Y4_N6
\U1|Div4|auto_generated|divider|divider|StageOut[59]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[59]~49_combout\ = (!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[59]~49_combout\);

-- Location: LCCOMB_X6_Y4_N12
\U1|Div4|auto_generated|divider|divider|StageOut[58]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[58]~50_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[58]~50_combout\);

-- Location: LCCOMB_X5_Y4_N30
\U1|Mod3|auto_generated|divider|divider|StageOut[157]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[157]~218_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[157]~218_combout\);

-- Location: LCCOMB_X6_Y4_N2
\U1|Div4|auto_generated|divider|divider|StageOut[68]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[68]~55_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[68]~55_combout\);

-- Location: LCCOMB_X6_Y4_N0
\U1|Div4|auto_generated|divider|divider|StageOut[67]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[67]~56_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[67]~56_combout\);

-- Location: LCCOMB_X6_Y4_N14
\U1|Div4|auto_generated|divider|divider|StageOut[66]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[66]~57_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[66]~57_combout\);

-- Location: LCCOMB_X6_Y8_N8
\U1|Div4|auto_generated|divider|divider|StageOut[56]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[56]~58_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[56]~58_combout\);

-- Location: LCCOMB_X6_Y8_N6
\U1|Div4|auto_generated|divider|divider|StageOut[65]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[65]~59_combout\ = (!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[65]~59_combout\);

-- Location: LCCOMB_X14_Y9_N6
\U1|Mod4|auto_generated|divider|divider|StageOut[54]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[54]~163_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[54]~163_combout\);

-- Location: LCCOMB_X14_Y9_N2
\U1|Mod4|auto_generated|divider|divider|StageOut[53]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[53]~165_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[53]~165_combout\);

-- Location: LCCOMB_X14_Y9_N22
\U1|Mod4|auto_generated|divider|divider|StageOut[52]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[52]~167_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[52]~167_combout\);

-- Location: LCCOMB_X14_Y9_N24
\U1|Mod4|auto_generated|divider|divider|StageOut[51]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[51]~168_combout\ = (\U1|year\(11) & \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(11),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[51]~168_combout\);

-- Location: LCCOMB_X14_Y9_N8
\U1|Mod4|auto_generated|divider|divider|StageOut[50]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[50]~170_combout\ = (!\U1|year\(10) & \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(10),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[50]~170_combout\);

-- Location: LCCOMB_X17_Y9_N14
\U1|Mod4|auto_generated|divider|divider|StageOut[49]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[49]~173_combout\ = (!\U1|year\(9) & !\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(9),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[49]~173_combout\);

-- Location: LCCOMB_X19_Y9_N20
\U1|Mod4|auto_generated|divider|divider|StageOut[61]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[61]~175_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[61]~175_combout\);

-- Location: LCCOMB_X19_Y9_N26
\U1|Mod4|auto_generated|divider|divider|StageOut[60]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[60]~176_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[60]~176_combout\);

-- Location: LCCOMB_X19_Y9_N30
\U1|Mod4|auto_generated|divider|divider|StageOut[58]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[58]~178_combout\ = (!\U1|year\(9) & \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(9),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[58]~178_combout\);

-- Location: LCCOMB_X17_Y9_N12
\U1|Mod4|auto_generated|divider|divider|StageOut[57]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[57]~181_combout\ = (!\U1|year\(8) & !\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(8),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[57]~181_combout\);

-- Location: LCCOMB_X18_Y6_N14
\U1|Mod4|auto_generated|divider|divider|StageOut[70]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[70]~182_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[70]~182_combout\);

-- Location: LCCOMB_X18_Y6_N22
\U1|Mod4|auto_generated|divider|divider|StageOut[66]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[66]~186_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[66]~186_combout\);

-- Location: LCCOMB_X18_Y9_N8
\U1|Mod4|auto_generated|divider|divider|StageOut[65]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[65]~188_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\U1|year\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U1|year\(7),
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[65]~188_combout\);

-- Location: LCCOMB_X18_Y6_N30
\U1|Mod4|auto_generated|divider|divider|StageOut[77]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[77]~190_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[77]~190_combout\);

-- Location: LCCOMB_X18_Y6_N20
\U1|Mod4|auto_generated|divider|divider|StageOut[76]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[76]~191_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[76]~191_combout\);

-- Location: LCCOMB_X17_Y6_N30
\U1|Mod4|auto_generated|divider|divider|StageOut[74]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[74]~193_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[74]~193_combout\);

-- Location: LCCOMB_X17_Y6_N26
\U1|Mod4|auto_generated|divider|divider|StageOut[73]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[73]~195_combout\ = (!\U1|year\(6) & !\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(6),
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[73]~195_combout\);

-- Location: LCCOMB_X17_Y6_N28
\U1|Mod4|auto_generated|divider|divider|StageOut[85]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[85]~197_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[85]~197_combout\);

-- Location: LCCOMB_X16_Y5_N30
\U1|Mod4|auto_generated|divider|divider|StageOut[84]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[84]~198_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[84]~198_combout\);

-- Location: LCCOMB_X16_Y5_N8
\U1|Mod4|auto_generated|divider|divider|StageOut[83]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[83]~199_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[83]~199_combout\);

-- Location: LCCOMB_X16_Y5_N6
\U1|Mod4|auto_generated|divider|divider|StageOut[82]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[82]~200_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[82]~200_combout\);

-- Location: LCCOMB_X16_Y6_N30
\U1|Mod4|auto_generated|divider|divider|StageOut[81]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[81]~202_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\U1|year\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U1|year\(5),
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[81]~202_combout\);

-- Location: LCCOMB_X16_Y5_N0
\U1|Mod4|auto_generated|divider|divider|StageOut[94]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[94]~203_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[94]~203_combout\);

-- Location: LCCOMB_X16_Y5_N26
\U1|Mod4|auto_generated|divider|divider|StageOut[92]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[92]~205_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[92]~205_combout\);

-- Location: LCCOMB_X17_Y5_N22
\U1|Mod4|auto_generated|divider|divider|StageOut[89]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[89]~208_combout\ = (\U1|year\(4) & \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(4),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[89]~208_combout\);

-- Location: LCCOMB_X17_Y5_N0
\U1|Mod4|auto_generated|divider|divider|StageOut[102]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[102]~210_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[102]~210_combout\);

-- Location: LCCOMB_X17_Y5_N2
\U1|Mod4|auto_generated|divider|divider|StageOut[99]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[99]~213_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[99]~213_combout\);

-- Location: LCCOMB_X17_Y5_N26
\U1|Mod4|auto_generated|divider|divider|StageOut[97]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[97]~216_combout\ = (\U1|year\(3) & !\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(3),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[97]~216_combout\);

-- Location: LCCOMB_X18_Y5_N6
\U1|Mod4|auto_generated|divider|divider|StageOut[109]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[109]~218_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[109]~218_combout\);

-- Location: LCCOMB_X18_Y5_N8
\U1|Mod4|auto_generated|divider|divider|StageOut[108]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[108]~219_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[108]~219_combout\);

-- Location: LCCOMB_X18_Y5_N30
\U1|Mod4|auto_generated|divider|divider|StageOut[106]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[106]~221_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[106]~221_combout\);

-- Location: LCCOMB_X17_Y4_N8
\U1|Mod4|auto_generated|divider|divider|StageOut[105]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[105]~222_combout\ = (\U1|year\(2) & \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(2),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[105]~222_combout\);

-- Location: LCCOMB_X18_Y4_N8
\U1|Mod4|auto_generated|divider|divider|StageOut[118]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[118]~224_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[118]~224_combout\);

-- Location: LCCOMB_X18_Y4_N10
\U1|Mod4|auto_generated|divider|divider|StageOut[117]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[117]~225_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[117]~225_combout\);

-- Location: LCCOMB_X19_Y4_N12
\U1|Div5|auto_generated|divider|divider|StageOut[17]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[17]~43_combout\ = (!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[17]~43_combout\);

-- Location: LCCOMB_X19_Y5_N16
\U1|Mod4|auto_generated|divider|divider|StageOut[115]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[115]~227_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[115]~227_combout\);

-- Location: LCCOMB_X19_Y8_N10
\U1|Div5|auto_generated|divider|divider|StageOut[21]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[21]~48_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[21]~48_combout\);

-- Location: LCCOMB_X18_Y8_N26
\U1|Div5|auto_generated|divider|divider|StageOut[28]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[28]~49_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[28]~49_combout\);

-- Location: LCCOMB_X18_Y8_N30
\U1|Div5|auto_generated|divider|divider|StageOut[27]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[27]~50_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[27]~50_combout\);

-- Location: LCCOMB_X19_Y8_N4
\U1|Div5|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[26]~52_combout\ = (!\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: FF_X9_Y9_N25
\U1|one_9[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_9[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_9[1]~_emulated_q\);

-- Location: LCCOMB_X9_Y9_N6
\U1|one_9[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[1]~6_combout\ = (\rst~input_o\ & (\U1|one_9[1]~_emulated_q\ $ (((\U1|one_9[1]~5_combout\))))) # (!\rst~input_o\ & (((!\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_9[1]~_emulated_q\,
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|one_9[1]~5_combout\,
	combout => \U1|one_9[1]~6_combout\);

-- Location: LCCOMB_X4_Y11_N22
\U1|one_13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_13~4_combout\ = (!\U1|week\(1) & (!\U1|week\(0) & ((\U1|scan_flag~q\) # (!\U1|Decoder2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~0_combout\,
	datab => \U1|week\(1),
	datac => \U1|scan_flag~q\,
	datad => \U1|week\(0),
	combout => \U1|one_13~4_combout\);

-- Location: FF_X14_Y8_N21
\U1|one_3[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_3[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_3[1]~_emulated_q\);

-- Location: LCCOMB_X14_Y8_N2
\U1|one_3[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[1]~6_combout\ = (\rst~input_o\ & (\U1|one_3[1]~5_combout\ $ (((\U1|one_3[1]~_emulated_q\))))) # (!\rst~input_o\ & (((!\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_3[1]~5_combout\,
	datab => \rst~input_o\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|one_3[1]~_emulated_q\,
	combout => \U1|one_3[1]~6_combout\);

-- Location: LCCOMB_X8_Y11_N24
\U1|two_3[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_3[1]~1_combout\ = (!\U1|flag\(2) & !\U1|flag\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|flag\(2),
	datad => \U1|flag\(1),
	combout => \U1|two_3[1]~1_combout\);

-- Location: LCCOMB_X3_Y11_N30
\U1|two_3[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_3[1]~2_combout\ = (\rst~input_o\ & (\U1|two_3[1]~1_combout\ & (\U1|flag\(0) $ (!\U1|flag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(0),
	datab => \rst~input_o\,
	datac => \U1|flag\(3),
	datad => \U1|two_3[1]~1_combout\,
	combout => \U1|two_3[1]~2_combout\);

-- Location: FF_X13_Y9_N11
\U1|two_7[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_7[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_7[1]~_emulated_q\);

-- Location: LCCOMB_X13_Y9_N24
\U1|two_7[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[1]~6_combout\ = (\rst~input_o\ & ((\U1|two_7[1]~_emulated_q\ $ (\U1|two_7[1]~5_combout\)))) # (!\rst~input_o\ & (!\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U1|two_7[1]~_emulated_q\,
	datac => \rst~input_o\,
	datad => \U1|two_7[1]~5_combout\,
	combout => \U1|two_7[1]~6_combout\);

-- Location: FF_X13_Y15_N7
\U1|two_11[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_11[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_11[1]~_emulated_q\);

-- Location: LCCOMB_X13_Y15_N8
\U1|two_11[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[1]~6_combout\ = (\rst~input_o\ & ((\U1|two_11[1]~5_combout\ $ (\U1|two_11[1]~_emulated_q\)))) # (!\rst~input_o\ & (\U1|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datac => \U1|two_11[1]~5_combout\,
	datad => \U1|two_11[1]~_emulated_q\,
	combout => \U1|two_11[1]~6_combout\);

-- Location: FF_X21_Y8_N13
\U1|two_13[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_13[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_13[1]~_emulated_q\);

-- Location: LCCOMB_X21_Y8_N14
\U1|two_13[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[1]~6_combout\ = (\rst~input_o\ & (\U1|two_13[1]~_emulated_q\ $ (((\U1|two_13[1]~5_combout\))))) # (!\rst~input_o\ & (((!\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_13[1]~_emulated_q\,
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \rst~input_o\,
	datad => \U1|two_13[1]~5_combout\,
	combout => \U1|two_13[1]~6_combout\);

-- Location: FF_X14_Y8_N13
\U1|one_4[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_4[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_4[1]~_emulated_q\);

-- Location: LCCOMB_X13_Y8_N12
\U1|one_4[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[1]~6_combout\ = (\rst~input_o\ & (\U1|one_4[1]~5_combout\ $ ((\U1|one_4[1]~_emulated_q\)))) # (!\rst~input_o\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[71]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_4[1]~5_combout\,
	datac => \U1|one_4[1]~_emulated_q\,
	datad => \U1|Mod5|auto_generated|divider|divider|StageOut[71]~174_combout\,
	combout => \U1|one_4[1]~6_combout\);

-- Location: FF_X8_Y8_N1
\U1|one_6[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_6[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_6[1]~_emulated_q\);

-- Location: LCCOMB_X8_Y8_N22
\U1|one_6[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[1]~6_combout\ = (\rst~input_o\ & ((\U1|one_6[1]~_emulated_q\ $ (\U1|one_6[1]~5_combout\)))) # (!\rst~input_o\ & (!\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U1|one_6[1]~_emulated_q\,
	datac => \rst~input_o\,
	datad => \U1|one_6[1]~5_combout\,
	combout => \U1|one_6[1]~6_combout\);

-- Location: FF_X16_Y9_N7
\U1|one_2[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_2[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_2[1]~_emulated_q\);

-- Location: FF_X13_Y10_N17
\U1|one_1[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_1[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_1[1]~_emulated_q\);

-- Location: LCCOMB_X13_Y10_N12
\U1|one_1[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[1]~6_combout\ = (\rst~input_o\ & ((\U1|one_1[1]~5_combout\ $ (\U1|one_1[1]~_emulated_q\)))) # (!\rst~input_o\ & (!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datab => \rst~input_o\,
	datac => \U1|one_1[1]~5_combout\,
	datad => \U1|one_1[1]~_emulated_q\,
	combout => \U1|one_1[1]~6_combout\);

-- Location: FF_X12_Y10_N1
\U1|two_8[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_8[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_8[2]~_emulated_q\);

-- Location: LCCOMB_X12_Y10_N10
\U1|two_8[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[2]~10_combout\ = (\rst~input_o\ & ((\U1|two_8[2]~9_combout\ $ (\U1|two_8[2]~_emulated_q\)))) # (!\rst~input_o\ & (\U1|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout\,
	datac => \U1|two_8[2]~9_combout\,
	datad => \U1|two_8[2]~_emulated_q\,
	combout => \U1|two_8[2]~10_combout\);

-- Location: LCCOMB_X4_Y11_N28
\U1|one_14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_14~1_combout\ = ((\U1|week\(2) & (\U1|week\(1))) # (!\U1|week\(2) & ((!\U1|week\(0)) # (!\U1|week\(1))))) # (!\U1|one_13[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datab => \U1|week\(1),
	datac => \U1|one_13[2]~0_combout\,
	datad => \U1|week\(0),
	combout => \U1|one_14~1_combout\);

-- Location: LCCOMB_X4_Y11_N2
\U1|one_15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_15~3_combout\ = (!\U1|one_13~4_combout\) # (!\U1|week\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datac => \U1|one_13~4_combout\,
	combout => \U1|one_15~3_combout\);

-- Location: FF_X13_Y10_N1
\U1|one_1[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_1[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_1[2]~_emulated_q\);

-- Location: LCCOMB_X13_Y10_N24
\U1|one_1[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[2]~10_combout\ = (\rst~input_o\ & ((\U1|one_1[2]~_emulated_q\ $ (\U1|one_1[2]~9_combout\)))) # (!\rst~input_o\ & (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U1|one_1[2]~_emulated_q\,
	datac => \U1|one_1[2]~9_combout\,
	datad => \rst~input_o\,
	combout => \U1|one_1[2]~10_combout\);

-- Location: FF_X9_Y9_N29
\U1|one_7[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_7[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_7[2]~_emulated_q\);

-- Location: LCCOMB_X9_Y9_N10
\U1|one_7[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[2]~10_combout\ = (\rst~input_o\ & (\U1|one_7[2]~_emulated_q\ $ ((\U1|one_7[2]~9_combout\)))) # (!\rst~input_o\ & (((\U1|Mod6|auto_generated|divider|divider|StageOut[37]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_7[2]~_emulated_q\,
	datac => \U1|one_7[2]~9_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \U1|one_7[2]~10_combout\);

-- Location: FF_X14_Y8_N15
\U1|two_7[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_7[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_7[2]~_emulated_q\);

-- Location: LCCOMB_X14_Y8_N0
\U1|two_7[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[2]~10_combout\ = (\rst~input_o\ & ((\U1|two_7[2]~9_combout\ $ (\U1|two_7[2]~_emulated_q\)))) # (!\rst~input_o\ & (!\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \rst~input_o\,
	datac => \U1|two_7[2]~9_combout\,
	datad => \U1|two_7[2]~_emulated_q\,
	combout => \U1|two_7[2]~10_combout\);

-- Location: FF_X13_Y15_N31
\U1|two_11[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_11[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_11[2]~_emulated_q\);

-- Location: LCCOMB_X14_Y11_N16
\U1|two_11[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[2]~10_combout\ = (\rst~input_o\ & ((\U1|two_11[2]~_emulated_q\ $ (\U1|two_11[2]~9_combout\)))) # (!\rst~input_o\ & (\U1|Mod1|auto_generated|divider|divider|StageOut[37]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[37]~63_combout\,
	datab => \U1|two_11[2]~_emulated_q\,
	datac => \rst~input_o\,
	datad => \U1|two_11[2]~9_combout\,
	combout => \U1|two_11[2]~10_combout\);

-- Location: FF_X14_Y11_N31
\U1|two_13[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_13[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_13[2]~_emulated_q\);

-- Location: LCCOMB_X14_Y11_N0
\U1|two_13[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[2]~10_combout\ = (\rst~input_o\ & ((\U1|two_13[2]~_emulated_q\ $ (\U1|two_13[2]~9_combout\)))) # (!\rst~input_o\ & (!\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \rst~input_o\,
	datac => \U1|two_13[2]~_emulated_q\,
	datad => \U1|two_13[2]~9_combout\,
	combout => \U1|two_13[2]~10_combout\);

-- Location: FF_X16_Y8_N27
\U1|one_6[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_6[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_6[2]~_emulated_q\);

-- Location: LCCOMB_X16_Y8_N4
\U1|one_6[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[2]~10_combout\ = (\rst~input_o\ & ((\U1|one_6[2]~9_combout\ $ (\U1|one_6[2]~_emulated_q\)))) # (!\rst~input_o\ & (!\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|one_6[2]~9_combout\,
	datad => \U1|one_6[2]~_emulated_q\,
	combout => \U1|one_6[2]~10_combout\);

-- Location: FF_X13_Y10_N7
\U1|one_2[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_2[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_2[2]~_emulated_q\);

-- Location: FF_X13_Y10_N29
\U1|one_3[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_3[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_3[2]~_emulated_q\);

-- Location: LCCOMB_X12_Y10_N20
\U1|one_3[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[2]~10_combout\ = (\rst~input_o\ & (\U1|one_3[2]~9_combout\ $ (((\U1|one_3[2]~_emulated_q\))))) # (!\rst~input_o\ & (((!\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_3[2]~9_combout\,
	datab => \rst~input_o\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|one_3[2]~_emulated_q\,
	combout => \U1|one_3[2]~10_combout\);

-- Location: FF_X11_Y9_N7
\U1|one_4[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_4[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_4[2]~_emulated_q\);

-- Location: LCCOMB_X11_Y9_N12
\U1|one_4[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[2]~10_combout\ = (\rst~input_o\ & (\U1|one_4[2]~_emulated_q\ $ ((\U1|one_4[2]~9_combout\)))) # (!\rst~input_o\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[72]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_4[2]~_emulated_q\,
	datab => \rst~input_o\,
	datac => \U1|one_4[2]~9_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|StageOut[72]~175_combout\,
	combout => \U1|one_4[2]~10_combout\);

-- Location: LCCOMB_X4_Y11_N24
\U1|one_13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_13~7_combout\ = (!\U1|week\(2) & \U1|one_13~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datac => \U1|one_13~4_combout\,
	combout => \U1|one_13~7_combout\);

-- Location: FF_X9_Y10_N31
\U1|two_8[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_8[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_8[3]~_emulated_q\);

-- Location: FF_X14_Y15_N19
\U1|two_11[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_11[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_11[3]~_emulated_q\);

-- Location: LCCOMB_X14_Y15_N8
\U1|two_11[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[3]~14_combout\ = (\rst~input_o\ & (\U1|two_11[3]~_emulated_q\ $ (((\U1|two_11[3]~13_combout\))))) # (!\rst~input_o\ & (((\U1|Mod1|auto_generated|divider|divider|StageOut[38]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|two_11[3]~_emulated_q\,
	datac => \U1|Mod1|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datad => \U1|two_11[3]~13_combout\,
	combout => \U1|two_11[3]~14_combout\);

-- Location: FF_X22_Y8_N9
\U1|two_13[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_13[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_13[3]~_emulated_q\);

-- Location: FF_X17_Y7_N23
\U1|two_14[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_14[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_14[3]~_emulated_q\);

-- Location: LCCOMB_X4_Y11_N4
\U1|one_15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_15~4_combout\ = (\U1|one_13[2]~0_combout\ & ((\U1|week\(1) & (\U1|week\(2))) # (!\U1|week\(1) & ((!\U1|week\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datab => \U1|week\(1),
	datac => \U1|one_13[2]~0_combout\,
	datad => \U1|week\(0),
	combout => \U1|one_15~4_combout\);

-- Location: FF_X14_Y8_N7
\U1|one_1[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_1[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_1[3]~_emulated_q\);

-- Location: LCCOMB_X14_Y8_N16
\U1|one_1[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[3]~14_combout\ = (\rst~input_o\ & (\U1|one_1[3]~_emulated_q\ $ (((\U1|one_1[3]~13_combout\))))) # (!\rst~input_o\ & (((!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_1[3]~_emulated_q\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \rst~input_o\,
	datad => \U1|one_1[3]~13_combout\,
	combout => \U1|one_1[3]~14_combout\);

-- Location: FF_X17_Y7_N31
\U1|one_4[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_4[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_4[3]~_emulated_q\);

-- Location: LCCOMB_X17_Y7_N20
\U1|one_4[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[3]~14_combout\ = (\rst~input_o\ & (\U1|one_4[3]~13_combout\ $ ((\U1|one_4[3]~_emulated_q\)))) # (!\rst~input_o\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[73]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_4[3]~13_combout\,
	datac => \U1|one_4[3]~_emulated_q\,
	datad => \U1|Mod5|auto_generated|divider|divider|StageOut[73]~176_combout\,
	combout => \U1|one_4[3]~14_combout\);

-- Location: FF_X8_Y8_N9
\U1|one_7[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_7[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_7[3]~_emulated_q\);

-- Location: LCCOMB_X8_Y8_N30
\U1|one_7[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[3]~14_combout\ = (\rst~input_o\ & (\U1|one_7[3]~_emulated_q\ $ (((\U1|one_7[3]~13_combout\))))) # (!\rst~input_o\ & (((\U1|Mod6|auto_generated|divider|divider|StageOut[38]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_7[3]~_emulated_q\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datac => \U1|one_7[3]~13_combout\,
	datad => \rst~input_o\,
	combout => \U1|one_7[3]~14_combout\);

-- Location: FF_X9_Y9_N13
\U1|one_9[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_9[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_9[3]~_emulated_q\);

-- Location: LCCOMB_X9_Y9_N22
\U1|one_9[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[3]~14_combout\ = (\rst~input_o\ & (\U1|one_9[3]~_emulated_q\ $ (((\U1|one_9[3]~13_combout\))))) # (!\rst~input_o\ & (((!\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_9[3]~_emulated_q\,
	datab => \rst~input_o\,
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|one_9[3]~13_combout\,
	combout => \U1|one_9[3]~14_combout\);

-- Location: FF_X8_Y8_N13
\U1|one_6[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_6[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_6[3]~_emulated_q\);

-- Location: FF_X16_Y9_N23
\U1|one_3[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_3[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_3[3]~_emulated_q\);

-- Location: FF_X14_Y11_N11
\U1|two_13[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_13[4]~19_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_13[4]~_emulated_q\);

-- Location: LCCOMB_X14_Y11_N12
\U1|two_13[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[4]~18_combout\ = (\rst~input_o\ & (\U1|two_13[4]~_emulated_q\ $ (((\U1|two_13[4]~17_combout\))))) # (!\rst~input_o\ & (((\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_13[4]~_emulated_q\,
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \rst~input_o\,
	datad => \U1|two_13[4]~17_combout\,
	combout => \U1|two_13[4]~18_combout\);

-- Location: LCCOMB_X14_Y11_N26
\U1|two_11~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11~23_combout\ = (!\U1|scan_flag~q\ & \U1|Decoder2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datad => \U1|Decoder2~1_combout\,
	combout => \U1|two_11~23_combout\);

-- Location: FF_X12_Y9_N27
\U1|two_10[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_10[4]~19_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_10[4]~_emulated_q\);

-- Location: LCCOMB_X4_Y11_N14
\U1|one_14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_14~3_combout\ = (\U1|week\(2) $ (((!\U1|week\(1) & \U1|week\(0))))) # (!\U1|one_13[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datab => \U1|week\(1),
	datac => \U1|one_13[2]~0_combout\,
	datad => \U1|week\(0),
	combout => \U1|one_14~3_combout\);

-- Location: LCCOMB_X4_Y11_N16
\U1|one_15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_15~5_combout\ = ((\U1|week\(0) & (\U1|week\(2) $ (\U1|week\(1))))) # (!\U1|one_13[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datab => \U1|week\(1),
	datac => \U1|one_13[2]~0_combout\,
	datad => \U1|week\(0),
	combout => \U1|one_15~5_combout\);

-- Location: FF_X11_Y11_N19
\U1|one_9[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_9[4]~19_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_9[4]~_emulated_q\);

-- Location: FF_X11_Y9_N11
\U1|one_1[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_1[4]~19_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_1[4]~_emulated_q\);

-- Location: LCCOMB_X11_Y9_N24
\U1|one_1[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[4]~18_combout\ = (\rst~input_o\ & ((\U1|one_1[4]~_emulated_q\ $ (\U1|one_1[4]~17_combout\)))) # (!\rst~input_o\ & (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U1|one_1[4]~_emulated_q\,
	datac => \U1|one_1[4]~17_combout\,
	datad => \rst~input_o\,
	combout => \U1|one_1[4]~18_combout\);

-- Location: FF_X16_Y8_N7
\U1|one_6[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_6[4]~19_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_6[4]~_emulated_q\);

-- Location: LCCOMB_X16_Y8_N0
\U1|one_6[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[4]~18_combout\ = (\rst~input_o\ & ((\U1|one_6[4]~_emulated_q\ $ (\U1|one_6[4]~17_combout\)))) # (!\rst~input_o\ & (\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|one_6[4]~_emulated_q\,
	datac => \rst~input_o\,
	datad => \U1|one_6[4]~17_combout\,
	combout => \U1|one_6[4]~18_combout\);

-- Location: FF_X14_Y11_N3
\U1|two_13[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_13[5]~21_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_13[5]~_emulated_q\);

-- Location: LCCOMB_X14_Y11_N24
\U1|two_13[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[5]~20_combout\ = (\rst~input_o\ & (\U1|two_13[5]~_emulated_q\ $ (((\U1|two_13[4]~17_combout\))))) # (!\rst~input_o\ & (((\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|two_13[5]~_emulated_q\,
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|two_13[4]~17_combout\,
	combout => \U1|two_13[5]~20_combout\);

-- Location: LCCOMB_X12_Y8_N18
\U1|Decoder2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder2~4_combout\ = (\U1|flag\(1) & (\U1|flag\(2) & (!\U1|flag\(3) & \U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|flag\(2),
	datac => \U1|flag\(3),
	datad => \U1|flag\(0),
	combout => \U1|Decoder2~4_combout\);

-- Location: LCCOMB_X14_Y11_N4
\U1|two_11~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11~24_combout\ = (!\U1|scan_flag~q\ & \U1|Decoder2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datad => \U1|Decoder2~4_combout\,
	combout => \U1|two_11~24_combout\);

-- Location: LCCOMB_X5_Y11_N26
\U1|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideOr0~0_combout\ = (\U1|week\(3)) # ((\U1|week\(1) & (\U1|week\(2) & \U1|week\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(3),
	datab => \U1|week\(1),
	datac => \U1|week\(2),
	datad => \U1|week\(0),
	combout => \U1|WideOr0~0_combout\);

-- Location: LCCOMB_X3_Y11_N24
\U1|one_13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_13~8_combout\ = ((\U1|one_13\(5)) # ((!\U1|scan_flag~q\ & \U1|Decoder2~0_combout\))) # (!\U1|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|WideOr0~0_combout\,
	datac => \U1|one_13\(5),
	datad => \U1|Decoder2~0_combout\,
	combout => \U1|one_13~8_combout\);

-- Location: FF_X14_Y10_N29
\U1|two_10[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_10[5]~23_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_10[5]~_emulated_q\);

-- Location: LCCOMB_X14_Y10_N26
\U1|two_10[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[5]~22_combout\ = (\rst~input_o\ & (\U1|two_10[5]~_emulated_q\ $ (((\U1|two_10[5]~21_combout\))))) # (!\rst~input_o\ & (((!\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_10[5]~_emulated_q\,
	datab => \rst~input_o\,
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|two_10[5]~21_combout\,
	combout => \U1|two_10[5]~22_combout\);

-- Location: LCCOMB_X14_Y10_N0
\U1|Decoder2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder2~5_combout\ = (!\U1|flag\(3) & (\U1|flag\(2) & (\U1|flag\(1) & !\U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datab => \U1|flag\(2),
	datac => \U1|flag\(1),
	datad => \U1|flag\(0),
	combout => \U1|Decoder2~5_combout\);

-- Location: LCCOMB_X14_Y10_N6
\U1|two_8~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8~24_combout\ = (!\U1|scan_flag~q\ & \U1|Decoder2~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|scan_flag~q\,
	datad => \U1|Decoder2~5_combout\,
	combout => \U1|two_8~24_combout\);

-- Location: FF_X11_Y11_N7
\U1|one_9[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_9[5]~21_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_9[5]~_emulated_q\);

-- Location: LCCOMB_X11_Y11_N16
\U1|one_10[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[1]~23_combout\ = (\U1|Decoder2~6_combout\ & !\U1|scan_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Decoder2~6_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_10[1]~23_combout\);

-- Location: LCCOMB_X7_Y8_N0
\U1|one_2[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[3]~20_combout\ = (\U1|Decoder2~7_combout\ & !\U1|scan_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Decoder2~7_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_2[3]~20_combout\);

-- Location: FF_X13_Y9_N23
\U1|two_7[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_7[5]~21_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_7[5]~_emulated_q\);

-- Location: FF_X11_Y9_N3
\U1|one_1[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_1[6]~27_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_1[6]~_emulated_q\);

-- Location: LCCOMB_X11_Y9_N28
\U1|one_1[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[6]~26_combout\ = (\rst~input_o\ & (\U1|one_1[6]~_emulated_q\ $ ((\U1|one_1[6]~25_combout\)))) # (!\rst~input_o\ & (((\U1|Add8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_1[6]~_emulated_q\,
	datab => \rst~input_o\,
	datac => \U1|one_1[6]~25_combout\,
	datad => \U1|Add8~1_combout\,
	combout => \U1|one_1[6]~26_combout\);

-- Location: FF_X13_Y9_N15
\U1|two_7[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_7[6]~25_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_7[6]~_emulated_q\);

-- Location: LCCOMB_X13_Y9_N8
\U1|two_7[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[6]~24_combout\ = (\rst~input_o\ & (\U1|two_7[6]~_emulated_q\ $ ((\U1|two_7[6]~23_combout\)))) # (!\rst~input_o\ & (((!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|two_7[6]~_emulated_q\,
	datac => \U1|two_7[6]~23_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|two_7[6]~24_combout\);

-- Location: LCCOMB_X8_Y11_N6
\U1|one_13[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_13[6]~9_combout\ = (\rst~input_o\ & (\U1|one_13[2]~0_combout\ & ((\U1|one_13\(6)) # (!\U1|WideOr0~0_combout\)))) # (!\rst~input_o\ & (((\U1|one_13\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|WideOr0~0_combout\,
	datac => \U1|one_13\(6),
	datad => \U1|one_13[2]~0_combout\,
	combout => \U1|one_13[6]~9_combout\);

-- Location: FF_X13_Y12_N31
\U1|two_13[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_13[6]~25_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_13[6]~_emulated_q\);

-- Location: LCCOMB_X12_Y9_N28
\U1|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux16~0_combout\ = (\U1|two_11[2]~26_combout\ & (((\U1|Mux19~0_combout\ & !\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # 
-- (!\U1|two_11[2]~26_combout\ & (((\U1|Mux19~0_combout\ & !\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_11[2]~26_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|Mux19~0_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mux16~0_combout\);

-- Location: LCCOMB_X16_Y15_N10
\U1|Equal17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal17~3_combout\ = (((!\U1|count1\(14)) # (!\U1|count1\(15))) # (!\U1|count1\(13))) # (!\U1|count1\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(12),
	datab => \U1|count1\(13),
	datac => \U1|count1\(15),
	datad => \U1|count1\(14),
	combout => \U1|Equal17~3_combout\);

-- Location: LCCOMB_X16_Y14_N6
\U1|Equal17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal17~5_combout\ = (((\U1|count1\(16)) # (\U1|count1\(18))) # (!\U1|count1\(19))) # (!\U1|count1\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(17),
	datab => \U1|count1\(19),
	datac => \U1|count1\(16),
	datad => \U1|count1\(18),
	combout => \U1|Equal17~5_combout\);

-- Location: LCCOMB_X22_Y6_N22
\U1|Equal18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal18~1_combout\ = (\U1|miao\(0) & (\U1|miao\(4) & (\U1|miao\(3) & \U1|miao\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(0),
	datab => \U1|miao\(4),
	datac => \U1|miao\(3),
	datad => \U1|miao\(1),
	combout => \U1|Equal18~1_combout\);

-- Location: LCCOMB_X8_Y9_N4
\U1|Selector75~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector75~3_combout\ = (\key3_out~q\ & (\U1|Add23~14_combout\ & ((!\U1|Equal28~0_combout\) # (!\U1|Equal29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3_out~q\,
	datab => \U1|Add23~14_combout\,
	datac => \U1|Equal29~0_combout\,
	datad => \U1|Equal28~0_combout\,
	combout => \U1|Selector75~3_combout\);

-- Location: LCCOMB_X8_Y6_N12
\U1|Selector75~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector75~6_combout\ = (!\U1|Equal17~9_combout\ & (\U1|Equal18~2_combout\ & !\U1|Equal17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal17~9_combout\,
	datac => \U1|Equal18~2_combout\,
	datad => \U1|Equal17~4_combout\,
	combout => \U1|Selector75~6_combout\);

-- Location: LCCOMB_X13_Y18_N4
\U1|Equal30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal30~0_combout\ = (\U1|fen\(4)) # ((\U1|fen\(0)) # ((\U1|fen\(1)) # (\U1|fen\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(4),
	datab => \U1|fen\(0),
	datac => \U1|fen\(1),
	datad => \U1|fen\(3),
	combout => \U1|Equal30~0_combout\);

-- Location: LCCOMB_X13_Y18_N10
\U1|Add24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~12_combout\ = (!\U1|shi[5]~1_combout\ & ((\U1|fen\(5)) # ((\U1|Equal30~0_combout\) # (!\U1|Equal19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(5),
	datab => \U1|Equal30~0_combout\,
	datac => \U1|Equal19~0_combout\,
	datad => \U1|shi[5]~1_combout\,
	combout => \U1|Add24~12_combout\);

-- Location: LCCOMB_X13_Y17_N26
\U1|alarm_fen~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_fen~5_combout\ = (\key3_out~q\ & (\U1|Add32~4_combout\ & ((!\U1|Equal35~1_combout\) # (!\U1|Equal35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3_out~q\,
	datab => \U1|Add32~4_combout\,
	datac => \U1|Equal35~0_combout\,
	datad => \U1|Equal35~1_combout\,
	combout => \U1|alarm_fen~5_combout\);

-- Location: LCCOMB_X10_Y15_N26
\U1|beep_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_count~3_combout\ = (\U1|Add34~10_combout\ & !\U1|always5~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Add34~10_combout\,
	datad => \U1|always5~5_combout\,
	combout => \U1|beep_count~3_combout\);

-- Location: LCCOMB_X10_Y15_N0
\U1|beep_count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_count~4_combout\ = (\U1|Add34~8_combout\ & !\U1|always5~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Add34~8_combout\,
	datad => \U1|always5~5_combout\,
	combout => \U1|beep_count~4_combout\);

-- Location: LCCOMB_X10_Y15_N16
\U1|beep_count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_count~6_combout\ = (!\U1|always5~5_combout\ & \U1|Add34~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|always5~5_combout\,
	datad => \U1|Add34~2_combout\,
	combout => \U1|beep_count~6_combout\);

-- Location: LCCOMB_X16_Y15_N6
\U1|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideOr15~0_combout\ = (\U1|count1\(5)) # ((\U1|count1\(6) & ((\U1|count1\(8)))) # (!\U1|count1\(6) & (\U1|count1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(6),
	datab => \U1|count1\(7),
	datac => \U1|count1\(5),
	datad => \U1|count1\(8),
	combout => \U1|WideOr15~0_combout\);

-- Location: LCCOMB_X14_Y16_N20
\U1|beep_count_end[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_count_end[11]~0_combout\ = (\keyen~input_o\) # ((!\U1|beep_count_end\(11) & \U1|WideOr15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|beep_count_end\(11),
	datac => \keyen~input_o\,
	datad => \U1|WideOr15~0_combout\,
	combout => \U1|beep_count_end[11]~0_combout\);

-- Location: LCCOMB_X13_Y18_N6
\U1|beep_count_end[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_count_end[11]~1_combout\ = ((!\U1|fen\(5) & (!\U1|Equal30~0_combout\ & \U1|Equal19~0_combout\))) # (!\U1|beep_count_end\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(5),
	datab => \U1|Equal30~0_combout\,
	datac => \U1|beep_count_end\(11),
	datad => \U1|Equal19~0_combout\,
	combout => \U1|beep_count_end[11]~1_combout\);

-- Location: LCCOMB_X14_Y16_N22
\U1|beep_count_end[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_count_end[11]~2_combout\ = (!\U1|beep_count_end[11]~0_combout\ & (((!\U1|always6~9_combout\ & !\U1|always6~4_combout\)) # (!\U1|beep_count_end[11]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|beep_count_end[11]~0_combout\,
	datab => \U1|always6~9_combout\,
	datac => \U1|beep_count_end[11]~1_combout\,
	datad => \U1|always6~4_combout\,
	combout => \U1|beep_count_end[11]~2_combout\);

-- Location: FF_X25_Y13_N19
\U2|u_seg_led|num[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[95]~71_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(8));

-- Location: FF_X25_Y13_N13
\U2|u_seg_led|num[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[95]~8_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(12));

-- Location: FF_X25_Y10_N15
\U2|u_seg_led|num[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[96]~72_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(9));

-- Location: FF_X28_Y14_N27
\U2|u_seg_led|num[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[97]~133_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(6));

-- Location: FF_X25_Y10_N1
\U2|u_seg_led|num[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[97]~73_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(10));

-- Location: FF_X26_Y19_N27
\U2|u_seg_led|num[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[97]~159_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(2));

-- Location: LCCOMB_X25_Y12_N6
\U2|u_seg_led|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux7~0_combout\ = (\U2|u_seg_led|cnt\(0) & (\U2|u_seg_led|cnt\(1))) # (!\U2|u_seg_led|cnt\(0) & ((\U2|u_seg_led|cnt\(1) & (\U2|u_seg_led|num\(10))) # (!\U2|u_seg_led|cnt\(1) & ((\U2|u_seg_led|num\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt\(0),
	datab => \U2|u_seg_led|cnt\(1),
	datac => \U2|u_seg_led|num\(10),
	datad => \U2|u_seg_led|num\(2),
	combout => \U2|u_seg_led|Mux7~0_combout\);

-- Location: FF_X24_Y12_N7
\U2|u_seg_led|num[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[97]~10_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(14));

-- Location: LCCOMB_X24_Y12_N28
\U2|u_seg_led|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux7~1_combout\ = (\U2|u_seg_led|cnt\(0) & ((\U2|u_seg_led|Mux7~0_combout\ & (\U2|u_seg_led|num\(14))) # (!\U2|u_seg_led|Mux7~0_combout\ & ((\U2|u_seg_led|num\(6)))))) # (!\U2|u_seg_led|cnt\(0) & (((\U2|u_seg_led|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num\(14),
	datab => \U2|u_seg_led|num\(6),
	datac => \U2|u_seg_led|cnt\(0),
	datad => \U2|u_seg_led|Mux7~0_combout\,
	combout => \U2|u_seg_led|Mux7~1_combout\);

-- Location: LCCOMB_X24_Y12_N2
\U2|u_seg_led|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux7~2_combout\ = (!\U2|u_seg_led|cnt\(2) & \U2|u_seg_led|Mux7~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|cnt\(2),
	datad => \U2|u_seg_led|Mux7~1_combout\,
	combout => \U2|u_seg_led|Mux7~2_combout\);

-- Location: FF_X24_Y12_N9
\U2|u_seg_led|num[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[98]~11_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(15));

-- Location: LCCOMB_X18_Y7_N20
\U1|two_14[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[2]~24_combout\ = (!\U1|flag\(1) & (!\U1|flag\(0) & \U1|scan_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|flag\(1),
	datac => \U1|flag\(0),
	datad => \U1|scan_flag~q\,
	combout => \U1|two_14[2]~24_combout\);

-- Location: LCCOMB_X21_Y8_N28
\U1|two_14[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[0]~3_combout\ = \U1|two_14[0]~1_combout\ $ (((\U1|miao\(0) & ((\U1|two_14[2]~24_combout\) # (!\U1|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(0),
	datab => \U1|two_14[0]~1_combout\,
	datac => \U1|two_14[2]~24_combout\,
	datad => \U1|Equal2~0_combout\,
	combout => \U1|two_14[0]~3_combout\);

-- Location: LCCOMB_X22_Y8_N4
\U1|two_13[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[0]~3_combout\ = \U1|two_13[0]~1_combout\ $ (((!\U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|two_14[2]~24_combout\) # (!\U1|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_14[2]~24_combout\,
	datab => \U1|two_13[0]~1_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|Equal2~0_combout\,
	combout => \U1|two_13[0]~3_combout\);

-- Location: LCCOMB_X22_Y6_N30
\U1|Equal31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal31~0_combout\ = (!\U1|miao\(0) & (!\U1|miao\(4) & (!\U1|miao\(3) & !\U1|miao\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(0),
	datab => \U1|miao\(4),
	datac => \U1|miao\(3),
	datad => \U1|miao\(1),
	combout => \U1|Equal31~0_combout\);

-- Location: LCCOMB_X12_Y8_N6
\U1|two_7[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[4]~33_combout\ = ((\U1|flag\(3)) # ((\U1|scan_flag~q\) # (\U1|flag\(0)))) # (!\U1|flag\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|flag\(3),
	datac => \U1|scan_flag~q\,
	datad => \U1|flag\(0),
	combout => \U1|two_7[4]~33_combout\);

-- Location: LCCOMB_X10_Y13_N2
\U1|Mod10|auto_generated|divider|divider|StageOut[18]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[18]~47_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[18]~47_combout\);

-- Location: LCCOMB_X7_Y11_N26
\U1|Mod10|auto_generated|divider|divider|StageOut[17]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[17]~48_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|alarm_shi\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|alarm_shi\(6),
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[17]~48_combout\);

-- Location: LCCOMB_X7_Y11_N6
\U1|Mod10|auto_generated|divider|divider|StageOut[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[16]~50_combout\ = (\U1|alarm_shi\(5) & \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_shi\(5),
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[16]~50_combout\);

-- Location: LCCOMB_X7_Y11_N30
\U1|Mod10|auto_generated|divider|divider|StageOut[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[15]~52_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\U1|alarm_shi\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|alarm_shi\(4),
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[15]~52_combout\);

-- Location: LCCOMB_X7_Y11_N4
\U1|Mod10|auto_generated|divider|divider|StageOut[23]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[23]~54_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[23]~54_combout\);

-- Location: LCCOMB_X6_Y11_N12
\U1|Mod10|auto_generated|divider|divider|StageOut[22]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[22]~55_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[22]~55_combout\);

-- Location: LCCOMB_X6_Y11_N6
\U1|Mod10|auto_generated|divider|divider|StageOut[21]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[21]~56_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[21]~56_combout\);

-- Location: LCCOMB_X6_Y11_N10
\U1|Mod10|auto_generated|divider|divider|StageOut[20]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[20]~58_combout\ = (\U1|alarm_shi\(3) & !\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(3),
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[20]~58_combout\);

-- Location: LCCOMB_X6_Y11_N0
\U1|Mod10|auto_generated|divider|divider|StageOut[28]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[28]~59_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[28]~59_combout\);

-- Location: LCCOMB_X6_Y11_N8
\U1|Mod10|auto_generated|divider|divider|StageOut[26]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[26]~62_combout\ = (!\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[26]~62_combout\);

-- Location: LCCOMB_X8_Y11_N30
\U1|Mod10|auto_generated|divider|divider|StageOut[25]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[25]~64_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[25]~64_combout\);

-- Location: LCCOMB_X3_Y10_N12
\U1|Mod10|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[33]~65_combout\ = (!\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X3_Y10_N30
\U1|Mod10|auto_generated|divider|divider|StageOut[31]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[31]~67_combout\ = (!\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[31]~67_combout\);

-- Location: LCCOMB_X11_Y10_N6
\U1|Mod10|auto_generated|divider|divider|StageOut[30]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[30]~69_combout\ = (!\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X9_Y10_N2
\U1|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux38~0_combout\ = (\U1|Mux28~0_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & ((!\U1|alarm_shi\(0)))) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- (\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datac => \U1|Mux28~0_combout\,
	datad => \U1|alarm_shi\(0),
	combout => \U1|Mux38~0_combout\);

-- Location: LCCOMB_X9_Y10_N18
\U1|two_8[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[0]~3_combout\ = \U1|two_8[0]~1_combout\ $ (((\U1|Mux38~0_combout\) # ((\U1|two_7[4]~34_combout\ & \U1|shi\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_7[4]~34_combout\,
	datab => \U1|shi\(0),
	datac => \U1|two_8[0]~1_combout\,
	datad => \U1|Mux38~0_combout\,
	combout => \U1|two_8[0]~3_combout\);

-- Location: LCCOMB_X16_Y18_N12
\U1|Div8|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X16_Y16_N6
\U1|Div8|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|alarm_fen\(6) & \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(6),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X16_Y16_N26
\U1|Div8|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[16]~40_combout\ = (!\U1|alarm_fen\(5) & \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(5),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X16_Y16_N22
\U1|Div8|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[15]~43_combout\ = (!\U1|alarm_fen\(4) & !\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(4),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X17_Y16_N12
\U1|Div8|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[22]~45_combout\ = (!\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X17_Y16_N26
\U1|Div8|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\U1|alarm_fen\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|alarm_fen\(4),
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X17_Y16_N10
\U1|Div8|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[20]~48_combout\ = (!\U1|alarm_fen\(3) & \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(3),
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X18_Y16_N0
\U1|Div8|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[27]~51_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X18_Y16_N26
\U1|Div8|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[26]~52_combout\ = (!\U1|alarm_fen\(3) & \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(3),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X19_Y16_N20
\U1|Div8|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|alarm_fen\(2) & \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(2),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X19_Y16_N22
\U1|Div8|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\U1|alarm_fen\(2) & \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(2),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X19_Y16_N30
\U1|Div8|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[30]~61_combout\ = (!\U1|alarm_fen\(1) & !\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(1),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X16_Y10_N10
\U1|Div9|auto_generated|divider|divider|StageOut[18]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[18]~46_combout\ = (\U1|alarm_shi\(7) & \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_shi\(7),
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[18]~46_combout\);

-- Location: LCCOMB_X17_Y10_N30
\U1|Div9|auto_generated|divider|divider|StageOut[17]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[17]~49_combout\ = (!\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[17]~49_combout\);

-- Location: LCCOMB_X16_Y10_N12
\U1|Div9|auto_generated|divider|divider|StageOut[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[16]~51_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[16]~51_combout\);

-- Location: LCCOMB_X16_Y12_N4
\U1|Div9|auto_generated|divider|divider|StageOut[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[15]~52_combout\ = (!\U1|alarm_shi\(4) & \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_shi\(4),
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[15]~52_combout\);

-- Location: LCCOMB_X17_Y10_N8
\U1|Div9|auto_generated|divider|divider|StageOut[20]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[20]~58_combout\ = (\U1|alarm_shi\(3) & !\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(3),
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[20]~58_combout\);

-- Location: LCCOMB_X17_Y10_N10
\U1|Div9|auto_generated|divider|divider|StageOut[28]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[28]~59_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[28]~59_combout\);

-- Location: LCCOMB_X16_Y12_N16
\U1|Div9|auto_generated|divider|divider|StageOut[26]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[26]~61_combout\ = (\U1|alarm_shi\(3) & \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(3),
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[26]~61_combout\);

-- Location: LCCOMB_X17_Y12_N26
\U1|Div9|auto_generated|divider|divider|StageOut[25]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[25]~64_combout\ = (!\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[25]~64_combout\);

-- Location: LCCOMB_X17_Y12_N6
\U1|Div9|auto_generated|divider|divider|StageOut[32]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[32]~66_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[32]~66_combout\);

-- Location: LCCOMB_X17_Y12_N30
\U1|Div9|auto_generated|divider|divider|StageOut[31]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[31]~67_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[31]~67_combout\);

-- Location: LCCOMB_X16_Y12_N26
\U1|Div9|auto_generated|divider|divider|StageOut[30]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[30]~68_combout\ = (!\U1|alarm_shi\(1) & \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(1),
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[30]~68_combout\);

-- Location: FF_X1_Y9_N23
\U1|count2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~54_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(27));

-- Location: LCCOMB_X2_Y9_N10
\U1|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal1~1_combout\ = (!\U1|count2\(25) & (!\U1|count2\(26) & (!\U1|count2\(24) & !\U1|count2\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(25),
	datab => \U1|count2\(26),
	datac => \U1|count2\(24),
	datad => \U1|count2\(27),
	combout => \U1|Equal1~1_combout\);

-- Location: FF_X1_Y9_N13
\U1|count2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~44_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(22));

-- Location: FF_X1_Y11_N31
\U1|count2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count2~4_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(12));

-- Location: FF_X1_Y10_N27
\U1|count2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~26_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(13));

-- Location: LCCOMB_X2_Y10_N26
\U1|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal1~5_combout\ = (\U1|count2\(15) & (\U1|count2\(12) & (!\U1|count2\(13) & !\U1|count2\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(15),
	datab => \U1|count2\(12),
	datac => \U1|count2\(13),
	datad => \U1|count2\(14),
	combout => \U1|Equal1~5_combout\);

-- Location: FF_X2_Y10_N5
\U1|count2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count2~7_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(7));

-- Location: FF_X1_Y10_N13
\U1|count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~12_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(6));

-- Location: FF_X1_Y10_N11
\U1|count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~10_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(5));

-- Location: LCCOMB_X2_Y10_N22
\U1|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal1~8_combout\ = (!\U1|count2\(4) & (!\U1|count2\(6) & (\U1|count2\(7) & !\U1|count2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(4),
	datab => \U1|count2\(6),
	datac => \U1|count2\(7),
	datad => \U1|count2\(5),
	combout => \U1|Equal1~8_combout\);

-- Location: LCCOMB_X8_Y8_N10
\U1|week[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|week[0]~0_combout\ = (!\U1|flag\(3) & (!\U1|flag\(1) & (\U1|flag\(2) $ (!\U1|flag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datab => \U1|flag\(1),
	datac => \U1|flag\(2),
	datad => \U1|flag\(0),
	combout => \U1|week[0]~0_combout\);

-- Location: LCCOMB_X12_Y14_N16
\U1|one_9[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[0]~3_combout\ = \U1|one_9[0]~1_combout\ $ (((!\U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~6_combout\,
	datab => \U1|one_9[0]~1_combout\,
	datac => \U1|scan_flag~q\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|one_9[0]~3_combout\);

-- Location: FF_X2_Y11_N23
\U1|dat_flag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|dat_flag[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|dat_flag\(1));

-- Location: FF_X19_Y5_N7
\U1|dat_flag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|dat_flag~14_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|dat_flag\(0));

-- Location: LCCOMB_X16_Y13_N22
\U1|Equal20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal20~0_combout\ = (\U1|dat\(0) & (!\U1|dat_flag\(0) & (\U1|dat_flag\(1) $ (!\U1|dat\(1))))) # (!\U1|dat\(0) & (\U1|dat_flag\(0) & (\U1|dat_flag\(1) $ (!\U1|dat\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(0),
	datab => \U1|dat_flag\(0),
	datac => \U1|dat_flag\(1),
	datad => \U1|dat\(1),
	combout => \U1|Equal20~0_combout\);

-- Location: LCCOMB_X13_Y12_N16
\U1|Selector86~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector86~6_combout\ = (\U1|flag\(2) & !\key2_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(2),
	datad => \key2_out~q\,
	combout => \U1|Selector86~6_combout\);

-- Location: LCCOMB_X13_Y12_N26
\U1|dat[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat[7]~3_combout\ = ((\U1|flag\(3)) # ((\U1|shi[5]~1_combout\ & \U1|Selector86~6_combout\))) # (!\U1|Selector95~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector95~0_combout\,
	datab => \U1|flag\(3),
	datac => \U1|shi[5]~1_combout\,
	datad => \U1|Selector86~6_combout\,
	combout => \U1|dat[7]~3_combout\);

-- Location: LCCOMB_X16_Y7_N14
\U1|one_10[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[0]~3_combout\ = \U1|one_10[0]~1_combout\ $ (((!\U1|dat\(0) & ((\U1|scan_flag~q\) # (!\U1|Decoder2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(0),
	datab => \U1|one_10[0]~1_combout\,
	datac => \U1|Decoder2~6_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_10[0]~3_combout\);

-- Location: LCCOMB_X17_Y8_N10
\U1|Selector94~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector94~1_combout\ = (\key2_out~q\ & (((\U1|Add18~0_combout\ & !\U1|Equal20~2_combout\)))) # (!\key2_out~q\ & (!\U1|dat\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(0),
	datab => \U1|Add18~0_combout\,
	datac => \U1|Equal20~2_combout\,
	datad => \key2_out~q\,
	combout => \U1|Selector94~1_combout\);

-- Location: LCCOMB_X16_Y7_N6
\U1|one_6[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[0]~3_combout\ = \U1|one_6[0]~1_combout\ $ (((!\U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~8_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|one_6[0]~1_combout\,
	combout => \U1|one_6[0]~3_combout\);

-- Location: LCCOMB_X13_Y6_N30
\U1|month~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|month~1_combout\ = (\U1|Add17~14_combout\ & ((\U1|month\(1)) # (!\U1|Equal24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add17~14_combout\,
	datab => \U1|month\(1),
	datad => \U1|Equal24~0_combout\,
	combout => \U1|month~1_combout\);

-- Location: LCCOMB_X13_Y6_N26
\U1|Selector102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector102~0_combout\ = (!\U1|flag\(1) & ((\U1|month~3_combout\ & ((\U1|Add16~0_combout\))) # (!\U1|month~3_combout\ & (!\U1|month\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|month\(0),
	datac => \U1|Add16~0_combout\,
	datad => \U1|month~3_combout\,
	combout => \U1|Selector102~0_combout\);

-- Location: LCCOMB_X18_Y7_N30
\U1|one_4[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[0]~3_combout\ = \U1|one_4[0]~1_combout\ $ (((!\U1|year\(0) & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~7_combout\,
	datab => \U1|one_4[0]~1_combout\,
	datac => \U1|year\(0),
	datad => \U1|scan_flag~q\,
	combout => \U1|one_4[0]~3_combout\);

-- Location: LCCOMB_X18_Y7_N26
\U1|Equal22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal22~1_combout\ = (\U1|year\(1) & (!\U1|year\(3) & (\U1|year\(0) & !\U1|year\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(1),
	datab => \U1|year\(3),
	datac => \U1|year\(0),
	datad => \U1|year\(2),
	combout => \U1|Equal22~1_combout\);

-- Location: LCCOMB_X18_Y7_N16
\U1|Equal21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal21~3_combout\ = (!\U1|year\(1) & (\U1|year\(3) & (!\U1|year\(0) & \U1|year\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(1),
	datab => \U1|year\(3),
	datac => \U1|year\(0),
	datad => \U1|year\(2),
	combout => \U1|Equal21~3_combout\);

-- Location: LCCOMB_X6_Y8_N10
\U1|one_2[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[0]~3_combout\ = \U1|one_2[0]~1_combout\ $ (((!\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U1|one_2[0]~1_combout\,
	datac => \U1|Decoder2~7_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_2[0]~3_combout\);

-- Location: LCCOMB_X12_Y6_N30
\U1|Mod6|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|month\(7) & \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(7),
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X11_Y6_N16
\U1|Mod6|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|month\(6) & \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(6),
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X12_Y6_N12
\U1|Mod6|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\U1|month\(5) & \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(5),
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X12_Y6_N24
\U1|Mod6|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\U1|month\(4) & \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(4),
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X12_Y6_N26
\U1|Mod6|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X11_Y8_N12
\U1|Mod6|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X11_Y8_N10
\U1|Mod6|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\U1|month\(4) & \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(4),
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X11_Y8_N22
\U1|Mod6|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\U1|month\(3) & \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|month\(3),
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X11_Y8_N30
\U1|Mod6|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X11_Y8_N20
\U1|Mod6|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X10_Y8_N22
\U1|Mod6|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X10_Y8_N26
\U1|Mod6|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[25]~55_combout\ = (!\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|month\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|month\(2),
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X9_Y8_N22
\U1|Mod6|auto_generated|divider|divider|StageOut[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[30]~56_combout\ = (\U1|month\(1) & \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(1),
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[30]~56_combout\);

-- Location: LCCOMB_X10_Y8_N20
\U1|Mod6|auto_generated|divider|divider|StageOut[33]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[33]~58_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[33]~58_combout\);

-- Location: LCCOMB_X10_Y8_N30
\U1|Mod6|auto_generated|divider|divider|StageOut[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[31]~61_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[31]~61_combout\);

-- Location: LCCOMB_X9_Y9_N24
\U1|one_9[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[1]~7_combout\ = \U1|one_9[1]~5_combout\ $ (((!\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~6_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|one_9[1]~5_combout\,
	combout => \U1|one_9[1]~7_combout\);

-- Location: LCCOMB_X14_Y8_N20
\U1|one_3[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[1]~7_combout\ = \U1|one_3[1]~5_combout\ $ (((!\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~7_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|one_3[1]~5_combout\,
	combout => \U1|one_3[1]~7_combout\);

-- Location: LCCOMB_X13_Y9_N2
\U1|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux33~0_combout\ = (\U1|Mux28~0_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mux28~0_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mux33~0_combout\);

-- Location: LCCOMB_X13_Y9_N10
\U1|two_7[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[1]~7_combout\ = \U1|two_7[1]~5_combout\ $ (((\U1|Mux33~0_combout\) # ((!\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|two_7[4]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U1|two_7[4]~34_combout\,
	datac => \U1|two_7[1]~5_combout\,
	datad => \U1|Mux33~0_combout\,
	combout => \U1|two_7[1]~7_combout\);

-- Location: LCCOMB_X13_Y13_N2
\U1|Mod7|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|dat\(7) & \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|dat\(7),
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X13_Y13_N6
\U1|Mod7|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|dat\(6) & \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(6),
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X13_Y13_N30
\U1|Mod7|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X13_Y13_N20
\U1|Mod7|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\U1|dat\(4) & \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(4),
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X12_Y13_N6
\U1|Mod7|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X11_Y13_N16
\U1|Mod7|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\ = (!\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X11_Y13_N0
\U1|Mod7|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|dat\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|dat\(4),
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X12_Y13_N10
\U1|Mod7|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\ = (\U1|dat\(3) & !\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(3),
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X11_Y13_N24
\U1|Mod7|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X11_Y13_N22
\U1|Mod7|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|dat\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|dat\(3),
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X11_Y13_N26
\U1|Mod7|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|dat\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|dat\(2),
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X11_Y12_N22
\U1|Mod7|auto_generated|divider|divider|StageOut[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\ = (\U1|dat\(1) & !\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(1),
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\);

-- Location: LCCOMB_X11_Y13_N30
\U1|Mod7|auto_generated|divider|divider|StageOut[32]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\);

-- Location: LCCOMB_X11_Y12_N30
\U1|Mod7|auto_generated|divider|divider|StageOut[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\);

-- Location: LCCOMB_X16_Y17_N28
\U1|Mod9|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|alarm_fen\(7) & \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(7),
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X17_Y17_N20
\U1|Mod9|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X16_Y17_N30
\U1|Mod9|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|alarm_fen\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|alarm_fen\(6),
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X16_Y17_N2
\U1|Mod9|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[17]~39_combout\ = (!\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X16_Y17_N0
\U1|Mod9|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\U1|alarm_fen\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|alarm_fen\(5),
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X16_Y17_N26
\U1|Mod9|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[16]~41_combout\ = (!\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X17_Y17_N2
\U1|Mod9|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[15]~42_combout\ = (!\U1|alarm_fen\(4) & \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(4),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X17_Y17_N8
\U1|Mod9|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[15]~43_combout\ = (!\U1|alarm_fen\(4) & !\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(4),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X17_Y17_N26
\U1|Mod9|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X17_Y17_N24
\U1|Mod9|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X17_Y17_N4
\U1|Mod9|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[21]~46_combout\ = (!\U1|alarm_fen\(4) & \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(4),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X17_Y17_N6
\U1|Mod9|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X17_Y17_N28
\U1|Mod9|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[20]~48_combout\ = (!\U1|alarm_fen\(3) & \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(3),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X17_Y17_N22
\U1|Mod9|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\U1|alarm_fen\(3) & !\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(3),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X18_Y17_N28
\U1|Mod9|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[28]~50_combout\ = (!\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X18_Y17_N22
\U1|Mod9|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X18_Y17_N16
\U1|Mod9|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[26]~52_combout\ = (!\U1|alarm_fen\(3) & \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(3),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X18_Y17_N4
\U1|Mod9|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[26]~53_combout\ = (!\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X18_Y17_N30
\U1|Mod9|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|alarm_fen\(2) & \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(2),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X18_Y17_N20
\U1|Mod9|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\U1|alarm_fen\(2) & !\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(2),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X17_Y18_N28
\U1|Mod9|auto_generated|divider|divider|StageOut[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[30]~56_combout\ = (!\U1|alarm_fen\(1) & \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(1),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[30]~56_combout\);

-- Location: LCCOMB_X17_Y18_N26
\U1|Mod9|auto_generated|divider|divider|StageOut[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[30]~57_combout\ = (!\U1|alarm_fen\(1) & !\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(1),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[30]~57_combout\);

-- Location: LCCOMB_X18_Y17_N2
\U1|Mod9|auto_generated|divider|divider|StageOut[33]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[33]~58_combout\ = (!\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[33]~58_combout\);

-- Location: LCCOMB_X18_Y17_N24
\U1|Mod9|auto_generated|divider|divider|StageOut[32]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[32]~59_combout\ = (!\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[32]~59_combout\);

-- Location: LCCOMB_X17_Y18_N24
\U1|Mod9|auto_generated|divider|divider|StageOut[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[31]~60_combout\ = (\U1|alarm_fen\(2) & \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(2),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[31]~60_combout\);

-- Location: LCCOMB_X17_Y18_N30
\U1|Mod9|auto_generated|divider|divider|StageOut[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[31]~61_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[31]~61_combout\);

-- Location: LCCOMB_X17_Y18_N4
\U1|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux25~0_combout\ = (\U1|Mux19~0_combout\ & ((\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\U1|alarm_fen\(1))) # (!\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux19~0_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \U1|alarm_fen\(1),
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \U1|Mux25~0_combout\);

-- Location: LCCOMB_X13_Y15_N6
\U1|two_11[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[1]~7_combout\ = \U1|two_11[1]~5_combout\ $ (((\U1|Mux25~0_combout\) # ((\U1|two_11[2]~26_combout\ & \U1|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_11[2]~26_combout\,
	datab => \U1|Mux25~0_combout\,
	datac => \U1|two_11[1]~5_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\,
	combout => \U1|two_11[1]~7_combout\);

-- Location: LCCOMB_X11_Y16_N6
\U1|Mod1|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|fen\(7) & \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|fen\(7),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X11_Y16_N0
\U1|Mod1|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X11_Y16_N16
\U1|Mod1|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|fen\(6) & \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(6),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X12_Y16_N4
\U1|Mod1|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X11_Y16_N30
\U1|Mod1|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\U1|fen\(5) & \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(5),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X11_Y16_N4
\U1|Mod1|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X11_Y16_N2
\U1|Mod1|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\U1|fen\(4) & \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(4),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X11_Y16_N28
\U1|Mod1|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\U1|fen\(4) & !\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(4),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X12_Y16_N10
\U1|Mod1|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X12_Y16_N12
\U1|Mod1|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[22]~45_combout\ = (!\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X12_Y16_N14
\U1|Mod1|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|fen\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|fen\(4),
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X12_Y16_N8
\U1|Mod1|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[21]~47_combout\ = (!\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X12_Y16_N6
\U1|Mod1|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|fen\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|fen\(3),
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X12_Y16_N0
\U1|Mod1|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|fen\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|fen\(3),
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X12_Y16_N30
\U1|Mod1|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X12_Y16_N16
\U1|Mod1|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X12_Y15_N8
\U1|Mod1|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\U1|fen\(3) & \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(3),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X12_Y15_N10
\U1|Mod1|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X12_Y15_N12
\U1|Mod1|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|fen\(2) & \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(2),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X12_Y15_N18
\U1|Mod1|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\U1|fen\(2) & !\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(2),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X13_Y15_N24
\U1|Mod1|auto_generated|divider|divider|StageOut[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[30]~56_combout\ = (\U1|fen\(1) & \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|fen\(1),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[30]~56_combout\);

-- Location: LCCOMB_X13_Y15_N20
\U1|Mod1|auto_generated|divider|divider|StageOut[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[30]~57_combout\ = (\U1|fen\(1) & !\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|fen\(1),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[30]~57_combout\);

-- Location: LCCOMB_X12_Y15_N20
\U1|Mod1|auto_generated|divider|divider|StageOut[33]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[33]~58_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[33]~58_combout\);

-- Location: LCCOMB_X12_Y15_N6
\U1|Mod1|auto_generated|divider|divider|StageOut[32]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[32]~59_combout\ = (!\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[32]~59_combout\);

-- Location: LCCOMB_X13_Y15_N2
\U1|Mod1|auto_generated|divider|divider|StageOut[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[31]~60_combout\ = (\U1|fen\(2) & \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(2),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[31]~60_combout\);

-- Location: LCCOMB_X12_Y15_N16
\U1|Mod1|auto_generated|divider|divider|StageOut[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[31]~61_combout\ = (!\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[31]~61_combout\);

-- Location: LCCOMB_X13_Y15_N0
\U1|Mod1|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|fen\(1)))) # (!\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \U1|fen\(1),
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X21_Y8_N12
\U1|two_13[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[1]~7_combout\ = \U1|two_13[1]~5_combout\ $ (((!\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|two_14[2]~24_combout\) # (!\U1|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_13[1]~5_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U1|two_14[2]~24_combout\,
	datad => \U1|Equal2~0_combout\,
	combout => \U1|two_13[1]~7_combout\);

-- Location: LCCOMB_X11_Y10_N16
\U1|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux37~0_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\U1|alarm_shi\(1))) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U1|alarm_shi\(1),
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \U1|Mux37~0_combout\);

-- Location: LCCOMB_X6_Y10_N12
\U1|Mod0|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|shi\(7) & \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(7),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X5_Y10_N10
\U1|Mod0|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|shi\(6) & \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(6),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X6_Y10_N30
\U1|Mod0|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\U1|shi\(5) & \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|shi\(5),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X5_Y10_N8
\U1|Mod0|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\U1|shi\(4) & !\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|shi\(4),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X6_Y10_N16
\U1|Mod0|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X6_Y10_N8
\U1|Mod0|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout\ = (\U1|shi\(3) & !\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(3),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X7_Y10_N2
\U1|Mod0|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\U1|shi\(3) & \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(3),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X7_Y9_N14
\U1|Mod0|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|shi\(2) & \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(2),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X8_Y10_N26
\U1|Mod0|auto_generated|divider|divider|StageOut[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout\ = (\U1|shi\(1) & !\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(1),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout\);

-- Location: LCCOMB_X8_Y10_N30
\U1|Mod0|auto_generated|divider|divider|StageOut[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout\ = (\U1|shi\(2) & \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(2),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout\);

-- Location: LCCOMB_X14_Y8_N12
\U1|one_4[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[1]~7_combout\ = \U1|one_4[1]~5_combout\ $ (((\U1|Mod5|auto_generated|divider|divider|StageOut[71]~174_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~7_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|one_4[1]~5_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|StageOut[71]~174_combout\,
	combout => \U1|one_4[1]~7_combout\);

-- Location: LCCOMB_X9_Y18_N4
\U1|Mod5|auto_generated|divider|divider|StageOut[18]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[18]~106_combout\ = (\U1|year\(14) & \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(14),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[18]~106_combout\);

-- Location: LCCOMB_X9_Y18_N30
\U1|Mod5|auto_generated|divider|divider|StageOut[18]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[18]~107_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[18]~107_combout\);

-- Location: LCCOMB_X9_Y18_N0
\U1|Mod5|auto_generated|divider|divider|StageOut[17]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[17]~108_combout\ = (\U1|year\(13) & \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(13),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[17]~108_combout\);

-- Location: LCCOMB_X9_Y18_N10
\U1|Mod5|auto_generated|divider|divider|StageOut[17]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[17]~109_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[17]~109_combout\);

-- Location: LCCOMB_X9_Y18_N8
\U1|Mod5|auto_generated|divider|divider|StageOut[16]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[16]~110_combout\ = (\U1|year\(12) & \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(12),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[16]~110_combout\);

-- Location: LCCOMB_X9_Y18_N6
\U1|Mod5|auto_generated|divider|divider|StageOut[16]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[16]~111_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[16]~111_combout\);

-- Location: LCCOMB_X9_Y18_N2
\U1|Mod5|auto_generated|divider|divider|StageOut[15]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[15]~112_combout\ = (\U1|year\(11) & \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(11),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[15]~112_combout\);

-- Location: LCCOMB_X10_Y18_N4
\U1|Mod5|auto_generated|divider|divider|StageOut[15]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[15]~113_combout\ = (\U1|year\(11) & !\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(11),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[15]~113_combout\);

-- Location: LCCOMB_X8_Y18_N20
\U1|Mod5|auto_generated|divider|divider|StageOut[23]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[23]~114_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[23]~114_combout\);

-- Location: LCCOMB_X8_Y18_N12
\U1|Mod5|auto_generated|divider|divider|StageOut[22]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[22]~115_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[22]~115_combout\);

-- Location: LCCOMB_X8_Y18_N30
\U1|Mod5|auto_generated|divider|divider|StageOut[21]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[21]~116_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|year\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|year\(11),
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[21]~116_combout\);

-- Location: LCCOMB_X8_Y18_N16
\U1|Mod5|auto_generated|divider|divider|StageOut[21]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[21]~117_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[21]~117_combout\);

-- Location: LCCOMB_X8_Y18_N22
\U1|Mod5|auto_generated|divider|divider|StageOut[20]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[20]~118_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\U1|year\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|year\(10),
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[20]~118_combout\);

-- Location: LCCOMB_X8_Y18_N0
\U1|Mod5|auto_generated|divider|divider|StageOut[20]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[20]~119_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\U1|year\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|year\(10),
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[20]~119_combout\);

-- Location: LCCOMB_X8_Y18_N14
\U1|Mod5|auto_generated|divider|divider|StageOut[28]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[28]~120_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[28]~120_combout\);

-- Location: LCCOMB_X8_Y18_N28
\U1|Mod5|auto_generated|divider|divider|StageOut[27]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[27]~121_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[27]~121_combout\);

-- Location: LCCOMB_X10_Y18_N10
\U1|Mod5|auto_generated|divider|divider|StageOut[26]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[26]~122_combout\ = (!\U1|year\(10) & \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(10),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[26]~122_combout\);

-- Location: LCCOMB_X10_Y18_N8
\U1|Mod5|auto_generated|divider|divider|StageOut[26]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[26]~123_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[26]~123_combout\);

-- Location: LCCOMB_X10_Y18_N2
\U1|Mod5|auto_generated|divider|divider|StageOut[25]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[25]~124_combout\ = (!\U1|year\(9) & \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(9),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[25]~124_combout\);

-- Location: LCCOMB_X10_Y18_N12
\U1|Mod5|auto_generated|divider|divider|StageOut[25]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[25]~125_combout\ = (!\U1|year\(9) & !\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(9),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[25]~125_combout\);

-- Location: LCCOMB_X10_Y18_N6
\U1|Mod5|auto_generated|divider|divider|StageOut[33]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[33]~126_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[33]~126_combout\);

-- Location: LCCOMB_X10_Y18_N0
\U1|Mod5|auto_generated|divider|divider|StageOut[32]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[32]~127_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[32]~127_combout\);

-- Location: LCCOMB_X11_Y18_N0
\U1|Mod5|auto_generated|divider|divider|StageOut[31]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[31]~128_combout\ = (!\U1|year\(9) & \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(9),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[31]~128_combout\);

-- Location: LCCOMB_X11_Y18_N30
\U1|Mod5|auto_generated|divider|divider|StageOut[31]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[31]~129_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[31]~129_combout\);

-- Location: LCCOMB_X11_Y18_N26
\U1|Mod5|auto_generated|divider|divider|StageOut[30]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[30]~130_combout\ = (!\U1|year\(8) & \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(8),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[30]~130_combout\);

-- Location: LCCOMB_X11_Y18_N28
\U1|Mod5|auto_generated|divider|divider|StageOut[30]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[30]~131_combout\ = (!\U1|year\(8) & !\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(8),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[30]~131_combout\);

-- Location: LCCOMB_X11_Y18_N14
\U1|Mod5|auto_generated|divider|divider|StageOut[38]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[38]~132_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[38]~132_combout\);

-- Location: LCCOMB_X11_Y18_N20
\U1|Mod5|auto_generated|divider|divider|StageOut[37]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[37]~133_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[37]~133_combout\);

-- Location: LCCOMB_X11_Y18_N2
\U1|Mod5|auto_generated|divider|divider|StageOut[36]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[36]~134_combout\ = (!\U1|year\(8) & \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(8),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[36]~134_combout\);

-- Location: LCCOMB_X11_Y18_N24
\U1|Mod5|auto_generated|divider|divider|StageOut[36]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[36]~135_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[36]~135_combout\);

-- Location: LCCOMB_X10_Y14_N12
\U1|Mod5|auto_generated|divider|divider|StageOut[35]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[35]~136_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\U1|year\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|year\(7),
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[35]~136_combout\);

-- Location: LCCOMB_X10_Y14_N14
\U1|Mod5|auto_generated|divider|divider|StageOut[35]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[35]~137_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\U1|year\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|year\(7),
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[35]~137_combout\);

-- Location: LCCOMB_X10_Y14_N8
\U1|Mod5|auto_generated|divider|divider|StageOut[43]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[43]~138_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[43]~138_combout\);

-- Location: LCCOMB_X10_Y14_N30
\U1|Mod5|auto_generated|divider|divider|StageOut[42]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[42]~139_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[42]~139_combout\);

-- Location: LCCOMB_X10_Y14_N0
\U1|Mod5|auto_generated|divider|divider|StageOut[41]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[41]~140_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\U1|year\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U1|year\(7),
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[41]~140_combout\);

-- Location: LCCOMB_X10_Y14_N2
\U1|Mod5|auto_generated|divider|divider|StageOut[41]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[41]~141_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[41]~141_combout\);

-- Location: LCCOMB_X11_Y10_N22
\U1|Mod5|auto_generated|divider|divider|StageOut[40]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[40]~142_combout\ = (!\U1|year\(6) & \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(6),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[40]~142_combout\);

-- Location: LCCOMB_X10_Y14_N28
\U1|Mod5|auto_generated|divider|divider|StageOut[40]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[40]~143_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\U1|year\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U1|year\(6),
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[40]~143_combout\);

-- Location: LCCOMB_X10_Y10_N0
\U1|Mod5|auto_generated|divider|divider|StageOut[48]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[48]~144_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[48]~144_combout\);

-- Location: LCCOMB_X10_Y10_N2
\U1|Mod5|auto_generated|divider|divider|StageOut[47]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[47]~145_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[47]~145_combout\);

-- Location: LCCOMB_X11_Y10_N4
\U1|Mod5|auto_generated|divider|divider|StageOut[46]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[46]~146_combout\ = (!\U1|year\(6) & \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(6),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[46]~146_combout\);

-- Location: LCCOMB_X10_Y10_N14
\U1|Mod5|auto_generated|divider|divider|StageOut[46]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[46]~147_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[46]~147_combout\);

-- Location: LCCOMB_X10_Y10_N28
\U1|Mod5|auto_generated|divider|divider|StageOut[45]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[45]~148_combout\ = (!\U1|year\(5) & \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(5),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[45]~148_combout\);

-- Location: LCCOMB_X10_Y10_N16
\U1|Mod5|auto_generated|divider|divider|StageOut[45]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[45]~149_combout\ = (!\U1|year\(5) & !\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(5),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[45]~149_combout\);

-- Location: LCCOMB_X10_Y9_N4
\U1|Mod5|auto_generated|divider|divider|StageOut[53]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[53]~150_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[53]~150_combout\);

-- Location: LCCOMB_X10_Y9_N18
\U1|Mod5|auto_generated|divider|divider|StageOut[52]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[52]~151_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[52]~151_combout\);

-- Location: LCCOMB_X9_Y9_N2
\U1|Mod5|auto_generated|divider|divider|StageOut[51]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[51]~152_combout\ = (!\U1|year\(5) & \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(5),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[51]~152_combout\);

-- Location: LCCOMB_X10_Y9_N24
\U1|Mod5|auto_generated|divider|divider|StageOut[51]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[51]~153_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[51]~153_combout\);

-- Location: LCCOMB_X10_Y9_N20
\U1|Mod5|auto_generated|divider|divider|StageOut[50]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[50]~154_combout\ = (\U1|year\(4) & \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(4),
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[50]~154_combout\);

-- Location: LCCOMB_X11_Y10_N30
\U1|Mod5|auto_generated|divider|divider|StageOut[50]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[50]~155_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U1|year\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U1|year\(4),
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[50]~155_combout\);

-- Location: LCCOMB_X10_Y9_N22
\U1|Mod5|auto_generated|divider|divider|StageOut[58]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[58]~156_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[58]~156_combout\);

-- Location: LCCOMB_X10_Y9_N16
\U1|Mod5|auto_generated|divider|divider|StageOut[57]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[57]~157_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[57]~157_combout\);

-- Location: LCCOMB_X9_Y7_N8
\U1|Mod5|auto_generated|divider|divider|StageOut[56]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[56]~158_combout\ = (\U1|year\(4) & \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(4),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[56]~158_combout\);

-- Location: LCCOMB_X10_Y9_N2
\U1|Mod5|auto_generated|divider|divider|StageOut[56]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[56]~159_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[56]~159_combout\);

-- Location: LCCOMB_X9_Y7_N26
\U1|Mod5|auto_generated|divider|divider|StageOut[55]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[55]~160_combout\ = (\U1|year\(3) & \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(3),
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[55]~160_combout\);

-- Location: LCCOMB_X10_Y9_N0
\U1|Mod5|auto_generated|divider|divider|StageOut[55]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[55]~161_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U1|year\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U1|year\(3),
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[55]~161_combout\);

-- Location: LCCOMB_X9_Y7_N4
\U1|Mod5|auto_generated|divider|divider|StageOut[63]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[63]~162_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[63]~162_combout\);

-- Location: LCCOMB_X9_Y7_N6
\U1|Mod5|auto_generated|divider|divider|StageOut[62]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[62]~163_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[62]~163_combout\);

-- Location: LCCOMB_X9_Y7_N12
\U1|Mod5|auto_generated|divider|divider|StageOut[61]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[61]~164_combout\ = (\U1|year\(3) & \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(3),
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[61]~164_combout\);

-- Location: LCCOMB_X9_Y7_N30
\U1|Mod5|auto_generated|divider|divider|StageOut[61]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[61]~165_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[61]~165_combout\);

-- Location: LCCOMB_X9_Y7_N24
\U1|Mod5|auto_generated|divider|divider|StageOut[60]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[60]~166_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U1|year\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U1|year\(2),
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[60]~166_combout\);

-- Location: LCCOMB_X9_Y7_N0
\U1|Mod5|auto_generated|divider|divider|StageOut[60]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[60]~167_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U1|year\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U1|year\(2),
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[60]~167_combout\);

-- Location: LCCOMB_X10_Y7_N16
\U1|Mod5|auto_generated|divider|divider|StageOut[65]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[65]~168_combout\ = (!\U1|year\(1) & \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(1),
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[65]~168_combout\);

-- Location: LCCOMB_X11_Y7_N4
\U1|Mod5|auto_generated|divider|divider|StageOut[65]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[65]~169_combout\ = (!\U1|year\(1) & !\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(1),
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[65]~169_combout\);

-- Location: LCCOMB_X10_Y7_N30
\U1|Mod5|auto_generated|divider|divider|StageOut[68]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[68]~170_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[68]~170_combout\);

-- Location: LCCOMB_X10_Y7_N2
\U1|Mod5|auto_generated|divider|divider|StageOut[67]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[67]~171_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[67]~171_combout\);

-- Location: LCCOMB_X11_Y9_N22
\U1|Mod5|auto_generated|divider|divider|StageOut[66]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[66]~172_combout\ = (\U1|year\(2) & \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(2),
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[66]~172_combout\);

-- Location: LCCOMB_X10_Y7_N28
\U1|Mod5|auto_generated|divider|divider|StageOut[66]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[66]~173_combout\ = (!\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[66]~173_combout\);

-- Location: LCCOMB_X10_Y7_N0
\U1|Mod5|auto_generated|divider|divider|StageOut[71]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[71]~174_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (!\U1|year\(1))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- ((\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(1),
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[71]~174_combout\);

-- Location: LCCOMB_X8_Y8_N0
\U1|one_6[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[1]~7_combout\ = \U1|one_6[1]~5_combout\ $ (((!\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~8_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|one_6[1]~5_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|one_6[1]~7_combout\);

-- Location: LCCOMB_X16_Y9_N6
\U1|one_2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[1]~7_combout\ = \U1|one_2[1]~5_combout\ $ (((!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \U1|one_2[1]~5_combout\,
	datad => \U1|Decoder2~7_combout\,
	combout => \U1|one_2[1]~7_combout\);

-- Location: LCCOMB_X13_Y10_N16
\U1|one_1[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[1]~7_combout\ = \U1|one_1[1]~5_combout\ $ (((!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|one_1[1]~5_combout\,
	datad => \U1|Decoder2~7_combout\,
	combout => \U1|one_1[1]~7_combout\);

-- Location: LCCOMB_X24_Y7_N0
\U1|Mod2|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X24_Y7_N10
\U1|Mod2|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|miao\(6) & \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(6),
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X23_Y7_N14
\U1|Mod2|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\U1|miao\(5) & \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|miao\(5),
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X24_Y7_N20
\U1|Mod2|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\U1|miao\(4) & \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(4),
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X23_Y7_N30
\U1|Mod2|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X23_Y7_N2
\U1|Mod2|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|miao\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|miao\(4),
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X23_Y7_N26
\U1|Mod2|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|miao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|miao\(3),
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X22_Y7_N30
\U1|Mod2|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X22_Y7_N6
\U1|Mod2|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[26]~53_combout\ = (!\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X22_Y7_N10
\U1|Mod2|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\U1|miao\(2) & !\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(2),
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X21_Y7_N6
\U1|Mod2|auto_generated|divider|divider|StageOut[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[30]~57_combout\ = (\U1|miao\(1) & !\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|miao\(1),
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[30]~57_combout\);

-- Location: LCCOMB_X22_Y7_N4
\U1|Mod2|auto_generated|divider|divider|StageOut[32]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[32]~59_combout\ = (!\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[32]~59_combout\);

-- Location: LCCOMB_X22_Y7_N2
\U1|Mod2|auto_generated|divider|divider|StageOut[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[31]~61_combout\ = (!\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[31]~61_combout\);

-- Location: LCCOMB_X3_Y10_N14
\U1|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux36~0_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & ((\U1|Mod10|auto_generated|divider|divider|StageOut[31]~67_combout\) # ((\U1|Mod10|auto_generated|divider|divider|StageOut[31]~77_combout\)))) # 
-- (!\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (((\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[31]~67_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[31]~77_combout\,
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \U1|Mux36~0_combout\);

-- Location: LCCOMB_X12_Y10_N18
\U1|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux36~1_combout\ = (\U1|flag\(2)) # ((\U1|Mux36~0_combout\ & ((\U1|flag\(0)) # (\U1|scan_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux36~0_combout\,
	datab => \U1|flag\(0),
	datac => \U1|scan_flag~q\,
	datad => \U1|flag\(2),
	combout => \U1|Mux36~1_combout\);

-- Location: LCCOMB_X12_Y10_N0
\U1|two_8[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[2]~11_combout\ = \U1|two_8[2]~9_combout\ $ (((\U1|two_7[4]~34_combout\ & ((\U1|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout\))) # (!\U1|two_7[4]~34_combout\ & (\U1|Mux36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_7[4]~34_combout\,
	datab => \U1|Mux36~1_combout\,
	datac => \U1|two_8[2]~9_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \U1|two_8[2]~11_combout\);

-- Location: LCCOMB_X8_Y10_N20
\U1|Mod0|auto_generated|divider|divider|StageOut[37]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout\) # 
-- ((\U1|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout\)))) # (!\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout\);

-- Location: LCCOMB_X14_Y15_N12
\U1|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux20~0_combout\ = (\U1|flag\(2)) # ((\U1|two_11[2]~25_combout\ & !\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_11[2]~25_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|flag\(2),
	combout => \U1|Mux20~0_combout\);

-- Location: LCCOMB_X13_Y10_N0
\U1|one_1[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[2]~11_combout\ = \U1|one_1[2]~9_combout\ $ ((((!\U1|scan_flag~q\ & \U1|Decoder2~7_combout\)) # (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|one_1[2]~9_combout\,
	datad => \U1|Decoder2~7_combout\,
	combout => \U1|one_1[2]~11_combout\);

-- Location: LCCOMB_X9_Y9_N28
\U1|one_7[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[2]~11_combout\ = \U1|one_7[2]~9_combout\ $ (((\U1|Mod6|auto_generated|divider|divider|StageOut[37]~63_combout\) # ((!\U1|scan_flag~q\ & \U1|Decoder2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|Decoder2~8_combout\,
	datac => \U1|one_7[2]~9_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \U1|one_7[2]~11_combout\);

-- Location: LCCOMB_X9_Y8_N0
\U1|Mod6|auto_generated|divider|divider|StageOut[37]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[37]~63_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\U1|Mod6|auto_generated|divider|divider|StageOut[31]~60_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[31]~61_combout\)))) # (!\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datac => \U1|Mod6|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[37]~63_combout\);

-- Location: LCCOMB_X14_Y8_N18
\U1|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux32~0_combout\ = (\U1|flag\(2)) # ((!\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|scan_flag~q\) # (\U1|flag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|flag\(2),
	datac => \U1|flag\(0),
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mux32~0_combout\);

-- Location: LCCOMB_X14_Y8_N14
\U1|two_7[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[2]~11_combout\ = \U1|two_7[2]~9_combout\ $ (((\U1|two_7[4]~34_combout\ & ((!\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\U1|two_7[4]~34_combout\ & (\U1|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_7[4]~34_combout\,
	datab => \U1|Mux32~0_combout\,
	datac => \U1|two_7[2]~9_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|two_7[2]~11_combout\);

-- Location: LCCOMB_X17_Y18_N0
\U1|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux24~0_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\U1|Mod9|auto_generated|divider|divider|StageOut[31]~60_combout\) # (\U1|Mod9|auto_generated|divider|divider|StageOut[31]~61_combout\)))) # 
-- (!\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datac => \U1|Mod9|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mux24~0_combout\);

-- Location: LCCOMB_X14_Y15_N28
\U1|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux24~1_combout\ = (\U1|flag\(2)) # ((\U1|two_11[2]~25_combout\ & \U1|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_11[2]~25_combout\,
	datab => \U1|flag\(2),
	datad => \U1|Mux24~0_combout\,
	combout => \U1|Mux24~1_combout\);

-- Location: LCCOMB_X13_Y15_N30
\U1|two_11[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[2]~11_combout\ = \U1|two_11[2]~9_combout\ $ (((\U1|two_11[2]~26_combout\ & (\U1|Mod1|auto_generated|divider|divider|StageOut[37]~63_combout\)) # (!\U1|two_11[2]~26_combout\ & ((\U1|Mux24~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[37]~63_combout\,
	datab => \U1|Mux24~1_combout\,
	datac => \U1|two_11[2]~9_combout\,
	datad => \U1|two_11[2]~26_combout\,
	combout => \U1|two_11[2]~11_combout\);

-- Location: LCCOMB_X13_Y15_N28
\U1|Mod1|auto_generated|divider|divider|StageOut[37]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[37]~63_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\U1|Mod1|auto_generated|divider|divider|StageOut[31]~60_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[31]~61_combout\)))) # (!\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[37]~63_combout\);

-- Location: LCCOMB_X14_Y11_N30
\U1|two_13[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[2]~11_combout\ = \U1|two_13[2]~9_combout\ $ (((\U1|two_14[2]~25_combout\ & ((!\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\U1|two_14[2]~25_combout\ & (\U1|Selector95~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector95~0_combout\,
	datab => \U1|two_14[2]~25_combout\,
	datac => \U1|two_13[2]~9_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|two_13[2]~11_combout\);

-- Location: LCCOMB_X16_Y8_N26
\U1|one_6[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[2]~11_combout\ = \U1|one_6[2]~9_combout\ $ ((((!\U1|scan_flag~q\ & \U1|Decoder2~8_combout\)) # (!\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|one_6[2]~9_combout\,
	datad => \U1|Decoder2~8_combout\,
	combout => \U1|one_6[2]~11_combout\);

-- Location: LCCOMB_X13_Y10_N6
\U1|one_2[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[2]~11_combout\ = \U1|one_2[2]~9_combout\ $ ((((!\U1|scan_flag~q\ & \U1|Decoder2~7_combout\)) # (!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|Decoder2~7_combout\,
	datac => \U1|one_2[2]~9_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|one_2[2]~11_combout\);

-- Location: LCCOMB_X13_Y10_N28
\U1|one_3[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[2]~11_combout\ = \U1|one_3[2]~9_combout\ $ ((((!\U1|scan_flag~q\ & \U1|Decoder2~7_combout\)) # (!\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|one_3[2]~9_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Decoder2~7_combout\,
	combout => \U1|one_3[2]~11_combout\);

-- Location: LCCOMB_X11_Y9_N6
\U1|one_4[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[2]~11_combout\ = \U1|one_4[2]~9_combout\ $ (((\U1|Mod5|auto_generated|divider|divider|StageOut[72]~175_combout\) # ((!\U1|scan_flag~q\ & \U1|Decoder2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|Decoder2~7_combout\,
	datac => \U1|one_4[2]~9_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|StageOut[72]~175_combout\,
	combout => \U1|one_4[2]~11_combout\);

-- Location: LCCOMB_X11_Y9_N0
\U1|Mod5|auto_generated|divider|divider|StageOut[72]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[72]~175_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (((\U1|Mod5|auto_generated|divider|divider|StageOut[66]~173_combout\) # 
-- (\U1|Mod5|auto_generated|divider|divider|StageOut[66]~172_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[66]~173_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|StageOut[66]~172_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[72]~175_combout\);

-- Location: LCCOMB_X3_Y10_N18
\U1|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux35~0_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (((\U1|Mod10|auto_generated|divider|divider|StageOut[26]~62_combout\) # (\U1|Mod10|auto_generated|divider|divider|StageOut[26]~61_combout\)))) # 
-- (!\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \U1|Mod10|auto_generated|divider|divider|StageOut[26]~62_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|StageOut[26]~61_combout\,
	combout => \U1|Mux35~0_combout\);

-- Location: LCCOMB_X9_Y10_N6
\U1|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux35~1_combout\ = (\U1|Mux28~0_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & ((\U1|Mux35~0_combout\))) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- (\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datab => \U1|Mux35~0_combout\,
	datac => \U1|Mux28~0_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \U1|Mux35~1_combout\);

-- Location: LCCOMB_X9_Y10_N30
\U1|two_8[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[3]~15_combout\ = \U1|two_8[3]~13_combout\ $ (((\U1|Mux35~1_combout\) # ((\U1|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout\ & \U1|two_7[4]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux35~1_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datac => \U1|two_8[3]~13_combout\,
	datad => \U1|two_7[4]~34_combout\,
	combout => \U1|two_8[3]~15_combout\);

-- Location: LCCOMB_X18_Y17_N18
\U1|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux23~0_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod9|auto_generated|divider|divider|StageOut[26]~53_combout\) # ((\U1|Mod9|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # 
-- (!\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (((\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|StageOut[26]~52_combout\,
	combout => \U1|Mux23~0_combout\);

-- Location: LCCOMB_X17_Y18_N2
\U1|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux23~1_combout\ = (\U1|Mux19~0_combout\ & ((\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|Mux23~0_combout\))) # (!\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux19~0_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \U1|Mux23~0_combout\,
	combout => \U1|Mux23~1_combout\);

-- Location: LCCOMB_X14_Y15_N18
\U1|two_11[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[3]~15_combout\ = \U1|two_11[3]~13_combout\ $ (((\U1|Mux23~1_combout\) # ((\U1|Mod1|auto_generated|divider|divider|StageOut[38]~64_combout\ & \U1|two_11[2]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datab => \U1|two_11[3]~13_combout\,
	datac => \U1|Mux23~1_combout\,
	datad => \U1|two_11[2]~26_combout\,
	combout => \U1|two_11[3]~15_combout\);

-- Location: LCCOMB_X14_Y15_N2
\U1|Mod1|auto_generated|divider|divider|StageOut[38]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[38]~64_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\U1|Mod1|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\U1|Mod1|auto_generated|divider|divider|StageOut[32]~70_combout\)))) # (!\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[38]~64_combout\);

-- Location: LCCOMB_X22_Y8_N8
\U1|two_13[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[3]~15_combout\ = \U1|two_13[3]~13_combout\ $ (((!\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|two_14[2]~24_combout\) # (!\U1|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_14[2]~24_combout\,
	datab => \U1|two_13[3]~13_combout\,
	datac => \U1|Equal2~0_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|two_13[3]~15_combout\);

-- Location: LCCOMB_X17_Y7_N22
\U1|two_14[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[3]~15_combout\ = \U1|two_14[3]~13_combout\ $ (((\U1|Mod2|auto_generated|divider|divider|StageOut[38]~64_combout\ & ((\U1|two_14[2]~24_combout\) # (!\U1|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_14[2]~24_combout\,
	datab => \U1|Equal2~0_combout\,
	datac => \U1|two_14[3]~13_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \U1|two_14[3]~15_combout\);

-- Location: LCCOMB_X14_Y8_N6
\U1|one_1[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[3]~15_combout\ = \U1|one_1[3]~13_combout\ $ (((!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~7_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U1|one_1[3]~13_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_1[3]~15_combout\);

-- Location: LCCOMB_X17_Y7_N30
\U1|one_4[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[3]~15_combout\ = \U1|one_4[3]~13_combout\ $ (((\U1|Mod5|auto_generated|divider|divider|StageOut[73]~176_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|Decoder2~7_combout\,
	datac => \U1|one_4[3]~13_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|StageOut[73]~176_combout\,
	combout => \U1|one_4[3]~15_combout\);

-- Location: LCCOMB_X10_Y7_N14
\U1|Mod5|auto_generated|divider|divider|StageOut[73]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[73]~176_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[67]~196_combout\) # 
-- ((\U1|Mod5|auto_generated|divider|divider|StageOut[67]~171_combout\)))) # (!\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & (((\U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[67]~196_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[67]~171_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[73]~176_combout\);

-- Location: LCCOMB_X8_Y8_N8
\U1|one_7[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[3]~15_combout\ = \U1|one_7[3]~13_combout\ $ (((\U1|Mod6|auto_generated|divider|divider|StageOut[38]~64_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~8_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|one_7[3]~13_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \U1|one_7[3]~15_combout\);

-- Location: LCCOMB_X9_Y8_N26
\U1|Mod6|auto_generated|divider|divider|StageOut[38]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[38]~64_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|Mod6|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- ((\U1|Mod6|auto_generated|divider|divider|StageOut[32]~59_combout\)))) # (!\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[38]~64_combout\);

-- Location: LCCOMB_X9_Y9_N12
\U1|one_9[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[3]~15_combout\ = \U1|one_9[3]~13_combout\ $ (((!\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~6_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|one_9[3]~13_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_9[3]~15_combout\);

-- Location: LCCOMB_X8_Y8_N12
\U1|one_6[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[3]~15_combout\ = \U1|one_6[3]~13_combout\ $ (((!\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~8_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|one_6[3]~13_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|one_6[3]~15_combout\);

-- Location: LCCOMB_X16_Y9_N22
\U1|one_3[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[3]~15_combout\ = \U1|one_3[3]~13_combout\ $ (((!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|one_3[3]~13_combout\,
	datad => \U1|Decoder2~7_combout\,
	combout => \U1|one_3[3]~15_combout\);

-- Location: LCCOMB_X14_Y11_N10
\U1|two_13[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[4]~19_combout\ = \U1|two_13[4]~17_combout\ $ (((\U1|two_14[2]~25_combout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # (!\U1|two_14[2]~25_combout\ & (\U1|Selector95~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector95~0_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|two_13[4]~17_combout\,
	datad => \U1|two_14[2]~25_combout\,
	combout => \U1|two_13[4]~19_combout\);

-- Location: LCCOMB_X14_Y10_N20
\U1|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux18~0_combout\ = (\U1|flag\(2)) # ((\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|two_11[2]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|flag\(2),
	datad => \U1|two_11[2]~25_combout\,
	combout => \U1|Mux18~0_combout\);

-- Location: LCCOMB_X12_Y9_N26
\U1|two_10[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[4]~19_combout\ = \U1|two_10[4]~17_combout\ $ (((\U1|two_11[2]~26_combout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # (!\U1|two_11[2]~26_combout\ & (\U1|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux18~0_combout\,
	datab => \U1|two_11[2]~26_combout\,
	datac => \U1|two_10[4]~17_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|two_10[4]~19_combout\);

-- Location: LCCOMB_X11_Y11_N18
\U1|one_9[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[4]~19_combout\ = \U1|one_9[4]~17_combout\ $ (((\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\) # ((\U1|Decoder2~6_combout\ & !\U1|scan_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|Decoder2~6_combout\,
	datac => \U1|one_9[4]~17_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_9[4]~19_combout\);

-- Location: LCCOMB_X11_Y9_N10
\U1|one_1[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[4]~19_combout\ = \U1|one_1[4]~17_combout\ $ (((\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\) # ((\U1|Decoder2~7_combout\ & !\U1|scan_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U1|Decoder2~7_combout\,
	datac => \U1|one_1[4]~17_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_1[4]~19_combout\);

-- Location: LCCOMB_X16_Y8_N6
\U1|one_6[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[4]~19_combout\ = \U1|one_6[4]~17_combout\ $ (((\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\) # ((\U1|Decoder2~8_combout\ & !\U1|scan_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|Decoder2~8_combout\,
	datac => \U1|scan_flag~q\,
	datad => \U1|one_6[4]~17_combout\,
	combout => \U1|one_6[4]~19_combout\);

-- Location: LCCOMB_X14_Y11_N2
\U1|two_13[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[5]~21_combout\ = \U1|two_13[4]~17_combout\ $ (((\U1|two_14[2]~25_combout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # (!\U1|two_14[2]~25_combout\ & (!\U1|Selector95~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector95~0_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|two_13[4]~17_combout\,
	datad => \U1|two_14[2]~25_combout\,
	combout => \U1|two_13[5]~21_combout\);

-- Location: LCCOMB_X14_Y10_N2
\U1|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux17~0_combout\ = (!\U1|flag\(2) & ((\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\) # (!\U1|two_11[2]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|flag\(2),
	datad => \U1|two_11[2]~25_combout\,
	combout => \U1|Mux17~0_combout\);

-- Location: LCCOMB_X14_Y10_N28
\U1|two_10[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[5]~23_combout\ = \U1|two_10[5]~21_combout\ $ (((\U1|two_11[2]~26_combout\ & (\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\U1|two_11[2]~26_combout\ & ((\U1|Mux17~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|two_11[2]~26_combout\,
	datac => \U1|two_10[5]~21_combout\,
	datad => \U1|Mux17~0_combout\,
	combout => \U1|two_10[5]~23_combout\);

-- Location: LCCOMB_X11_Y11_N6
\U1|one_9[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[5]~21_combout\ = \U1|one_9[4]~17_combout\ $ (((\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|Decoder2~6_combout\,
	datac => \U1|one_9[4]~17_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_9[5]~21_combout\);

-- Location: LCCOMB_X11_Y9_N18
\U1|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add8~0_combout\ = \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ $ (\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Add8~0_combout\);

-- Location: LCCOMB_X13_Y9_N6
\U1|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux29~0_combout\ = (!\U1|flag\(2) & ((\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\) # ((!\U1|scan_flag~q\ & !\U1|flag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|flag\(0),
	datad => \U1|flag\(2),
	combout => \U1|Mux29~0_combout\);

-- Location: LCCOMB_X13_Y9_N22
\U1|two_7[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[5]~21_combout\ = \U1|two_7[4]~17_combout\ $ (((\U1|two_7[4]~34_combout\ & (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\U1|two_7[4]~34_combout\ & ((\U1|Mux29~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|two_7[4]~34_combout\,
	datac => \U1|Mux29~0_combout\,
	datad => \U1|two_7[4]~17_combout\,
	combout => \U1|two_7[5]~21_combout\);

-- Location: LCCOMB_X11_Y9_N2
\U1|one_1[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[6]~27_combout\ = \U1|one_1[6]~25_combout\ $ (((\U1|Add8~1_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datab => \U1|Decoder2~7_combout\,
	datac => \U1|one_1[6]~25_combout\,
	datad => \U1|Add8~1_combout\,
	combout => \U1|one_1[6]~27_combout\);

-- Location: LCCOMB_X12_Y9_N24
\U1|Add8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add8~1_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\) # (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Add8~1_combout\);

-- Location: LCCOMB_X13_Y9_N16
\U1|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux28~1_combout\ = (!\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Mux28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|Mux28~0_combout\,
	combout => \U1|Mux28~1_combout\);

-- Location: LCCOMB_X13_Y9_N14
\U1|two_7[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[6]~25_combout\ = \U1|two_7[6]~23_combout\ $ (((\U1|Mux28~1_combout\) # ((!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|two_7[4]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|two_7[4]~34_combout\,
	datac => \U1|two_7[6]~23_combout\,
	datad => \U1|Mux28~1_combout\,
	combout => \U1|two_7[6]~25_combout\);

-- Location: LCCOMB_X13_Y12_N30
\U1|two_13[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[6]~25_combout\ = \U1|two_13[6]~23_combout\ $ (((!\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|two_14[2]~24_combout\) # (!\U1|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal2~0_combout\,
	datab => \U1|two_13[6]~23_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|two_14[2]~24_combout\,
	combout => \U1|two_13[6]~25_combout\);

-- Location: LCCOMB_X29_Y18_N12
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~96_combout\ = (\U2|u1_ds18b20_dri|temp_data\(13) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(13),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~96_combout\);

-- Location: LCCOMB_X29_Y18_N30
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~99_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~99_combout\);

-- Location: LCCOMB_X29_Y18_N26
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~101_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~101_combout\);

-- Location: LCCOMB_X30_Y18_N2
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~102_combout\ = (\U2|u1_ds18b20_dri|temp_data\(10) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(10),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~102_combout\);

-- Location: LCCOMB_X28_Y18_N30
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~105_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~105_combout\);

-- Location: LCCOMB_X28_Y18_N10
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~107_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~107_combout\);

-- Location: LCCOMB_X28_Y18_N26
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~109_combout\ = (\U2|u1_ds18b20_dri|temp_data\(9) & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(9),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~109_combout\);

-- Location: LCCOMB_X28_Y18_N8
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~111_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~111_combout\);

-- Location: LCCOMB_X26_Y18_N30
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~112_combout\ = (\U2|u1_ds18b20_dri|temp_data\(9) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(9),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~112_combout\);

-- Location: LCCOMB_X26_Y18_N4
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~114_combout\ = (\U2|u1_ds18b20_dri|temp_data\(8) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(8),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~114_combout\);

-- Location: LCCOMB_X25_Y18_N10
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~116_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~116_combout\);

-- Location: LCCOMB_X26_Y18_N20
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~118_combout\ = (\U2|u1_ds18b20_dri|temp_data\(8) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(8),
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~118_combout\);

-- Location: LCCOMB_X25_Y17_N4
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~121_combout\ = (\U2|u1_ds18b20_dri|temp_data\(7) & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(7),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~121_combout\);

-- Location: LCCOMB_X25_Y18_N12
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~122_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~122_combout\);

-- Location: LCCOMB_X25_Y18_N30
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~123_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~123_combout\);

-- Location: LCCOMB_X25_Y18_N26
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~125_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~125_combout\);

-- Location: LCCOMB_X22_Y18_N2
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~126_combout\ = (\U2|u1_ds18b20_dri|temp_data\(6) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(6),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~126_combout\);

-- Location: LCCOMB_X26_Y14_N12
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~131_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~131_combout\);

-- Location: LCCOMB_X26_Y14_N6
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~132_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u1_ds18b20_dri|temp_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(5),
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~132_combout\);

-- Location: LCCOMB_X26_Y14_N4
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\);

-- Location: LCCOMB_X25_Y14_N12
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\ = (\U2|u1_ds18b20_dri|temp_data\(4) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(4),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\);

-- Location: LCCOMB_X25_Y14_N20
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~140_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~140_combout\);

-- Location: LCCOMB_X25_Y14_N6
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~141_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~141_combout\);

-- Location: LCCOMB_X25_Y14_N4
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~143_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~143_combout\);

-- Location: LCCOMB_X25_Y14_N2
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~145_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u1_ds18b20_dri|temp_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(3),
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~145_combout\);

-- Location: LCCOMB_X24_Y14_N4
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~149_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~149_combout\);

-- Location: LCCOMB_X22_Y14_N16
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~151_combout\ = (\U2|u1_ds18b20_dri|temp_data\(2) & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(2),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~151_combout\);

-- Location: LCCOMB_X23_Y14_N6
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~155_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~155_combout\);

-- Location: LCCOMB_X22_Y14_N14
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\ = (\U2|u1_ds18b20_dri|temp_data\(1) & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(1),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\);

-- Location: LCCOMB_X23_Y18_N28
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~121_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~121_combout\);

-- Location: LCCOMB_X24_Y17_N26
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~122_combout\ = (\U2|u1_ds18b20_dri|temp_data\(12) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(12),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~122_combout\);

-- Location: LCCOMB_X24_Y17_N22
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~125_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~125_combout\);

-- Location: LCCOMB_X23_Y18_N30
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~127_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~127_combout\);

-- Location: LCCOMB_X23_Y18_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~129_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~129_combout\);

-- Location: LCCOMB_X23_Y17_N14
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~130_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U2|u1_ds18b20_dri|temp_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(8),
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~130_combout\);

-- Location: LCCOMB_X24_Y17_N30
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~135_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~135_combout\);

-- Location: LCCOMB_X23_Y17_N6
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~136_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~136_combout\);

-- Location: LCCOMB_X25_Y15_N6
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~140_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~140_combout\);

-- Location: LCCOMB_X24_Y15_N30
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~142_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~142_combout\);

-- Location: LCCOMB_X24_Y15_N20
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~143_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~143_combout\);

-- Location: LCCOMB_X25_Y15_N20
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\);

-- Location: LCCOMB_X23_Y15_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~150_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~150_combout\);

-- Location: LCCOMB_X23_Y15_N6
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~151_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~151_combout\);

-- Location: LCCOMB_X22_Y16_N24
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~156_combout\ = (\U2|u1_ds18b20_dri|temp_data\(5) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(5),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~156_combout\);

-- Location: LCCOMB_X22_Y16_N22
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~157_combout\ = (\U2|u1_ds18b20_dri|temp_data\(5) & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(5),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[112]~157_combout\);

-- Location: LCCOMB_X22_Y16_N12
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~158_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~158_combout\);

-- Location: LCCOMB_X22_Y15_N26
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~159_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~159_combout\);

-- Location: LCCOMB_X22_Y15_N20
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~160_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~160_combout\);

-- Location: LCCOMB_X22_Y15_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~161_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~161_combout\);

-- Location: LCCOMB_X22_Y15_N30
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~162_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~162_combout\);

-- Location: LCCOMB_X22_Y16_N30
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~167_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~167_combout\);

-- Location: LCCOMB_X22_Y13_N10
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~168_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~168_combout\);

-- Location: LCCOMB_X22_Y13_N16
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~169_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~169_combout\);

-- Location: LCCOMB_X23_Y13_N30
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~170_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~170_combout\);

-- Location: LCCOMB_X22_Y13_N14
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~171_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~171_combout\);

-- Location: LCCOMB_X21_Y15_N18
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~172_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~172_combout\);

-- Location: LCCOMB_X22_Y13_N0
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~174_combout\ = (\U2|u1_ds18b20_dri|temp_data\(3) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(3),
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~174_combout\);

-- Location: LCCOMB_X22_Y13_N22
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~175_combout\ = (\U2|u1_ds18b20_dri|temp_data\(3) & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(3),
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[128]~175_combout\);

-- Location: LCCOMB_X23_Y13_N22
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~176_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~176_combout\);

-- Location: LCCOMB_X23_Y13_N16
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~177_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~8_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~8_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~177_combout\);

-- Location: LCCOMB_X24_Y13_N0
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~178_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~6_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~6_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~178_combout\);

-- Location: LCCOMB_X23_Y13_N26
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~179_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~4_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~4_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~179_combout\);

-- Location: LCCOMB_X23_Y13_N28
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~180_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~2_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~180_combout\);

-- Location: LCCOMB_X24_Y13_N24
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~181_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~0_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~0_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~181_combout\);

-- Location: LCCOMB_X24_Y13_N26
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~182_combout\ = (\U2|u1_ds18b20_dri|temp_data\(2) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(2),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~182_combout\);

-- Location: LCCOMB_X25_Y13_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~183_combout\ = (\U2|u1_ds18b20_dri|temp_data\(2) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(2),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~183_combout\);

-- Location: LCCOMB_X25_Y13_N2
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~184_combout\ = (\U2|u1_ds18b20_dri|temp_data\(2) & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(2),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[136]~184_combout\);

-- Location: LCCOMB_X24_Y13_N20
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~185_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[1]~14_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[1]~14_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[145]~185_combout\);

-- Location: LCCOMB_X22_Y10_N10
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~48_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~48_combout\);

-- Location: LCCOMB_X22_Y10_N6
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~50_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~50_combout\);

-- Location: LCCOMB_X22_Y10_N12
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~53_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~53_combout\);

-- Location: LCCOMB_X22_Y10_N30
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~54_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~54_combout\);

-- Location: LCCOMB_X23_Y10_N22
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~57_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~57_combout\);

-- Location: LCCOMB_X23_Y10_N26
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~59_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~59_combout\);

-- Location: LCCOMB_X24_Y10_N10
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~61_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~61_combout\);

-- Location: LCCOMB_X24_Y10_N30
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~65_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~65_combout\);

-- Location: LCCOMB_X25_Y10_N12
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~66_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~66_combout\);

-- Location: LCCOMB_X24_Y10_N12
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~67_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~67_combout\);

-- Location: LCCOMB_X25_Y10_N30
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~69_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~69_combout\);

-- Location: LCCOMB_X25_Y13_N18
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[95]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[95]~71_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[8]~12_combout\))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_19_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[95]~71_combout\);

-- Location: LCCOMB_X25_Y10_N6
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~108_combout\ = (\U2|u1_ds18b20_dri|temp_data\(13) & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(13),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~108_combout\);

-- Location: LCCOMB_X28_Y10_N6
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~111_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~111_combout\);

-- Location: LCCOMB_X25_Y10_N10
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~113_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~113_combout\);

-- Location: LCCOMB_X26_Y10_N24
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~115_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~115_combout\);

-- Location: LCCOMB_X28_Y10_N30
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~116_combout\ = (\U2|u1_ds18b20_dri|temp_data\(9) & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(9),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~116_combout\);

-- Location: LCCOMB_X26_Y10_N0
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~119_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~119_combout\);

-- Location: LCCOMB_X29_Y11_N22
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~121_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~121_combout\);

-- Location: LCCOMB_X28_Y11_N30
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~123_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~123_combout\);

-- Location: LCCOMB_X28_Y10_N2
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~127_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~127_combout\);

-- Location: LCCOMB_X28_Y11_N6
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~129_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~129_combout\);

-- Location: LCCOMB_X28_Y9_N28
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~130_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~130_combout\);

-- Location: LCCOMB_X30_Y9_N30
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~136_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~136_combout\);

-- Location: LCCOMB_X30_Y9_N22
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~137_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~137_combout\);

-- Location: LCCOMB_X28_Y9_N26
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~138_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~138_combout\);

-- Location: LCCOMB_X28_Y11_N0
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~141_combout\ = (\U2|u1_ds18b20_dri|temp_data\(4) & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(4),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~141_combout\);

-- Location: LCCOMB_X28_Y11_N2
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~142_combout\ = (\U2|u1_ds18b20_dri|temp_data\(4) & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(4),
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~142_combout\);

-- Location: LCCOMB_X28_Y11_N28
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~143_combout\ = (\U2|u1_ds18b20_dri|temp_data\(4) & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(4),
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[165]~143_combout\);

-- Location: LCCOMB_X28_Y11_N18
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~144_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[177]~144_combout\);

-- Location: LCCOMB_X29_Y9_N26
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~145_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~145_combout\);

-- Location: LCCOMB_X31_Y9_N4
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~146_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~12_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~12_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~146_combout\);

-- Location: LCCOMB_X29_Y9_N28
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~147_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~10_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~10_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~147_combout\);

-- Location: LCCOMB_X31_Y9_N22
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~148_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~8_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~148_combout\);

-- Location: LCCOMB_X31_Y9_N24
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~149_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~6_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~149_combout\);

-- Location: LCCOMB_X29_Y9_N30
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~150_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~4_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~4_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~150_combout\);

-- Location: LCCOMB_X30_Y9_N0
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~151_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~2_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~151_combout\);

-- Location: LCCOMB_X29_Y9_N24
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~152_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~0_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~0_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~152_combout\);

-- Location: LCCOMB_X28_Y9_N20
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~153_combout\ = (\U2|u1_ds18b20_dri|temp_data\(3) & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(3),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~153_combout\);

-- Location: LCCOMB_X28_Y9_N10
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~154_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & \U2|u1_ds18b20_dri|temp_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datac => \U2|u1_ds18b20_dri|temp_data\(3),
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~154_combout\);

-- Location: LCCOMB_X25_Y9_N24
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~155_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & \U2|u1_ds18b20_dri|temp_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datac => \U2|u1_ds18b20_dri|temp_data\(3),
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[176]~155_combout\);

-- Location: LCCOMB_X28_Y9_N24
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~156_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[188]~156_combout\);

-- Location: LCCOMB_X28_Y9_N22
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~157_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[2]~18_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~157_combout\);

-- Location: LCCOMB_X24_Y12_N30
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~0_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~0_combout\);

-- Location: LCCOMB_X25_Y9_N4
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~3_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~3_combout\);

-- Location: LCCOMB_X25_Y9_N2
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~4_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~4_combout\);

-- Location: LCCOMB_X25_Y13_N12
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[95]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[95]~8_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[11]~16_combout\)) # (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & 
-- ((\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_19_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[0]~0_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[95]~8_combout\);

-- Location: LCCOMB_X25_Y10_N14
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[96]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[96]~72_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~69_combout\) # 
-- ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~70_combout\)))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & 
-- (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~69_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~70_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[96]~72_combout\);

-- Location: LCCOMB_X28_Y16_N28
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~94_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~94_combout\);

-- Location: LCCOMB_X28_Y16_N30
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~96_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~96_combout\);

-- Location: LCCOMB_X29_Y16_N30
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~98_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~98_combout\);

-- Location: LCCOMB_X26_Y16_N16
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~100_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~100_combout\);

-- Location: LCCOMB_X29_Y16_N12
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~102_combout\ = (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~102_combout\);

-- Location: LCCOMB_X29_Y16_N22
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~105_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~105_combout\);

-- Location: LCCOMB_X29_Y16_N26
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~107_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~107_combout\);

-- Location: LCCOMB_X29_Y16_N20
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~109_combout\ = (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~109_combout\);

-- Location: LCCOMB_X28_Y15_N30
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~110_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~110_combout\);

-- Location: LCCOMB_X28_Y15_N8
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~113_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~113_combout\);

-- Location: LCCOMB_X29_Y15_N10
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~116_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~116_combout\);

-- Location: LCCOMB_X29_Y15_N4
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~117_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~117_combout\);

-- Location: LCCOMB_X30_Y14_N10
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~120_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~120_combout\);

-- Location: LCCOMB_X30_Y14_N2
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~122_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~122_combout\);

-- Location: LCCOMB_X29_Y14_N6
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~124_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~124_combout\);

-- Location: LCCOMB_X29_Y14_N22
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~126_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~126_combout\);

-- Location: LCCOMB_X28_Y14_N6
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~127_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~127_combout\);

-- Location: LCCOMB_X29_Y14_N30
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~129_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~129_combout\);

-- Location: LCCOMB_X29_Y14_N4
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~130_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~130_combout\);

-- Location: LCCOMB_X24_Y18_N18
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~97_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~97_combout\);

-- Location: LCCOMB_X23_Y18_N0
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~98_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \U2|u1_ds18b20_dri|temp_data\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(12),
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~98_combout\);

-- Location: LCCOMB_X24_Y18_N16
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~101_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~101_combout\);

-- Location: LCCOMB_X23_Y18_N26
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~103_combout\ = (\U2|u1_ds18b20_dri|temp_data\(10) & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(10),
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~103_combout\);

-- Location: LCCOMB_X22_Y18_N10
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~106_combout\ = (\U2|u1_ds18b20_dri|temp_data\(10) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(10),
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~106_combout\);

-- Location: LCCOMB_X22_Y18_N26
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~109_combout\ = (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U2|u1_ds18b20_dri|temp_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(9),
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~109_combout\);

-- Location: LCCOMB_X22_Y18_N30
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~113_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~113_combout\);

-- Location: LCCOMB_X21_Y18_N10
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~114_combout\ = (\U2|u1_ds18b20_dri|temp_data\(8) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(8),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~114_combout\);

-- Location: LCCOMB_X21_Y18_N26
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~116_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~116_combout\);

-- Location: LCCOMB_X21_Y19_N12
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~118_combout\ = (\U2|u1_ds18b20_dri|temp_data\(8) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(8),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~118_combout\);

-- Location: LCCOMB_X21_Y19_N30
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~120_combout\ = (\U2|u1_ds18b20_dri|temp_data\(7) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(7),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~120_combout\);

-- Location: LCCOMB_X21_Y19_N14
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~122_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~122_combout\);

-- Location: LCCOMB_X21_Y19_N16
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~123_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~123_combout\);

-- Location: LCCOMB_X21_Y19_N0
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~125_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~125_combout\);

-- Location: LCCOMB_X21_Y19_N26
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~126_combout\ = (\U2|u1_ds18b20_dri|temp_data\(6) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(6),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~126_combout\);

-- Location: LCCOMB_X22_Y19_N10
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~128_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~128_combout\);

-- Location: LCCOMB_X22_Y19_N16
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~129_combout\ = (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~129_combout\);

-- Location: LCCOMB_X22_Y19_N12
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~131_combout\ = (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~131_combout\);

-- Location: LCCOMB_X22_Y19_N14
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~132_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u1_ds18b20_dri|temp_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(5),
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~132_combout\);

-- Location: LCCOMB_X23_Y19_N10
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~134_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~134_combout\);

-- Location: LCCOMB_X23_Y19_N22
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~135_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~135_combout\);

-- Location: LCCOMB_X23_Y19_N30
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~137_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~137_combout\);

-- Location: LCCOMB_X24_Y19_N4
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~138_combout\ = (\U2|u1_ds18b20_dri|temp_data\(4) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(4),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~138_combout\);

-- Location: LCCOMB_X24_Y19_N6
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~143_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~143_combout\);

-- Location: LCCOMB_X24_Y19_N28
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~144_combout\ = (\U2|u1_ds18b20_dri|temp_data\(3) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(3),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~144_combout\);

-- Location: LCCOMB_X24_Y19_N10
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~146_combout\ = (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~146_combout\);

-- Location: LCCOMB_X25_Y19_N20
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~147_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~147_combout\);

-- Location: LCCOMB_X25_Y19_N22
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~148_combout\ = (\U2|u1_ds18b20_dri|temp_data\(3) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(3),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~148_combout\);

-- Location: LCCOMB_X25_Y19_N30
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~150_combout\ = (\U2|u1_ds18b20_dri|temp_data\(2) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(2),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~150_combout\);

-- Location: LCCOMB_X26_Y19_N22
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~152_combout\ = (\U2|u1_ds18b20_dri|temp_data\(1) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(1),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~152_combout\);

-- Location: LCCOMB_X26_Y19_N30
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~157_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~157_combout\);

-- Location: LCCOMB_X28_Y14_N26
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[97]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[97]~133_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~147_combout\) # 
-- ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~131_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~147_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~131_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[97]~133_combout\);

-- Location: LCCOMB_X25_Y10_N0
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[97]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[97]~73_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~83_combout\) # 
-- ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~68_combout\)))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & 
-- (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~83_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~68_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[97]~73_combout\);

-- Location: LCCOMB_X26_Y19_N26
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[97]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[97]~159_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~156_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~157_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~156_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~157_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[97]~159_combout\);

-- Location: LCCOMB_X24_Y12_N6
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[97]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[97]~10_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & ((\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~4_combout\) # 
-- ((\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~5_combout\)))) # (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & 
-- (((\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~4_combout\,
	datab => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~5_combout\,
	datac => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~4_combout\,
	datad => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[97]~10_combout\);

-- Location: LCCOMB_X24_Y12_N8
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[98]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[98]~11_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & ((\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~3_combout\) # 
-- ((\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\)))) # (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & 
-- (((\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~3_combout\,
	datab => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\,
	datac => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\,
	datad => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[98]~11_combout\);

-- Location: FF_X31_Y14_N17
\U2|u1_ds18b20_dri|cur_state.temp_convert\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector3~3_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cur_state.temp_convert~q\);

-- Location: FF_X31_Y14_N11
\U2|u1_ds18b20_dri|wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector19~0_combout\,
	ena => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|wr_data\(1));

-- Location: FF_X32_Y14_N31
\U2|u1_ds18b20_dri|wr_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|wr_cnt~2_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|wr_cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|wr_cnt\(2));

-- Location: LCCOMB_X32_Y14_N14
\U2|u1_ds18b20_dri|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mux5~0_combout\ = (\U2|u1_ds18b20_dri|wr_data\(1) & (!\U2|u1_ds18b20_dri|wr_cnt\(1) & ((\U2|u1_ds18b20_dri|wr_cnt\(0)) # (\U2|u1_ds18b20_dri|wr_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|wr_data\(1),
	datab => \U2|u1_ds18b20_dri|wr_cnt\(0),
	datac => \U2|u1_ds18b20_dri|wr_cnt\(2),
	datad => \U2|u1_ds18b20_dri|wr_cnt\(1),
	combout => \U2|u1_ds18b20_dri|Mux5~0_combout\);

-- Location: FF_X31_Y14_N9
\U2|u1_ds18b20_dri|wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector18~0_combout\,
	ena => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|wr_data\(3));

-- Location: FF_X31_Y14_N15
\U2|u1_ds18b20_dri|wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector15~0_combout\,
	ena => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|wr_data\(6));

-- Location: LCCOMB_X32_Y14_N28
\U2|u1_ds18b20_dri|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mux5~1_combout\ = (\U2|u1_ds18b20_dri|wr_cnt\(0) & (((\U2|u1_ds18b20_dri|wr_data\(3))))) # (!\U2|u1_ds18b20_dri|wr_cnt\(0) & ((\U2|u1_ds18b20_dri|wr_data\(6)) # ((!\U2|u1_ds18b20_dri|wr_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|wr_data\(6),
	datab => \U2|u1_ds18b20_dri|wr_cnt\(0),
	datac => \U2|u1_ds18b20_dri|wr_cnt\(2),
	datad => \U2|u1_ds18b20_dri|wr_data\(3),
	combout => \U2|u1_ds18b20_dri|Mux5~1_combout\);

-- Location: LCCOMB_X32_Y14_N22
\U2|u1_ds18b20_dri|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mux5~2_combout\ = (\U2|u1_ds18b20_dri|Mux5~0_combout\) # ((\U2|u1_ds18b20_dri|Mux5~1_combout\ & \U2|u1_ds18b20_dri|wr_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mux5~1_combout\,
	datac => \U2|u1_ds18b20_dri|Mux5~0_combout\,
	datad => \U2|u1_ds18b20_dri|wr_cnt\(1),
	combout => \U2|u1_ds18b20_dri|Mux5~2_combout\);

-- Location: FF_X32_Y17_N27
\U2|u1_ds18b20_dri|cmd_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cmd_cnt[3]~2_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cmd_cnt\(3));

-- Location: LCCOMB_X33_Y13_N12
\U2|u1_ds18b20_dri|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|LessThan7~0_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(6) & ((\U2|u1_ds18b20_dri|cnt_1us\(1)) # ((!\U2|u1_ds18b20_dri|LessThan1~0_combout\) # (!\U2|u1_ds18b20_dri|Equal3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(1),
	datab => \U2|u1_ds18b20_dri|Equal3~2_combout\,
	datac => \U2|u1_ds18b20_dri|cnt_1us\(6),
	datad => \U2|u1_ds18b20_dri|LessThan1~0_combout\,
	combout => \U2|u1_ds18b20_dri|LessThan7~0_combout\);

-- Location: LCCOMB_X32_Y13_N0
\U2|u1_ds18b20_dri|Selector23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector23~5_combout\ = (\U2|u1_ds18b20_dri|rd_data[10]~1_combout\) # ((!\U2|u1_ds18b20_dri|Selector0~1_combout\ & (\U2|u1_ds18b20_dri|flow_cnt\(0) $ (\U2|u1_ds18b20_dri|flow_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datab => \U2|u1_ds18b20_dri|rd_data[10]~1_combout\,
	datac => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datad => \U2|u1_ds18b20_dri|flow_cnt\(1),
	combout => \U2|u1_ds18b20_dri|Selector23~5_combout\);

-- Location: LCCOMB_X32_Y13_N10
\U2|u1_ds18b20_dri|Selector23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector23~6_combout\ = (\U2|u1_ds18b20_dri|Selector23~5_combout\) # ((!\U2|u1_ds18b20_dri|flow_cnt\(0) & (\U2|u1_ds18b20_dri|Selector2~1_combout\ & !\U2|u1_ds18b20_dri|wr_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datab => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	datac => \U2|u1_ds18b20_dri|wr_cnt\(3),
	datad => \U2|u1_ds18b20_dri|Selector23~5_combout\,
	combout => \U2|u1_ds18b20_dri|Selector23~6_combout\);

-- Location: LCCOMB_X33_Y13_N4
\U2|u1_ds18b20_dri|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|LessThan1~1_combout\ = (((!\U2|u1_ds18b20_dri|cnt_1us\(4)) # (!\U2|u1_ds18b20_dri|cnt_1us\(5))) # (!\U2|u1_ds18b20_dri|cnt_1us\(7))) # (!\U2|u1_ds18b20_dri|cnt_1us\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(6),
	datab => \U2|u1_ds18b20_dri|cnt_1us\(7),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(5),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(4),
	combout => \U2|u1_ds18b20_dri|LessThan1~1_combout\);

-- Location: LCCOMB_X31_Y13_N8
\U2|u1_ds18b20_dri|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector29~0_combout\ = (!\U2|u1_ds18b20_dri|flow_cnt\(2) & ((\U2|u1_ds18b20_dri|flow_cnt\(0) & (!\U2|u1_ds18b20_dri|flow_cnt\(1) & !\U2|u1_ds18b20_dri|LessThan1~2_combout\)) # (!\U2|u1_ds18b20_dri|flow_cnt\(0) & 
-- (\U2|u1_ds18b20_dri|flow_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datab => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datad => \U2|u1_ds18b20_dri|LessThan1~2_combout\,
	combout => \U2|u1_ds18b20_dri|Selector29~0_combout\);

-- Location: LCCOMB_X31_Y13_N14
\U2|u1_ds18b20_dri|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector29~1_combout\ = (\U2|u1_ds18b20_dri|Selector0~1_combout\ & (\U2|u1_ds18b20_dri|flow_cnt[0]~1_combout\ & ((\U2|u1_ds18b20_dri|Selector6~3_combout\)))) # (!\U2|u1_ds18b20_dri|Selector0~1_combout\ & 
-- ((\U2|u1_ds18b20_dri|Selector29~0_combout\) # ((\U2|u1_ds18b20_dri|flow_cnt[0]~1_combout\ & \U2|u1_ds18b20_dri|Selector6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datab => \U2|u1_ds18b20_dri|flow_cnt[0]~1_combout\,
	datac => \U2|u1_ds18b20_dri|Selector29~0_combout\,
	datad => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	combout => \U2|u1_ds18b20_dri|Selector29~1_combout\);

-- Location: LCCOMB_X1_Y11_N30
\U1|count2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count2~4_combout\ = (\U1|Add2~24_combout\ & !\U1|Equal1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Add2~24_combout\,
	datad => \U1|Equal1~10_combout\,
	combout => \U1|count2~4_combout\);

-- Location: LCCOMB_X2_Y10_N4
\U1|count2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count2~7_combout\ = (!\U1|Equal1~10_combout\ & \U1|Add2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal1~10_combout\,
	datac => \U1|Add2~14_combout\,
	combout => \U1|count2~7_combout\);

-- Location: LCCOMB_X14_Y6_N0
\U1|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always4~0_combout\ = (\U1|Equal23~0_combout\ & ((\U1|month\(0) & (!\U1|month\(2) & \U1|month\(3))) # (!\U1|month\(0) & ((!\U1|month\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal23~0_combout\,
	datab => \U1|month\(2),
	datac => \U1|month\(0),
	datad => \U1|month\(3),
	combout => \U1|always4~0_combout\);

-- Location: LCCOMB_X11_Y6_N22
\U1|always4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always4~1_combout\ = (\U1|Equal23~0_combout\ & ((\U1|month\(2) & (!\U1|month\(3) & \U1|month\(0))) # (!\U1|month\(2) & (\U1|month\(3) & !\U1|month\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(2),
	datab => \U1|month\(3),
	datac => \U1|month\(0),
	datad => \U1|Equal23~0_combout\,
	combout => \U1|always4~1_combout\);

-- Location: LCCOMB_X2_Y11_N20
\U1|dat_flag[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag[1]~0_combout\ = (\rst~input_o\ & ((\U1|always4~1_combout\) # ((\U1|Equal23~2_combout\) # (\U1|always4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|always4~1_combout\,
	datab => \U1|Equal23~2_combout\,
	datac => \rst~input_o\,
	datad => \U1|always4~0_combout\,
	combout => \U1|dat_flag[1]~0_combout\);

-- Location: LCCOMB_X13_Y6_N8
\U1|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal13~0_combout\ = (!\U1|Equal24~0_combout\) # (!\U1|month\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(1),
	datad => \U1|Equal24~0_combout\,
	combout => \U1|Equal13~0_combout\);

-- Location: LCCOMB_X2_Y11_N22
\U1|dat_flag[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag[1]~1_combout\ = (\U1|dat_flag[1]~0_combout\) # ((\U1|dat_flag\(1) & ((\U1|Equal13~0_combout\) # (!\rst~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat_flag[1]~0_combout\,
	datab => \rst~input_o\,
	datac => \U1|dat_flag\(1),
	datad => \U1|Equal13~0_combout\,
	combout => \U1|dat_flag[1]~1_combout\);

-- Location: LCCOMB_X18_Y15_N8
\U1|Mod8|auto_generated|divider|divider|StageOut[88]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[88]~130_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \U1|year\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \U1|year\(14),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[88]~130_combout\);

-- Location: LCCOMB_X18_Y15_N6
\U1|Mod8|auto_generated|divider|divider|StageOut[88]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[88]~131_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[8]~8_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[88]~131_combout\);

-- Location: LCCOMB_X18_Y15_N12
\U1|Mod8|auto_generated|divider|divider|StageOut[87]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[87]~132_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \U1|year\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \U1|year\(13),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[87]~132_combout\);

-- Location: LCCOMB_X19_Y15_N24
\U1|Mod8|auto_generated|divider|divider|StageOut[87]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[87]~133_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[87]~133_combout\);

-- Location: LCCOMB_X18_Y15_N10
\U1|Mod8|auto_generated|divider|divider|StageOut[86]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[86]~134_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \U1|year\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \U1|year\(12),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[86]~134_combout\);

-- Location: LCCOMB_X19_Y15_N18
\U1|Mod8|auto_generated|divider|divider|StageOut[86]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[86]~135_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[86]~135_combout\);

-- Location: LCCOMB_X18_Y15_N0
\U1|Mod8|auto_generated|divider|divider|StageOut[85]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[85]~136_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \U1|year\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \U1|year\(11),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[85]~136_combout\);

-- Location: LCCOMB_X19_Y15_N20
\U1|Mod8|auto_generated|divider|divider|StageOut[85]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[85]~137_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[85]~137_combout\);

-- Location: LCCOMB_X18_Y15_N30
\U1|Mod8|auto_generated|divider|divider|StageOut[84]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[84]~138_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & !\U1|year\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \U1|year\(10),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[84]~138_combout\);

-- Location: LCCOMB_X19_Y15_N14
\U1|Mod8|auto_generated|divider|divider|StageOut[84]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[84]~139_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[84]~139_combout\);

-- Location: LCCOMB_X18_Y15_N4
\U1|Mod8|auto_generated|divider|divider|StageOut[83]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[83]~140_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & !\U1|year\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \U1|year\(9),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[83]~140_combout\);

-- Location: LCCOMB_X18_Y15_N28
\U1|Mod8|auto_generated|divider|divider|StageOut[83]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[83]~141_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & !\U1|year\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \U1|year\(9),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[83]~141_combout\);

-- Location: LCCOMB_X18_Y14_N16
\U1|Mod8|auto_generated|divider|divider|StageOut[98]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[98]~142_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[8]~8_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[98]~142_combout\);

-- Location: LCCOMB_X18_Y15_N2
\U1|Mod8|auto_generated|divider|divider|StageOut[97]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[97]~143_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[97]~143_combout\);

-- Location: LCCOMB_X19_Y14_N28
\U1|Mod8|auto_generated|divider|divider|StageOut[96]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[96]~144_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[96]~144_combout\);

-- Location: LCCOMB_X18_Y14_N14
\U1|Mod8|auto_generated|divider|divider|StageOut[95]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[95]~145_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[95]~145_combout\);

-- Location: LCCOMB_X19_Y14_N22
\U1|Mod8|auto_generated|divider|divider|StageOut[94]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[94]~146_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & !\U1|year\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \U1|year\(9),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[94]~146_combout\);

-- Location: LCCOMB_X19_Y14_N4
\U1|Mod8|auto_generated|divider|divider|StageOut[94]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[94]~147_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[94]~147_combout\);

-- Location: LCCOMB_X19_Y12_N20
\U1|Mod8|auto_generated|divider|divider|StageOut[93]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[93]~148_combout\ = (!\U1|year\(8) & \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(8),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[93]~148_combout\);

-- Location: LCCOMB_X19_Y12_N30
\U1|Mod8|auto_generated|divider|divider|StageOut[82]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[82]~149_combout\ = (!\U1|year\(8) & \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(8),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[82]~149_combout\);

-- Location: LCCOMB_X19_Y12_N8
\U1|Mod8|auto_generated|divider|divider|StageOut[82]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[82]~150_combout\ = (!\U1|year\(8) & !\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(8),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[82]~150_combout\);

-- Location: LCCOMB_X19_Y12_N10
\U1|Mod8|auto_generated|divider|divider|StageOut[93]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[93]~151_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[93]~151_combout\);

-- Location: LCCOMB_X19_Y12_N0
\U1|Mod8|auto_generated|divider|divider|StageOut[108]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[108]~152_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[108]~152_combout\);

-- Location: LCCOMB_X19_Y14_N0
\U1|Mod8|auto_generated|divider|divider|StageOut[107]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[107]~153_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[107]~153_combout\);

-- Location: LCCOMB_X19_Y14_N30
\U1|Mod8|auto_generated|divider|divider|StageOut[106]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[106]~154_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[106]~154_combout\);

-- Location: LCCOMB_X19_Y13_N24
\U1|Mod8|auto_generated|divider|divider|StageOut[105]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[105]~155_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[105]~155_combout\);

-- Location: LCCOMB_X19_Y14_N20
\U1|Mod8|auto_generated|divider|divider|StageOut[104]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[104]~156_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[104]~156_combout\);

-- Location: LCCOMB_X19_Y11_N24
\U1|Mod8|auto_generated|divider|divider|StageOut[92]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[92]~157_combout\ = (!\U1|year\(7) & \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(7),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[92]~157_combout\);

-- Location: LCCOMB_X19_Y11_N26
\U1|Mod8|auto_generated|divider|divider|StageOut[81]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[81]~158_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & !\U1|year\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \U1|year\(7),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[81]~158_combout\);

-- Location: LCCOMB_X19_Y11_N28
\U1|Mod8|auto_generated|divider|divider|StageOut[81]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[81]~159_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & !\U1|year\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datad => \U1|year\(7),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[81]~159_combout\);

-- Location: LCCOMB_X19_Y11_N22
\U1|Mod8|auto_generated|divider|divider|StageOut[92]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[92]~160_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[92]~160_combout\);

-- Location: LCCOMB_X19_Y13_N22
\U1|Mod8|auto_generated|divider|divider|StageOut[103]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[103]~161_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[103]~161_combout\);

-- Location: LCCOMB_X19_Y13_N4
\U1|Mod8|auto_generated|divider|divider|StageOut[118]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[118]~162_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[118]~162_combout\);

-- Location: LCCOMB_X19_Y13_N6
\U1|Mod8|auto_generated|divider|divider|StageOut[117]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[117]~163_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[117]~163_combout\);

-- Location: LCCOMB_X18_Y13_N20
\U1|Mod8|auto_generated|divider|divider|StageOut[116]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[116]~164_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[116]~164_combout\);

-- Location: LCCOMB_X19_Y13_N30
\U1|Mod8|auto_generated|divider|divider|StageOut[115]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[115]~165_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[115]~165_combout\);

-- Location: LCCOMB_X18_Y13_N26
\U1|Mod8|auto_generated|divider|divider|StageOut[114]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[114]~166_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[114]~166_combout\);

-- Location: LCCOMB_X19_Y12_N18
\U1|Mod8|auto_generated|divider|divider|StageOut[91]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[91]~167_combout\ = (!\U1|year\(6) & \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(6),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[91]~167_combout\);

-- Location: LCCOMB_X19_Y12_N12
\U1|Mod8|auto_generated|divider|divider|StageOut[80]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[80]~168_combout\ = (!\U1|year\(6) & \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(6),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[80]~168_combout\);

-- Location: LCCOMB_X19_Y12_N14
\U1|Mod8|auto_generated|divider|divider|StageOut[80]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[80]~169_combout\ = (!\U1|year\(6) & !\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(6),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[80]~169_combout\);

-- Location: LCCOMB_X19_Y12_N4
\U1|Mod8|auto_generated|divider|divider|StageOut[91]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[91]~170_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[91]~170_combout\);

-- Location: LCCOMB_X19_Y12_N26
\U1|Mod8|auto_generated|divider|divider|StageOut[102]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[102]~171_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[102]~171_combout\);

-- Location: LCCOMB_X18_Y13_N28
\U1|Mod8|auto_generated|divider|divider|StageOut[113]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[113]~172_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[113]~172_combout\);

-- Location: LCCOMB_X18_Y13_N24
\U1|Mod8|auto_generated|divider|divider|StageOut[128]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[128]~173_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[128]~173_combout\);

-- Location: LCCOMB_X18_Y11_N8
\U1|Mod8|auto_generated|divider|divider|StageOut[127]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[127]~174_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[127]~174_combout\);

-- Location: LCCOMB_X19_Y11_N4
\U1|Mod8|auto_generated|divider|divider|StageOut[126]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[126]~175_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[126]~175_combout\);

-- Location: LCCOMB_X18_Y11_N14
\U1|Mod8|auto_generated|divider|divider|StageOut[125]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[125]~176_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[125]~176_combout\);

-- Location: LCCOMB_X18_Y11_N12
\U1|Mod8|auto_generated|divider|divider|StageOut[124]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[124]~177_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[124]~177_combout\);

-- Location: LCCOMB_X17_Y11_N2
\U1|Mod8|auto_generated|divider|divider|StageOut[101]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[101]~178_combout\ = (!\U1|year\(5) & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(5),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[101]~178_combout\);

-- Location: LCCOMB_X17_Y11_N20
\U1|Mod8|auto_generated|divider|divider|StageOut[90]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[90]~179_combout\ = (!\U1|year\(5) & \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(5),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[90]~179_combout\);

-- Location: LCCOMB_X17_Y11_N22
\U1|Mod8|auto_generated|divider|divider|StageOut[90]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[90]~180_combout\ = (!\U1|year\(5) & !\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(5),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[90]~180_combout\);

-- Location: LCCOMB_X17_Y11_N24
\U1|Mod8|auto_generated|divider|divider|StageOut[101]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[101]~181_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[101]~181_combout\);

-- Location: LCCOMB_X17_Y11_N18
\U1|Mod8|auto_generated|divider|divider|StageOut[112]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[112]~182_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[112]~182_combout\);

-- Location: LCCOMB_X18_Y11_N2
\U1|Mod8|auto_generated|divider|divider|StageOut[123]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[123]~183_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[123]~183_combout\);

-- Location: LCCOMB_X18_Y12_N10
\U1|Mod8|auto_generated|divider|divider|StageOut[111]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[111]~184_combout\ = (\U1|year\(4) & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(4),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[111]~184_combout\);

-- Location: LCCOMB_X18_Y12_N12
\U1|Mod8|auto_generated|divider|divider|StageOut[100]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[100]~185_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|year\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datac => \U1|year\(4),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[100]~185_combout\);

-- Location: LCCOMB_X18_Y12_N22
\U1|Mod8|auto_generated|divider|divider|StageOut[100]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[100]~186_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|year\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datac => \U1|year\(4),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[100]~186_combout\);

-- Location: LCCOMB_X18_Y12_N8
\U1|Mod8|auto_generated|divider|divider|StageOut[111]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[111]~187_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[111]~187_combout\);

-- Location: LCCOMB_X18_Y12_N18
\U1|Mod8|auto_generated|divider|divider|StageOut[122]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[122]~188_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[122]~188_combout\);

-- Location: LCCOMB_X18_Y10_N22
\U1|dat_flag~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~2_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\) # ((!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~0_combout\ & 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~2_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~0_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~2_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout\,
	combout => \U1|dat_flag~2_combout\);

-- Location: LCCOMB_X18_Y11_N0
\U1|Mod8|auto_generated|divider|divider|StageOut[138]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[138]~189_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[8]~8_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[138]~189_combout\);

-- Location: LCCOMB_X19_Y11_N18
\U1|Mod8|auto_generated|divider|divider|StageOut[137]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[137]~190_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[7]~6_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[137]~190_combout\);

-- Location: LCCOMB_X18_Y11_N30
\U1|Mod8|auto_generated|divider|divider|StageOut[136]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[136]~191_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[6]~4_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[136]~191_combout\);

-- Location: LCCOMB_X18_Y10_N28
\U1|Mod8|auto_generated|divider|divider|StageOut[135]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[135]~192_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[5]~2_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[135]~192_combout\);

-- Location: LCCOMB_X18_Y10_N30
\U1|Mod8|auto_generated|divider|divider|StageOut[134]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[134]~193_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[4]~0_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[134]~193_combout\);

-- Location: LCCOMB_X18_Y10_N24
\U1|Mod8|auto_generated|divider|divider|StageOut[133]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[133]~194_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[133]~194_combout\);

-- Location: LCCOMB_X19_Y10_N10
\U1|Mod8|auto_generated|divider|divider|StageOut[121]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[121]~195_combout\ = (\U1|year\(3) & \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(3),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[121]~195_combout\);

-- Location: LCCOMB_X19_Y10_N0
\U1|Mod8|auto_generated|divider|divider|StageOut[110]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[110]~196_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|year\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datac => \U1|year\(3),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[110]~196_combout\);

-- Location: LCCOMB_X19_Y10_N26
\U1|Mod8|auto_generated|divider|divider|StageOut[110]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[110]~197_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|year\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datac => \U1|year\(3),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[110]~197_combout\);

-- Location: LCCOMB_X19_Y10_N4
\U1|Mod8|auto_generated|divider|divider|StageOut[121]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[121]~198_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[121]~198_combout\);

-- Location: LCCOMB_X19_Y10_N18
\U1|Mod8|auto_generated|divider|divider|StageOut[132]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[132]~199_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[132]~199_combout\);

-- Location: LCCOMB_X19_Y10_N24
\U1|Mod8|auto_generated|divider|divider|StageOut[120]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[120]~200_combout\ = (\U1|year\(2) & \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(2),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[120]~200_combout\);

-- Location: LCCOMB_X19_Y10_N30
\U1|Mod8|auto_generated|divider|divider|StageOut[120]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[120]~201_combout\ = (\U1|year\(2) & !\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(2),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[120]~201_combout\);

-- Location: LCCOMB_X19_Y10_N8
\U1|Mod8|auto_generated|divider|divider|StageOut[131]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[131]~202_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[131]~202_combout\);

-- Location: LCCOMB_X18_Y10_N18
\U1|dat_flag~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~3_combout\ = (\U1|dat_flag~2_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[132]~199_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[131]~202_combout\ & 
-- \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat_flag~2_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[132]~199_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[131]~202_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout\,
	combout => \U1|dat_flag~3_combout\);

-- Location: LCCOMB_X19_Y10_N6
\U1|Mod8|auto_generated|divider|divider|StageOut[131]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[131]~203_combout\ = (\U1|year\(2) & \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(2),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[131]~203_combout\);

-- Location: LCCOMB_X18_Y10_N16
\U1|dat_flag~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~4_combout\ = (!\U1|Mod8|auto_generated|divider|divider|StageOut[137]~190_combout\ & (\U1|dat_flag~3_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[136]~191_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|StageOut[131]~203_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[137]~190_combout\,
	datab => \U1|dat_flag~3_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[136]~191_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[131]~203_combout\,
	combout => \U1|dat_flag~4_combout\);

-- Location: LCCOMB_X18_Y10_N26
\U1|dat_flag~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~5_combout\ = (!\U1|Mod8|auto_generated|divider|divider|StageOut[132]~237_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[134]~225_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[133]~226_combout\ & 
-- \U1|dat_flag~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[132]~237_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[134]~225_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[133]~226_combout\,
	datad => \U1|dat_flag~4_combout\,
	combout => \U1|dat_flag~5_combout\);

-- Location: LCCOMB_X18_Y10_N20
\U1|dat_flag~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~6_combout\ = (!\U1|Mod8|auto_generated|divider|divider|StageOut[135]~224_combout\ & (!\U1|Mod8|auto_generated|divider|divider|StageOut[137]~222_combout\ & (\U1|dat_flag~5_combout\ & 
-- !\U1|Mod8|auto_generated|divider|divider|StageOut[136]~223_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[135]~224_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[137]~222_combout\,
	datac => \U1|dat_flag~5_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[136]~223_combout\,
	combout => \U1|dat_flag~6_combout\);

-- Location: LCCOMB_X19_Y5_N28
\U1|dat_flag~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~7_combout\ = (\U1|Mod4|auto_generated|divider|divider|StageOut[115]~267_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[116]~250_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[116]~226_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[115]~227_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[115]~267_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[116]~250_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|StageOut[116]~226_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[115]~227_combout\,
	combout => \U1|dat_flag~7_combout\);

-- Location: LCCOMB_X19_Y5_N18
\U1|dat_flag~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~8_combout\ = (\U1|Mod4|auto_generated|divider|divider|StageOut[117]~249_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[117]~225_combout\) # ((\U1|dat_flag~6_combout\) # (\U1|dat_flag~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[117]~249_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[117]~225_combout\,
	datac => \U1|dat_flag~6_combout\,
	datad => \U1|dat_flag~16_combout\,
	combout => \U1|dat_flag~8_combout\);

-- Location: LCCOMB_X19_Y5_N0
\U1|dat_flag~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~9_combout\ = (\U1|year\(1) & ((\U1|Mod4|auto_generated|divider|divider|StageOut[118]~224_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[118]~248_combout\) # (\U1|dat_flag~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[118]~224_combout\,
	datab => \U1|year\(1),
	datac => \U1|Mod4|auto_generated|divider|divider|StageOut[118]~248_combout\,
	datad => \U1|dat_flag~8_combout\,
	combout => \U1|dat_flag~9_combout\);

-- Location: LCCOMB_X18_Y10_N14
\U1|dat_flag~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~10_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout\ & (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout\ & 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[7]~6_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[8]~8_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[6]~4_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[10]~12_combout\,
	combout => \U1|dat_flag~10_combout\);

-- Location: LCCOMB_X19_Y10_N12
\U1|dat_flag~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~11_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout\ & (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout\ & 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[4]~0_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[5]~2_combout\,
	combout => \U1|dat_flag~11_combout\);

-- Location: LCCOMB_X19_Y5_N2
\U1|Mod8|auto_generated|divider|divider|StageOut[130]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[130]~204_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & !\U1|year\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datad => \U1|year\(1),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[130]~204_combout\);

-- Location: LCCOMB_X19_Y5_N8
\U1|Mod8|auto_generated|divider|divider|StageOut[130]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[130]~205_combout\ = (!\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & !\U1|year\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datad => \U1|year\(1),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[130]~205_combout\);

-- Location: LCCOMB_X19_Y5_N10
\U1|dat_flag~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~12_combout\ = (\U1|dat_flag~9_combout\) # ((\U1|dat_flag~10_combout\ & (!\U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[1]~18_combout\ & \U1|dat_flag~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat_flag~10_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_14_result_int[1]~18_combout\,
	datac => \U1|dat_flag~11_combout\,
	datad => \U1|dat_flag~9_combout\,
	combout => \U1|dat_flag~12_combout\);

-- Location: LCCOMB_X19_Y5_N20
\U1|dat_flag~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~13_combout\ = (\U1|Equal13~0_combout\ & (\U1|dat_flag\(0))) # (!\U1|Equal13~0_combout\ & (((\U1|year\(0) & \U1|dat_flag~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat_flag\(0),
	datab => \U1|year\(0),
	datac => \U1|Equal13~0_combout\,
	datad => \U1|dat_flag~12_combout\,
	combout => \U1|dat_flag~13_combout\);

-- Location: LCCOMB_X19_Y5_N6
\U1|dat_flag~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~14_combout\ = (\U1|always4~0_combout\) # ((\U1|Equal23~2_combout\) # ((!\U1|always4~1_combout\ & \U1|dat_flag~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|always4~0_combout\,
	datab => \U1|Equal23~2_combout\,
	datac => \U1|always4~1_combout\,
	datad => \U1|dat_flag~13_combout\,
	combout => \U1|dat_flag~14_combout\);

-- Location: FF_X7_Y20_N5
\count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(0));

-- Location: FF_X6_Y20_N7
\count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(3));

-- Location: LCCOMB_X7_Y20_N10
\Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (!count(1) & (!count(2) & (!count(0) & !count(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(1),
	datab => count(2),
	datac => count(0),
	datad => count(3),
	combout => \Equal0~0_combout\);

-- Location: FF_X7_Y20_N7
\count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(15));

-- Location: FF_X7_Y19_N7
\count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(17));

-- Location: FF_X6_Y19_N11
\count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(21));

-- Location: FF_X6_Y19_N17
\count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(24));

-- Location: FF_X6_Y19_N19
\count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(25));

-- Location: LCCOMB_X7_Y19_N22
\Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~7_combout\ = (!count(24) & !count(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => count(24),
	datad => count(25),
	combout => \Equal0~7_combout\);

-- Location: FF_X6_Y19_N25
\count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(28));

-- Location: FF_X6_Y19_N27
\count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(29));

-- Location: FF_X6_Y19_N29
\count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(30));

-- Location: FF_X6_Y19_N31
\count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(31));

-- Location: LCCOMB_X7_Y19_N8
\Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~8_combout\ = (!count(31) & (!count(30) & (!count(29) & !count(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(31),
	datab => count(30),
	datac => count(29),
	datad => count(28),
	combout => \Equal0~8_combout\);

-- Location: FF_X6_Y19_N21
\count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(26));

-- Location: FF_X6_Y19_N23
\count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(27));

-- Location: LCCOMB_X7_Y19_N10
\Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~9_combout\ = (\Equal0~7_combout\ & (!count(27) & (\Equal0~8_combout\ & !count(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~7_combout\,
	datab => count(27),
	datac => \Equal0~8_combout\,
	datad => count(26),
	combout => \Equal0~9_combout\);

-- Location: LCCOMB_X29_Y17_N12
\U2|u1_ds18b20_dri|Mult0|mult_core|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|_~1_combout\ = (\U2|u1_ds18b20_dri|data1\(7) & (\U2|u1_ds18b20_dri|data1\(5) & (\U2|u1_ds18b20_dri|data1\(6) & \U2|u1_ds18b20_dri|data1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(7),
	datab => \U2|u1_ds18b20_dri|data1\(5),
	datac => \U2|u1_ds18b20_dri|data1\(6),
	datad => \U2|u1_ds18b20_dri|data1\(4),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X30_Y17_N30
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][12]~1_combout\ = (\U2|u1_ds18b20_dri|data1\(6) & ((\U2|u1_ds18b20_dri|data1\(7) & ((!\U2|u1_ds18b20_dri|data1\(5)))) # (!\U2|u1_ds18b20_dri|data1\(7) & (\U2|u1_ds18b20_dri|data1\(4) & 
-- \U2|u1_ds18b20_dri|data1\(5))))) # (!\U2|u1_ds18b20_dri|data1\(6) & (((\U2|u1_ds18b20_dri|data1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(4),
	datab => \U2|u1_ds18b20_dri|data1\(6),
	datac => \U2|u1_ds18b20_dri|data1\(7),
	datad => \U2|u1_ds18b20_dri|data1\(5),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][12]~1_combout\);

-- Location: LCCOMB_X29_Y17_N30
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][11]~2_combout\ = (\U2|u1_ds18b20_dri|data1\(7) & ((\U2|u1_ds18b20_dri|data1\(6) $ (\U2|u1_ds18b20_dri|data1\(5))))) # (!\U2|u1_ds18b20_dri|data1\(7) & (\U2|u1_ds18b20_dri|data1\(6) & 
-- ((!\U2|u1_ds18b20_dri|data1\(5)) # (!\U2|u1_ds18b20_dri|data1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(4),
	datab => \U2|u1_ds18b20_dri|data1\(7),
	datac => \U2|u1_ds18b20_dri|data1\(6),
	datad => \U2|u1_ds18b20_dri|data1\(5),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][11]~2_combout\);

-- Location: LCCOMB_X29_Y17_N10
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][9]~4_combout\ = (\U2|u1_ds18b20_dri|data1\(5) & (\U2|u1_ds18b20_dri|data1\(6) $ ((\U2|u1_ds18b20_dri|data1\(4))))) # (!\U2|u1_ds18b20_dri|data1\(5) & ((\U2|u1_ds18b20_dri|data1\(6) & 
-- (\U2|u1_ds18b20_dri|data1\(4) & \U2|u1_ds18b20_dri|data1\(7))) # (!\U2|u1_ds18b20_dri|data1\(6) & (\U2|u1_ds18b20_dri|data1\(4) $ (\U2|u1_ds18b20_dri|data1\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(5),
	datab => \U2|u1_ds18b20_dri|data1\(6),
	datac => \U2|u1_ds18b20_dri|data1\(4),
	datad => \U2|u1_ds18b20_dri|data1\(7),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][9]~4_combout\);

-- Location: LCCOMB_X29_Y17_N0
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][12]~6_combout\ = (\U2|u1_ds18b20_dri|data1\(2) & ((\U2|u1_ds18b20_dri|data1\(3) & ((!\U2|u1_ds18b20_dri|data1\(1)))) # (!\U2|u1_ds18b20_dri|data1\(3) & (\U2|u1_ds18b20_dri|data1\(0) & 
-- \U2|u1_ds18b20_dri|data1\(1))))) # (!\U2|u1_ds18b20_dri|data1\(2) & (((\U2|u1_ds18b20_dri|data1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(0),
	datab => \U2|u1_ds18b20_dri|data1\(2),
	datac => \U2|u1_ds18b20_dri|data1\(3),
	datad => \U2|u1_ds18b20_dri|data1\(1),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][12]~6_combout\);

-- Location: LCCOMB_X29_Y17_N2
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][7]~7_combout\ = \U2|u1_ds18b20_dri|data1\(7) $ (((!\U2|u1_ds18b20_dri|data1\(4) & ((\U2|u1_ds18b20_dri|data1\(6)) # (\U2|u1_ds18b20_dri|data1\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(4),
	datab => \U2|u1_ds18b20_dri|data1\(6),
	datac => \U2|u1_ds18b20_dri|data1\(7),
	datad => \U2|u1_ds18b20_dri|data1\(5),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][7]~7_combout\);

-- Location: LCCOMB_X29_Y17_N20
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][10]~combout\ = (\U2|u1_ds18b20_dri|data1\(3) & ((\U2|u1_ds18b20_dri|data1\(0) & ((\U2|u1_ds18b20_dri|data1\(2)) # (!\U2|u1_ds18b20_dri|data1\(1)))) # (!\U2|u1_ds18b20_dri|data1\(0) & 
-- (\U2|u1_ds18b20_dri|data1\(2) & !\U2|u1_ds18b20_dri|data1\(1))))) # (!\U2|u1_ds18b20_dri|data1\(3) & (\U2|u1_ds18b20_dri|data1\(1) $ (((\U2|u1_ds18b20_dri|data1\(0) & \U2|u1_ds18b20_dri|data1\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(0),
	datab => \U2|u1_ds18b20_dri|data1\(2),
	datac => \U2|u1_ds18b20_dri|data1\(3),
	datad => \U2|u1_ds18b20_dri|data1\(1),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X29_Y17_N8
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][9]~combout\ = (\U2|u1_ds18b20_dri|data1\(0) & (\U2|u1_ds18b20_dri|data1\(2) $ (((\U2|u1_ds18b20_dri|data1\(1)) # (!\U2|u1_ds18b20_dri|data1\(3)))))) # (!\U2|u1_ds18b20_dri|data1\(0) & 
-- ((\U2|u1_ds18b20_dri|data1\(2) & ((\U2|u1_ds18b20_dri|data1\(1)))) # (!\U2|u1_ds18b20_dri|data1\(2) & (\U2|u1_ds18b20_dri|data1\(3) & !\U2|u1_ds18b20_dri|data1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(0),
	datab => \U2|u1_ds18b20_dri|data1\(2),
	datac => \U2|u1_ds18b20_dri|data1\(3),
	datad => \U2|u1_ds18b20_dri|data1\(1),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][9]~combout\);

-- Location: LCCOMB_X29_Y17_N14
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][7]~combout\ = \U2|u1_ds18b20_dri|data1\(3) $ (((!\U2|u1_ds18b20_dri|data1\(0) & ((\U2|u1_ds18b20_dri|data1\(2)) # (\U2|u1_ds18b20_dri|data1\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(0),
	datab => \U2|u1_ds18b20_dri|data1\(2),
	datac => \U2|u1_ds18b20_dri|data1\(3),
	datad => \U2|u1_ds18b20_dri|data1\(1),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X29_Y17_N16
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][6]~combout\ = \U2|u1_ds18b20_dri|data1\(2) $ (((\U2|u1_ds18b20_dri|data1\(1)) # (\U2|u1_ds18b20_dri|data1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|data1\(2),
	datac => \U2|u1_ds18b20_dri|data1\(1),
	datad => \U2|u1_ds18b20_dri|data1\(0),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X31_Y17_N26
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][9]~11_combout\ = (\U2|u1_ds18b20_dri|data1\(10) & (!\U2|u1_ds18b20_dri|data1\(8) & \U2|u1_ds18b20_dri|data1\(9))) # (!\U2|u1_ds18b20_dri|data1\(10) & (\U2|u1_ds18b20_dri|data1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(10),
	datab => \U2|u1_ds18b20_dri|data1\(8),
	datad => \U2|u1_ds18b20_dri|data1\(9),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][9]~11_combout\);

-- Location: LCCOMB_X32_Y17_N20
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][7]~combout\ = (!\U2|u1_ds18b20_dri|data1\(8) & ((\U2|u1_ds18b20_dri|data1\(9)) # (\U2|u1_ds18b20_dri|data1\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|data1\(9),
	datac => \U2|u1_ds18b20_dri|data1\(10),
	datad => \U2|u1_ds18b20_dri|data1\(8),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X31_Y17_N30
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][6]~combout\ = \U2|u1_ds18b20_dri|data1\(10) $ (((\U2|u1_ds18b20_dri|data1\(8)) # (\U2|u1_ds18b20_dri|data1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(10),
	datac => \U2|u1_ds18b20_dri|data1\(8),
	datad => \U2|u1_ds18b20_dri|data1\(9),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X32_Y17_N30
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][5]~12_combout\ = \U2|u1_ds18b20_dri|data1\(8) $ (\U2|u1_ds18b20_dri|data1\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|data1\(8),
	datad => \U2|u1_ds18b20_dri|data1\(9),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][5]~12_combout\);

-- Location: LCCOMB_X31_Y15_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~216_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~216_combout\);

-- Location: LCCOMB_X30_Y15_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~218_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~218_combout\);

-- Location: LCCOMB_X31_Y15_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~220_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~220_combout\);

-- Location: LCCOMB_X31_Y15_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~222_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~222_combout\);

-- Location: LCCOMB_X31_Y15_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~224_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~224_combout\);

-- Location: LCCOMB_X31_Y15_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~226_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~226_combout\);

-- Location: LCCOMB_X31_Y16_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~231_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~231_combout\);

-- Location: LCCOMB_X32_Y16_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~232_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~232_combout\);

-- Location: LCCOMB_X32_Y16_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~234_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~234_combout\);

-- Location: LCCOMB_X31_Y16_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~236_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~236_combout\);

-- Location: LCCOMB_X30_Y16_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~237_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~237_combout\);

-- Location: LCCOMB_X31_Y16_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~238_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~238_combout\);

-- Location: LCCOMB_X30_Y16_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~240_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~240_combout\);

-- Location: LCCOMB_X30_Y16_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~241_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~241_combout\);

-- Location: LCCOMB_X29_Y12_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~249_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~249_combout\);

-- Location: LCCOMB_X29_Y12_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~254_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~254_combout\);

-- Location: LCCOMB_X30_Y12_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~255_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~255_combout\);

-- Location: LCCOMB_X30_Y12_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~257_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~257_combout\);

-- Location: LCCOMB_X31_Y12_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~260_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~260_combout\);

-- Location: LCCOMB_X30_Y12_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~261_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~261_combout\);

-- Location: LCCOMB_X32_Y12_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~262_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~262_combout\);

-- Location: LCCOMB_X31_Y12_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~264_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~264_combout\);

-- Location: LCCOMB_X31_Y12_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~265_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~265_combout\);

-- Location: LCCOMB_X31_Y10_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~267_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~267_combout\);

-- Location: LCCOMB_X31_Y11_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~270_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~270_combout\);

-- Location: LCCOMB_X31_Y10_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~272_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~272_combout\);

-- Location: LCCOMB_X31_Y10_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~273_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~273_combout\);

-- Location: LCCOMB_X30_Y10_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~274_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~274_combout\);

-- Location: LCCOMB_X30_Y10_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~275_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~275_combout\);

-- Location: LCCOMB_X30_Y10_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~276_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~276_combout\);

-- Location: LCCOMB_X30_Y11_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~283_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~283_combout\);

-- Location: LCCOMB_X30_Y11_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~288_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~288_combout\);

-- Location: LCCOMB_X29_Y11_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~289_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~289_combout\);

-- Location: LCCOMB_X26_Y11_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~290_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~290_combout\);

-- Location: LCCOMB_X26_Y11_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~292_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~8_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~292_combout\);

-- Location: LCCOMB_X26_Y11_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~293_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~293_combout\);

-- Location: LCCOMB_X25_Y11_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~294_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~294_combout\);

-- Location: LCCOMB_X26_Y11_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~295_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~295_combout\);

-- Location: LCCOMB_X25_Y11_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~298_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~298_combout\);

-- Location: LCCOMB_X24_Y11_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~300_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~300_combout\);

-- Location: LCCOMB_X25_Y11_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~301_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~301_combout\);

-- Location: LCCOMB_X23_Y11_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\ = (\U2|u1_ds18b20_dri|data1\(3) & \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|data1\(3),
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\);

-- Location: LCCOMB_X32_Y17_N0
\U2|u1_ds18b20_dri|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|WideOr0~0_combout\ = (!\U2|u1_ds18b20_dri|cmd_cnt\(3) & ((\U2|u1_ds18b20_dri|cmd_cnt\(2) & (!\U2|u1_ds18b20_dri|cmd_cnt\(1) & !\U2|u1_ds18b20_dri|cmd_cnt\(0))) # (!\U2|u1_ds18b20_dri|cmd_cnt\(2) & (\U2|u1_ds18b20_dri|cmd_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cmd_cnt\(3),
	datab => \U2|u1_ds18b20_dri|cmd_cnt\(2),
	datac => \U2|u1_ds18b20_dri|cmd_cnt\(1),
	datad => \U2|u1_ds18b20_dri|cmd_cnt\(0),
	combout => \U2|u1_ds18b20_dri|WideOr0~0_combout\);

-- Location: LCCOMB_X31_Y14_N28
\U2|u1_ds18b20_dri|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|WideOr14~0_combout\ = ((\U2|u1_ds18b20_dri|Selector2~1_combout\) # ((\U2|u1_ds18b20_dri|Selector6~3_combout\) # (\U2|u1_ds18b20_dri|Selector4~1_combout\))) # (!\U2|u1_ds18b20_dri|Selector0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datab => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	datac => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	datad => \U2|u1_ds18b20_dri|Selector4~1_combout\,
	combout => \U2|u1_ds18b20_dri|WideOr14~0_combout\);

-- Location: LCCOMB_X31_Y14_N10
\U2|u1_ds18b20_dri|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector19~0_combout\ = (\U2|u1_ds18b20_dri|Selector5~0_combout\) # ((\U2|u1_ds18b20_dri|wr_data\(1) & \U2|u1_ds18b20_dri|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Selector5~0_combout\,
	datac => \U2|u1_ds18b20_dri|wr_data\(1),
	datad => \U2|u1_ds18b20_dri|WideOr14~0_combout\,
	combout => \U2|u1_ds18b20_dri|Selector19~0_combout\);

-- Location: LCCOMB_X32_Y14_N30
\U2|u1_ds18b20_dri|wr_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|wr_cnt~2_combout\ = (!\U2|u1_ds18b20_dri|wr_cnt\(3) & (\U2|u1_ds18b20_dri|wr_cnt\(2) $ (((\U2|u1_ds18b20_dri|wr_cnt\(0) & \U2|u1_ds18b20_dri|wr_cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|wr_cnt\(3),
	datab => \U2|u1_ds18b20_dri|wr_cnt\(0),
	datac => \U2|u1_ds18b20_dri|wr_cnt\(2),
	datad => \U2|u1_ds18b20_dri|wr_cnt\(1),
	combout => \U2|u1_ds18b20_dri|wr_cnt~2_combout\);

-- Location: LCCOMB_X31_Y14_N8
\U2|u1_ds18b20_dri|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector18~0_combout\ = (\U2|u1_ds18b20_dri|Selector1~0_combout\) # ((\U2|u1_ds18b20_dri|Selector5~0_combout\) # ((\U2|u1_ds18b20_dri|wr_data\(3) & \U2|u1_ds18b20_dri|WideOr14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector1~0_combout\,
	datab => \U2|u1_ds18b20_dri|Selector5~0_combout\,
	datac => \U2|u1_ds18b20_dri|wr_data\(3),
	datad => \U2|u1_ds18b20_dri|WideOr14~0_combout\,
	combout => \U2|u1_ds18b20_dri|Selector18~0_combout\);

-- Location: LCCOMB_X31_Y14_N14
\U2|u1_ds18b20_dri|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector15~0_combout\ = (\U2|u1_ds18b20_dri|Selector1~0_combout\) # ((\U2|u1_ds18b20_dri|Selector3~3_combout\) # ((\U2|u1_ds18b20_dri|WideOr14~0_combout\ & \U2|u1_ds18b20_dri|wr_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector1~0_combout\,
	datab => \U2|u1_ds18b20_dri|WideOr14~0_combout\,
	datac => \U2|u1_ds18b20_dri|wr_data\(6),
	datad => \U2|u1_ds18b20_dri|Selector3~3_combout\,
	combout => \U2|u1_ds18b20_dri|Selector15~0_combout\);

-- Location: LCCOMB_X29_Y13_N22
\U2|u1_ds18b20_dri|flow_cnt[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~6_combout\ = (\U2|u1_ds18b20_dri|Selector6~3_combout\ & (!\U2|u1_ds18b20_dri|flow_cnt\(0) & (\U2|u1_ds18b20_dri|rd_data[10]~0_combout\))) # (!\U2|u1_ds18b20_dri|Selector6~3_combout\ & (((\dq~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datab => \U2|u1_ds18b20_dri|rd_data[10]~0_combout\,
	datac => \dq~input_o\,
	datad => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~6_combout\);

-- Location: LCCOMB_X32_Y13_N12
\U2|u1_ds18b20_dri|flow_cnt[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~10_combout\ = (!\U2|u1_ds18b20_dri|cnt_1us\(5) & (!\U2|u1_ds18b20_dri|Selector2~1_combout\ & ((!\U2|u1_ds18b20_dri|Equal3~1_combout\) # (!\U2|u1_ds18b20_dri|cnt_1us\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(5),
	datab => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	datac => \U2|u1_ds18b20_dri|cnt_1us\(4),
	datad => \U2|u1_ds18b20_dri|Equal3~1_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~10_combout\);

-- Location: LCCOMB_X32_Y13_N4
\U2|u1_ds18b20_dri|flow_cnt[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~12_combout\ = (\U2|u1_ds18b20_dri|wr_cnt\(3)) # ((\U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\ & ((\U2|u1_ds18b20_dri|flow_cnt[0]~11_combout\) # (\U2|u1_ds18b20_dri|LessThan4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~11_combout\,
	datab => \U2|u1_ds18b20_dri|wr_cnt\(3),
	datac => \U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\,
	datad => \U2|u1_ds18b20_dri|LessThan4~1_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~12_combout\);

-- Location: LCCOMB_X31_Y13_N26
\U2|u1_ds18b20_dri|flow_cnt[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~13_combout\ = (\U2|u1_ds18b20_dri|Selector4~1_combout\) # (((\U2|u1_ds18b20_dri|flow_cnt[0]~12_combout\ & \U2|u1_ds18b20_dri|Selector2~1_combout\)) # (!\U2|u1_ds18b20_dri|Selector20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~12_combout\,
	datab => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	datac => \U2|u1_ds18b20_dri|Selector4~1_combout\,
	datad => \U2|u1_ds18b20_dri|Selector20~2_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~13_combout\);

-- Location: LCCOMB_X33_Y13_N28
\U2|u1_ds18b20_dri|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal0~5_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(6) & (\U2|u1_ds18b20_dri|cnt_1us\(7) & (\U2|u1_ds18b20_dri|cnt_1us\(2) & \U2|u1_ds18b20_dri|cnt_1us\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(6),
	datab => \U2|u1_ds18b20_dri|cnt_1us\(7),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(2),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(4),
	combout => \U2|u1_ds18b20_dri|Equal0~5_combout\);

-- Location: LCCOMB_X29_Y13_N20
\U2|u1_ds18b20_dri|flow_cnt[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[1]~18_combout\ = (\U2|u1_ds18b20_dri|Selector6~3_combout\ & (\U2|u1_ds18b20_dri|flow_cnt\(0) & (\U2|u1_ds18b20_dri|rd_data[10]~0_combout\))) # (!\U2|u1_ds18b20_dri|Selector6~3_combout\ & (((\dq~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datab => \U2|u1_ds18b20_dri|rd_data[10]~0_combout\,
	datac => \dq~input_o\,
	datad => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[1]~18_combout\);

-- Location: LCCOMB_X29_Y13_N26
\U2|u1_ds18b20_dri|flow_cnt[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[1]~19_combout\ = (\U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\ & (\U2|u1_ds18b20_dri|flow_cnt\(1))) # (!\U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\ & (((\U2|u1_ds18b20_dri|flow_cnt[1]~18_combout\ & 
-- \U2|u1_ds18b20_dri|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datab => \U2|u1_ds18b20_dri|flow_cnt[1]~18_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\,
	datad => \U2|u1_ds18b20_dri|Selector11~0_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[1]~19_combout\);

-- Location: LCCOMB_X32_Y17_N14
\U2|u1_ds18b20_dri|cmd_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cmd_cnt[3]~1_combout\ = (\U2|u1_ds18b20_dri|cmd_cnt\(0) & (\U2|u1_ds18b20_dri|cmd_cnt\(2) & \U2|u1_ds18b20_dri|cmd_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cmd_cnt\(0),
	datab => \U2|u1_ds18b20_dri|cmd_cnt\(2),
	datac => \U2|u1_ds18b20_dri|cmd_cnt\(1),
	combout => \U2|u1_ds18b20_dri|cmd_cnt[3]~1_combout\);

-- Location: LCCOMB_X32_Y17_N26
\U2|u1_ds18b20_dri|cmd_cnt[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cmd_cnt[3]~2_combout\ = \U2|u1_ds18b20_dri|cmd_cnt\(3) $ (((\U2|u1_ds18b20_dri|Selector20~0_combout\ & \U2|u1_ds18b20_dri|cmd_cnt[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector20~0_combout\,
	datab => \U2|u1_ds18b20_dri|cmd_cnt[3]~1_combout\,
	datac => \U2|u1_ds18b20_dri|cmd_cnt\(3),
	combout => \U2|u1_ds18b20_dri|cmd_cnt[3]~2_combout\);

-- Location: FF_X26_Y13_N31
\U2|u1_ds18b20_dri|rd_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Add4~12_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|rd_cnt[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_cnt\(1));

-- Location: LCCOMB_X7_Y20_N4
\count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~0_combout\ = (\Add0~0_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~0_combout\,
	datad => \Equal0~10_combout\,
	combout => \count~0_combout\);

-- Location: LCCOMB_X7_Y20_N6
\count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~4_combout\ = (\Add0~30_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~30_combout\,
	datad => \Equal0~10_combout\,
	combout => \count~4_combout\);

-- Location: LCCOMB_X7_Y19_N6
\count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~6_combout\ = (\Add0~34_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~34_combout\,
	datad => \Equal0~10_combout\,
	combout => \count~6_combout\);

-- Location: FF_X28_Y12_N9
\U2|u1_ds18b20_dri|org_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|org_data[10]~feeder_combout\,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(10));

-- Location: FF_X28_Y12_N11
\U2|u1_ds18b20_dri|org_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(9),
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(9));

-- Location: FF_X28_Y12_N1
\U2|u1_ds18b20_dri|org_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|org_data[8]~feeder_combout\,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(8));

-- Location: FF_X28_Y13_N21
\U2|u1_ds18b20_dri|org_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(7),
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(7));

-- Location: FF_X28_Y13_N19
\U2|u1_ds18b20_dri|org_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(6),
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(6));

-- Location: FF_X28_Y13_N17
\U2|u1_ds18b20_dri|org_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(5),
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(5));

-- Location: FF_X28_Y13_N15
\U2|u1_ds18b20_dri|org_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(4),
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(4));

-- Location: FF_X28_Y13_N13
\U2|u1_ds18b20_dri|org_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(3),
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(3));

-- Location: FF_X28_Y13_N11
\U2|u1_ds18b20_dri|org_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(2),
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(2));

-- Location: FF_X28_Y13_N9
\U2|u1_ds18b20_dri|org_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(1),
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(1));

-- Location: FF_X28_Y13_N1
\U2|u1_ds18b20_dri|org_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(0),
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(0));

-- Location: LCCOMB_X28_Y13_N0
\U2|u1_ds18b20_dri|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Add5~0_combout\ = \U2|u1_ds18b20_dri|org_data\(0) $ (\U2|u1_ds18b20_dri|org_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|org_data\(0),
	datad => \U2|u1_ds18b20_dri|org_data\(15),
	combout => \U2|u1_ds18b20_dri|Add5~0_combout\);

-- Location: LCCOMB_X32_Y14_N12
\U2|u1_ds18b20_dri|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector13~5_combout\ = (!\U2|u1_ds18b20_dri|wr_cnt\(3) & (\U2|u1_ds18b20_dri|Selector2~1_combout\ & (\U2|u1_ds18b20_dri|flow_cnt\(1) $ (!\U2|u1_ds18b20_dri|flow_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datab => \U2|u1_ds18b20_dri|wr_cnt\(3),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	combout => \U2|u1_ds18b20_dri|Selector13~5_combout\);

-- Location: LCCOMB_X32_Y12_N0
\U2|u1_ds18b20_dri|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mux4~0_combout\ = (!\U2|u1_ds18b20_dri|cnt_1us_en~q\) # (!\U2|u1_ds18b20_dri|flow_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	combout => \U2|u1_ds18b20_dri|Mux4~0_combout\);

-- Location: LCCOMB_X32_Y12_N6
\U2|u1_ds18b20_dri|Selector13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector13~6_combout\ = (\U2|u1_ds18b20_dri|rd_data[10]~0_combout\ & ((\U2|u1_ds18b20_dri|Selector13~5_combout\) # ((\U2|u1_ds18b20_dri|Mux4~0_combout\ & \U2|u1_ds18b20_dri|rd_data[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|rd_data[10]~0_combout\,
	datab => \U2|u1_ds18b20_dri|Mux4~0_combout\,
	datac => \U2|u1_ds18b20_dri|rd_data[10]~1_combout\,
	datad => \U2|u1_ds18b20_dri|Selector13~5_combout\,
	combout => \U2|u1_ds18b20_dri|Selector13~6_combout\);

-- Location: LCCOMB_X31_Y13_N6
\U2|u1_ds18b20_dri|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mux4~2_combout\ = (\U2|u1_ds18b20_dri|flow_cnt\(1) & (\U2|u1_ds18b20_dri|cnt_1us_en~q\ & (\U2|u1_ds18b20_dri|flow_cnt\(0)))) # (!\U2|u1_ds18b20_dri|flow_cnt\(1) & ((\U2|u1_ds18b20_dri|flow_cnt\(0) & 
-- ((!\U2|u1_ds18b20_dri|LessThan1~2_combout\))) # (!\U2|u1_ds18b20_dri|flow_cnt\(0) & (\U2|u1_ds18b20_dri|cnt_1us_en~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	datab => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|LessThan1~2_combout\,
	combout => \U2|u1_ds18b20_dri|Mux4~2_combout\);

-- Location: LCCOMB_X31_Y13_N12
\U2|u1_ds18b20_dri|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mux4~3_combout\ = (\U2|u1_ds18b20_dri|flow_cnt\(2) & (\U2|u1_ds18b20_dri|flow_cnt\(1))) # (!\U2|u1_ds18b20_dri|flow_cnt\(2) & ((!\U2|u1_ds18b20_dri|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datad => \U2|u1_ds18b20_dri|Mux4~2_combout\,
	combout => \U2|u1_ds18b20_dri|Mux4~3_combout\);

-- Location: LCCOMB_X26_Y13_N30
\U2|u1_ds18b20_dri|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Add4~12_combout\ = (!\U2|u1_ds18b20_dri|rd_cnt\(4) & \U2|u1_ds18b20_dri|Add4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|rd_cnt\(4),
	datac => \U2|u1_ds18b20_dri|Add4~2_combout\,
	combout => \U2|u1_ds18b20_dri|Add4~12_combout\);

-- Location: FF_X28_Y12_N13
\U2|u1_ds18b20_dri|rd_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|rd_data[10]~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(10));

-- Location: FF_X28_Y12_N23
\U2|u1_ds18b20_dri|rd_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|rd_data[9]~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(9));

-- Location: FF_X28_Y12_N25
\U2|u1_ds18b20_dri|rd_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(9),
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(8));

-- Location: FF_X28_Y12_N15
\U2|u1_ds18b20_dri|rd_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|rd_data[7]~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(7));

-- Location: FF_X28_Y13_N27
\U2|u1_ds18b20_dri|rd_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(7),
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(6));

-- Location: FF_X28_Y13_N23
\U2|u1_ds18b20_dri|rd_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(6),
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(5));

-- Location: FF_X28_Y13_N5
\U2|u1_ds18b20_dri|rd_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(5),
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(4));

-- Location: FF_X28_Y13_N29
\U2|u1_ds18b20_dri|rd_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(4),
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(3));

-- Location: FF_X28_Y13_N3
\U2|u1_ds18b20_dri|rd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(3),
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(2));

-- Location: FF_X28_Y13_N31
\U2|u1_ds18b20_dri|rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|rd_data[1]~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(1));

-- Location: FF_X28_Y13_N7
\U2|u1_ds18b20_dri|rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(1),
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(0));

-- Location: FF_X28_Y12_N29
\U2|u1_ds18b20_dri|rd_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|rd_data[11]~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(11));

-- Location: FF_X28_Y12_N19
\U2|u1_ds18b20_dri|rd_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|rd_data[12]~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(12));

-- Location: FF_X28_Y12_N21
\U2|u1_ds18b20_dri|rd_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(14),
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(13));

-- Location: FF_X28_Y12_N27
\U2|u1_ds18b20_dri|rd_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(15),
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(14));

-- Location: LCCOMB_X9_Y19_N30
\U1|Div1|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X13_Y14_N18
\U1|Div7|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div7|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|StageOut[22]~65_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X13_Y14_N4
\U1|Div7|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div7|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((!\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X10_Y17_N20
\U1|Div3|auto_generated|divider|divider|StageOut[130]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[130]~190_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[118]~210_combout\) # 
-- ((\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[118]~210_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[130]~190_combout\);

-- Location: LCCOMB_X8_Y17_N22
\U1|Div3|auto_generated|divider|divider|StageOut[141]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[141]~195_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[129]~191_combout\) # 
-- ((\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[129]~191_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[141]~195_combout\);

-- Location: LCCOMB_X9_Y17_N6
\U1|Div3|auto_generated|divider|divider|StageOut[138]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[138]~198_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[126]~194_combout\) # 
-- ((\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[126]~194_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[138]~198_combout\);

-- Location: LCCOMB_X10_Y16_N20
\U1|Div3|auto_generated|divider|divider|StageOut[136]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[136]~200_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[124]~216_combout\) # 
-- ((\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[124]~216_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[136]~200_combout\);

-- Location: LCCOMB_X9_Y17_N2
\U1|Div3|auto_generated|divider|divider|StageOut[135]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[135]~201_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[123]~217_combout\) # 
-- ((\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[123]~217_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[135]~201_combout\);

-- Location: LCCOMB_X9_Y11_N26
\U1|Div3|auto_generated|divider|divider|StageOut[151]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[151]~203_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[139]~197_combout\) # 
-- ((!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[139]~197_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[151]~203_combout\);

-- Location: LCCOMB_X10_Y11_N6
\U1|Div3|auto_generated|divider|divider|StageOut[150]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[150]~204_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[138]~198_combout\) # 
-- ((!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[138]~198_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[150]~204_combout\);

-- Location: LCCOMB_X9_Y11_N2
\U1|Div3|auto_generated|divider|divider|StageOut[149]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[149]~205_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[137]~199_combout\) # 
-- ((\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[137]~199_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[149]~205_combout\);

-- Location: LCCOMB_X13_Y11_N10
\U1|Div3|auto_generated|divider|divider|StageOut[148]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[148]~206_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[136]~200_combout\) # 
-- ((!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|StageOut[136]~200_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[148]~206_combout\);

-- Location: LCCOMB_X9_Y11_N4
\U1|Div3|auto_generated|divider|divider|StageOut[147]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[147]~207_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[135]~201_combout\) # 
-- ((!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[135]~201_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[147]~207_combout\);

-- Location: LCCOMB_X11_Y4_N10
\U1|Mod3|auto_generated|divider|divider|StageOut[130]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[130]~224_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[118]~251_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[118]~251_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[130]~224_combout\);

-- Location: LCCOMB_X13_Y4_N12
\U1|Mod3|auto_generated|divider|divider|StageOut[141]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[141]~229_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[129]~225_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[129]~225_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[141]~229_combout\);

-- Location: LCCOMB_X9_Y4_N30
\U1|Mod3|auto_generated|divider|divider|StageOut[152]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[152]~236_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[140]~230_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[140]~230_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[152]~236_combout\);

-- Location: LCCOMB_X12_Y4_N14
\U1|Mod3|auto_generated|divider|divider|StageOut[150]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[150]~238_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[138]~232_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[138]~232_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[150]~238_combout\);

-- Location: LCCOMB_X8_Y4_N26
\U1|Mod3|auto_generated|divider|divider|StageOut[162]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[162]~244_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[150]~238_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[150]~238_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[162]~244_combout\);

-- Location: LCCOMB_X7_Y4_N26
\U1|Div4|auto_generated|divider|divider|StageOut[54]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[54]~60_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[163]~243_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[163]~243_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[54]~60_combout\);

-- Location: LCCOMB_X8_Y4_N2
\U1|Div4|auto_generated|divider|divider|StageOut[53]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[53]~61_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[162]~244_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[162]~244_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[53]~61_combout\);

-- Location: LCCOMB_X8_Y5_N30
\U1|Div4|auto_generated|divider|divider|StageOut[52]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[52]~62_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[161]~245_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[161]~245_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[52]~62_combout\);

-- Location: LCCOMB_X10_Y4_N26
\U1|Div4|auto_generated|divider|divider|StageOut[49]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[49]~65_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[158]~248_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[158]~248_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[49]~65_combout\);

-- Location: LCCOMB_X6_Y4_N30
\U1|Div4|auto_generated|divider|divider|StageOut[62]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[62]~66_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[53]~61_combout\) # 
-- ((!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[53]~61_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[62]~66_combout\);

-- Location: LCCOMB_X7_Y4_N30
\U1|Div4|auto_generated|divider|divider|StageOut[61]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[61]~67_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[52]~62_combout\) # 
-- ((!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|StageOut[52]~62_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[61]~67_combout\);

-- Location: LCCOMB_X7_Y5_N22
\U1|Div4|auto_generated|divider|divider|StageOut[60]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[60]~68_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[51]~63_combout\) # 
-- ((\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|StageOut[51]~63_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[60]~68_combout\);

-- Location: LCCOMB_X5_Y4_N16
\U1|Div4|auto_generated|divider|divider|StageOut[57]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[57]~72_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[48]~71_combout\) # 
-- ((\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|StageOut[48]~71_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[57]~72_combout\);

-- Location: LCCOMB_X6_Y8_N12
\U1|Div4|auto_generated|divider|divider|StageOut[70]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[70]~73_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[61]~67_combout\) # 
-- ((\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[61]~67_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[70]~73_combout\);

-- Location: LCCOMB_X6_Y8_N30
\U1|Div4|auto_generated|divider|divider|StageOut[69]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[69]~74_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[60]~68_combout\) # 
-- ((!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|StageOut[60]~68_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[69]~74_combout\);

-- Location: LCCOMB_X18_Y6_N16
\U1|Mod4|auto_generated|divider|divider|StageOut[69]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[69]~231_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[60]~253_combout\) # 
-- ((!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|StageOut[60]~253_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[69]~231_combout\);

-- Location: LCCOMB_X17_Y6_N22
\U1|Mod4|auto_generated|divider|divider|StageOut[78]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[78]~233_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[69]~231_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[69]~231_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[78]~233_combout\);

-- Location: LCCOMB_X16_Y5_N28
\U1|Mod4|auto_generated|divider|divider|StageOut[86]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[86]~236_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[77]~234_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[77]~234_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[86]~236_combout\);

-- Location: LCCOMB_X18_Y5_N26
\U1|Mod4|auto_generated|divider|divider|StageOut[101]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[101]~243_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[92]~241_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[92]~241_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[101]~243_combout\);

-- Location: LCCOMB_X17_Y4_N0
\U1|Mod4|auto_generated|divider|divider|StageOut[100]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[100]~244_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[91]~264_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[91]~264_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[100]~244_combout\);

-- Location: LCCOMB_X18_Y4_N30
\U1|Mod4|auto_generated|divider|divider|StageOut[110]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[110]~245_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[101]~243_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[101]~243_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[110]~245_combout\);

-- Location: LCCOMB_X18_Y4_N12
\U1|Mod4|auto_generated|divider|divider|StageOut[116]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[116]~250_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[107]~266_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[107]~266_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[116]~250_combout\);

-- Location: LCCOMB_X19_Y4_N22
\U1|Div5|auto_generated|divider|divider|StageOut[18]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[18]~53_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[118]~248_combout\) # 
-- ((!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[118]~248_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[18]~53_combout\);

-- Location: LCCOMB_X19_Y4_N10
\U1|Div5|auto_generated|divider|divider|StageOut[16]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[16]~55_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[116]~250_combout\) # 
-- ((!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[116]~250_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[16]~55_combout\);

-- Location: LCCOMB_X19_Y8_N12
\U1|Div5|auto_generated|divider|divider|StageOut[23]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[23]~58_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div5|auto_generated|divider|divider|StageOut[17]~54_combout\) # 
-- ((!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|StageOut[17]~54_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[23]~58_combout\);

-- Location: LCCOMB_X19_Y8_N6
\U1|Div5|auto_generated|divider|divider|StageOut[22]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[22]~59_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div5|auto_generated|divider|divider|StageOut[16]~55_combout\) # 
-- ((!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|StageOut[16]~55_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[22]~59_combout\);

-- Location: LCCOMB_X4_Y11_N0
\U1|one_15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_15~6_combout\ = (\U1|one_13[2]~0_combout\ & ((\U1|week\(2) & (\U1|week\(1))) # (!\U1|week\(2) & (!\U1|week\(1) & !\U1|week\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datab => \U1|week\(1),
	datac => \U1|one_13[2]~0_combout\,
	datad => \U1|week\(0),
	combout => \U1|one_15~6_combout\);

-- Location: LCCOMB_X21_Y8_N22
\U1|Add26~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~23_combout\ = (\U1|flag\(3) & ((\key3_out~q\ & ((\U1|Add27~0_combout\))) # (!\key3_out~q\ & (\U1|Add26~4_combout\)))) # (!\U1|flag\(3) & (\U1|Add26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add26~4_combout\,
	datab => \U1|flag\(3),
	datac => \key3_out~q\,
	datad => \U1|Add27~0_combout\,
	combout => \U1|Add26~23_combout\);

-- Location: LCCOMB_X17_Y16_N8
\U1|Div8|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div8|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((!\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X18_Y16_N10
\U1|Div8|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div8|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Div8|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X17_Y10_N0
\U1|Div9|auto_generated|divider|divider|StageOut[27]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[27]~71_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div9|auto_generated|divider|divider|StageOut[21]~75_combout\) # 
-- ((!\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[21]~75_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[27]~71_combout\);

-- Location: LCCOMB_X17_Y12_N4
\U1|Div9|auto_generated|divider|divider|StageOut[33]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[33]~72_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div9|auto_generated|divider|divider|StageOut[27]~71_combout\) # 
-- ((\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[27]~71_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[33]~72_combout\);

-- Location: LCCOMB_X10_Y8_N8
\U1|Selector117~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector117~2_combout\ = (\U1|flag\(1) & ((\key3_out~q\ & ((!\U1|Add15~0_combout\))) # (!\key3_out~q\ & (!\U1|Add14~0_combout\)))) # (!\U1|flag\(1) & (((!\U1|Add14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \key3_out~q\,
	datac => \U1|Add14~0_combout\,
	datad => \U1|Add15~0_combout\,
	combout => \U1|Selector117~2_combout\);

-- Location: LCCOMB_X17_Y9_N30
\U1|Selector113~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector113~3_combout\ = (\U1|Add14~8_combout\ & ((!\U1|flag\(1)) # (!\key3_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key3_out~q\,
	datac => \U1|flag\(1),
	datad => \U1|Add14~8_combout\,
	combout => \U1|Selector113~3_combout\);

-- Location: LCCOMB_X11_Y13_N12
\U1|Mod7|auto_generated|divider|divider|StageOut[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[28]~65_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- ((!\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[28]~65_combout\);

-- Location: LCCOMB_X11_Y12_N26
\U1|Mod7|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- ((!\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \U1|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X17_Y17_N0
\U1|Mod9|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod9|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((!\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|StageOut[22]~65_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X18_Y17_N0
\U1|Mod9|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod9|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|StageOut[27]~66_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X12_Y15_N2
\U1|Mod1|auto_generated|divider|divider|StageOut[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[28]~65_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod1|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- ((\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|StageOut[22]~68_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[28]~65_combout\);

-- Location: LCCOMB_X13_Y15_N22
\U1|Mod1|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod1|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- ((\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X7_Y10_N30
\U1|Mod0|auto_generated|divider|divider|StageOut[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- ((!\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout\);

-- Location: LCCOMB_X8_Y10_N24
\U1|Mod0|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- ((!\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X10_Y18_N26
\U1|Mod5|auto_generated|divider|divider|StageOut[28]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[28]~177_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[22]~187_combout\) # 
-- ((!\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[22]~187_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[28]~177_combout\);

-- Location: LCCOMB_X11_Y18_N22
\U1|Mod5|auto_generated|divider|divider|StageOut[33]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[33]~178_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[27]~188_combout\) # 
-- ((!\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[27]~188_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[33]~178_combout\);

-- Location: LCCOMB_X10_Y14_N6
\U1|Mod5|auto_generated|divider|divider|StageOut[38]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[38]~179_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[32]~189_combout\) # 
-- ((!\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|StageOut[32]~189_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[38]~179_combout\);

-- Location: LCCOMB_X10_Y14_N16
\U1|Mod5|auto_generated|divider|divider|StageOut[43]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[43]~180_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[37]~190_combout\) # 
-- ((\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|StageOut[37]~190_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[43]~180_combout\);

-- Location: LCCOMB_X10_Y14_N4
\U1|Mod5|auto_generated|divider|divider|StageOut[48]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[48]~181_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[42]~191_combout\) # 
-- ((\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[42]~191_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[48]~181_combout\);

-- Location: LCCOMB_X10_Y9_N30
\U1|Mod5|auto_generated|divider|divider|StageOut[53]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[53]~182_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[47]~192_combout\) # 
-- ((!\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|StageOut[47]~192_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[53]~182_combout\);

-- Location: LCCOMB_X9_Y7_N2
\U1|Mod5|auto_generated|divider|divider|StageOut[58]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[58]~183_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[52]~193_combout\) # 
-- ((!\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|StageOut[52]~193_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[58]~183_combout\);

-- Location: LCCOMB_X10_Y9_N28
\U1|Mod5|auto_generated|divider|divider|StageOut[63]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[63]~184_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[57]~194_combout\) # 
-- ((\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[57]~194_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[63]~184_combout\);

-- Location: LCCOMB_X9_Y7_N28
\U1|Mod5|auto_generated|divider|divider|StageOut[68]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[68]~185_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|StageOut[62]~195_combout\) # 
-- ((\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[62]~195_combout\,
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[68]~185_combout\);

-- Location: LCCOMB_X22_Y7_N12
\U1|Mod2|auto_generated|divider|divider|StageOut[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[28]~65_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod2|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- ((\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|StageOut[22]~68_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[28]~65_combout\);

-- Location: LCCOMB_X21_Y7_N12
\U1|Mod2|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- ((!\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X26_Y18_N28
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~158_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~167_combout\) # 
-- ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~167_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~158_combout\);

-- Location: LCCOMB_X26_Y14_N30
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~161_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~170_combout\) # 
-- ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~170_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~161_combout\);

-- Location: LCCOMB_X25_Y14_N8
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~162_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~171_combout\) # 
-- ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~171_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~162_combout\);

-- Location: LCCOMB_X24_Y14_N30
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~164_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~173_combout\) # 
-- ((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~173_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~164_combout\);

-- Location: LCCOMB_X24_Y14_N20
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~165_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~174_combout\) # 
-- ((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~174_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~165_combout\);

-- Location: LCCOMB_X23_Y15_N12
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~186_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~207_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~207_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~186_combout\);

-- Location: LCCOMB_X24_Y13_N18
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~202_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~199_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~6_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~199_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[150]~202_combout\);

-- Location: LCCOMB_X23_Y13_N14
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~203_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~200_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~200_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~4_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[149]~203_combout\);

-- Location: LCCOMB_X24_Y13_N16
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~204_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~201_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~201_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[148]~204_combout\);

-- Location: LCCOMB_X24_Y13_N30
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~205_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~214_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~214_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[147]~205_combout\);

-- Location: LCCOMB_X23_Y10_N16
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~76_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~81_combout\) # 
-- ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~81_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~76_combout\);

-- Location: LCCOMB_X29_Y10_N28
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~158_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~173_combout\) # 
-- ((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~173_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~158_combout\);

-- Location: LCCOMB_X29_Y10_N26
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~159_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~174_combout\) # 
-- ((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~174_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~159_combout\);

-- Location: LCCOMB_X28_Y9_N30
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~163_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~178_combout\) # 
-- ((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~178_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~0_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~163_combout\);

-- Location: LCCOMB_X28_Y9_N0
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~164_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~179_combout\) # 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~179_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~164_combout\);

-- Location: LCCOMB_X30_Y9_N2
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~165_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~159_combout\) # 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~159_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[207]~165_combout\);

-- Location: LCCOMB_X30_Y9_N28
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~166_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~160_combout\) # 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~8_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~160_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[206]~166_combout\);

-- Location: LCCOMB_X30_Y9_N26
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~167_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~161_combout\) # 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~6_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~161_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[205]~167_combout\);

-- Location: LCCOMB_X28_Y9_N18
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~168_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~162_combout\) # 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~4_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~162_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[204]~168_combout\);

-- Location: LCCOMB_X29_Y9_N18
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~169_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~163_combout\) # 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~163_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[203]~169_combout\);

-- Location: LCCOMB_X28_Y9_N8
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~170_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~164_combout\) # 
-- ((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~164_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[202]~170_combout\);

-- Location: LCCOMB_X28_Y9_N14
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~171_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~180_combout\) # 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~180_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~18_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[201]~171_combout\);

-- Location: LCCOMB_X29_Y15_N12
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~136_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~148_combout\) # 
-- ((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~148_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~136_combout\);

-- Location: LCCOMB_X21_Y18_N30
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~161_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~170_combout\) # 
-- ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~170_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~161_combout\);

-- Location: LCCOMB_X24_Y19_N12
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~166_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~175_combout\) # 
-- ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~175_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~166_combout\);

-- Location: LCCOMB_X25_Y19_N26
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~168_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~177_combout\) # 
-- ((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~177_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~168_combout\);

-- Location: LCCOMB_X18_Y14_N8
\U1|Mod8|auto_generated|divider|divider|StageOut[108]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[108]~206_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[97]~228_combout\) # 
-- ((\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[7]~6_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[97]~228_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[108]~206_combout\);

-- Location: LCCOMB_X19_Y14_N26
\U1|Mod8|auto_generated|divider|divider|StageOut[107]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[107]~207_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[96]~229_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[6]~4_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[96]~229_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[107]~207_combout\);

-- Location: LCCOMB_X19_Y14_N24
\U1|Mod8|auto_generated|divider|divider|StageOut[106]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[106]~208_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[95]~230_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[95]~230_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[5]~2_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[106]~208_combout\);

-- Location: LCCOMB_X19_Y13_N28
\U1|Mod8|auto_generated|divider|divider|StageOut[118]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[118]~209_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[107]~207_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[107]~207_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[118]~209_combout\);

-- Location: LCCOMB_X19_Y11_N0
\U1|Mod8|auto_generated|divider|divider|StageOut[117]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[117]~210_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[106]~208_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[106]~208_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[117]~210_combout\);

-- Location: LCCOMB_X19_Y13_N2
\U1|Mod8|auto_generated|divider|divider|StageOut[116]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[116]~211_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[105]~231_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[105]~231_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[116]~211_combout\);

-- Location: LCCOMB_X18_Y12_N0
\U1|Mod8|auto_generated|divider|divider|StageOut[115]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[115]~212_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[104]~232_combout\) # 
-- ((\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[104]~232_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[115]~212_combout\);

-- Location: LCCOMB_X19_Y13_N0
\U1|Mod8|auto_generated|divider|divider|StageOut[114]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[114]~213_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[103]~233_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[103]~233_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[114]~213_combout\);

-- Location: LCCOMB_X18_Y13_N2
\U1|Mod8|auto_generated|divider|divider|StageOut[113]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[113]~214_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[102]~234_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[102]~234_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[113]~214_combout\);

-- Location: LCCOMB_X19_Y11_N6
\U1|Mod8|auto_generated|divider|divider|StageOut[128]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[128]~215_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[117]~210_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[117]~210_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[128]~215_combout\);

-- Location: LCCOMB_X18_Y13_N0
\U1|Mod8|auto_generated|divider|divider|StageOut[127]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[127]~216_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[116]~211_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|StageOut[116]~211_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[127]~216_combout\);

-- Location: LCCOMB_X18_Y12_N14
\U1|Mod8|auto_generated|divider|divider|StageOut[126]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[126]~217_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[115]~212_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[115]~212_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[126]~217_combout\);

-- Location: LCCOMB_X18_Y13_N30
\U1|Mod8|auto_generated|divider|divider|StageOut[125]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[125]~218_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[114]~213_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[114]~213_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[125]~218_combout\);

-- Location: LCCOMB_X18_Y13_N4
\U1|Mod8|auto_generated|divider|divider|StageOut[124]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[124]~219_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[113]~214_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[113]~214_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[124]~219_combout\);

-- Location: LCCOMB_X17_Y11_N8
\U1|Mod8|auto_generated|divider|divider|StageOut[123]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[123]~220_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[112]~235_combout\) # 
-- ((\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[112]~235_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[123]~220_combout\);

-- Location: LCCOMB_X18_Y13_N22
\U1|Mod8|auto_generated|divider|divider|StageOut[138]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[138]~221_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[127]~216_combout\) # 
-- ((\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\ & !\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[127]~216_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[138]~221_combout\);

-- Location: LCCOMB_X18_Y12_N20
\U1|Mod8|auto_generated|divider|divider|StageOut[137]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[137]~222_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[126]~217_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[126]~217_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[137]~222_combout\);

-- Location: LCCOMB_X18_Y11_N4
\U1|Mod8|auto_generated|divider|divider|StageOut[136]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[136]~223_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[125]~218_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[125]~218_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[136]~223_combout\);

-- Location: LCCOMB_X18_Y11_N6
\U1|Mod8|auto_generated|divider|divider|StageOut[135]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[135]~224_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[124]~219_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|StageOut[124]~219_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[135]~224_combout\);

-- Location: LCCOMB_X18_Y11_N10
\U1|Mod8|auto_generated|divider|divider|StageOut[134]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[134]~225_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[123]~220_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|StageOut[123]~220_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[134]~225_combout\);

-- Location: LCCOMB_X18_Y12_N6
\U1|Mod8|auto_generated|divider|divider|StageOut[133]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[133]~226_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|StageOut[122]~236_combout\) # 
-- ((!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|StageOut[122]~236_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[133]~226_combout\);

-- Location: LCCOMB_X29_Y12_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~309_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~307_combout\) # ((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~307_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~309_combout\);

-- Location: LCCOMB_X30_Y15_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~310_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~308_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~308_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~310_combout\);

-- Location: LCCOMB_X30_Y12_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~312_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~310_combout\) # ((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~310_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~312_combout\);

-- Location: LCCOMB_X30_Y12_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~320_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~353_combout\) # ((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~353_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~320_combout\);

-- Location: LCCOMB_X30_Y13_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~321_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~319_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~319_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~321_combout\);

-- Location: LCCOMB_X31_Y10_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~324_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~322_combout\) # ((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~322_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~324_combout\);

-- Location: LCCOMB_X31_Y11_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~325_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~323_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~323_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~325_combout\);

-- Location: LCCOMB_X31_Y11_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~326_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~355_combout\) # ((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~355_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~326_combout\);

-- Location: LCCOMB_X26_Y11_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~327_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~325_combout\) # ((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~325_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~327_combout\);

-- Location: LCCOMB_X26_Y11_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~328_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~326_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~326_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~328_combout\);

-- Location: LCCOMB_X24_Y11_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~333_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~331_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~331_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~333_combout\);

-- Location: LCCOMB_X31_Y14_N16
\U2|u1_ds18b20_dri|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector3~3_combout\ = (\U2|u1_ds18b20_dri|st_done~q\ & (\U2|u1_ds18b20_dri|cur_state.wr_byte~q\ & (!\U2|u1_ds18b20_dri|WideOr0~0_combout\))) # (!\U2|u1_ds18b20_dri|st_done~q\ & (((\U2|u1_ds18b20_dri|cur_state.temp_convert~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cur_state.wr_byte~q\,
	datab => \U2|u1_ds18b20_dri|WideOr0~0_combout\,
	datac => \U2|u1_ds18b20_dri|cur_state.temp_convert~q\,
	datad => \U2|u1_ds18b20_dri|st_done~q\,
	combout => \U2|u1_ds18b20_dri|Selector3~3_combout\);

-- Location: LCCOMB_X11_Y19_N30
\U1|Div1|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|fen\(4)))) # 
-- (!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|fen\(4),
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X5_Y9_N12
\U1|Div0|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|shi\(6))) # 
-- (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(6),
	datab => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X13_Y14_N26
\U1|Div7|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|dat\(4))) # 
-- (!\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(4),
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X11_Y14_N16
\U1|Div7|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|dat\(3)))) # 
-- (!\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \U1|dat\(3),
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X13_Y7_N12
\U1|Div6|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|month\(6))) # 
-- (!\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(6),
	datab => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X11_Y17_N0
\U1|Div3|auto_generated|divider|divider|StageOut[116]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[116]~212_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((!\U1|year\(10)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|year\(10),
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[116]~212_combout\);

-- Location: LCCOMB_X10_Y17_N30
\U1|Div3|auto_generated|divider|divider|StageOut[124]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[124]~216_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((!\U1|year\(6)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datab => \U1|year\(6),
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[124]~216_combout\);

-- Location: LCCOMB_X10_Y11_N12
\U1|Div3|auto_generated|divider|divider|StageOut[145]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[145]~219_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & (\U1|year\(3))) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(3),
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[145]~219_combout\);

-- Location: LCCOMB_X11_Y5_N26
\U1|Mod3|auto_generated|divider|divider|StageOut[118]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[118]~251_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\U1|year\(12))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U1|year\(12),
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[118]~251_combout\);

-- Location: LCCOMB_X12_Y5_N12
\U1|Mod3|auto_generated|divider|divider|StageOut[114]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[114]~255_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (!\U1|year\(8))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(8),
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[114]~255_combout\);

-- Location: LCCOMB_X12_Y4_N6
\U1|Mod3|auto_generated|divider|divider|StageOut[123]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[123]~258_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (!\U1|year\(5))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(5),
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[123]~258_combout\);

-- Location: LCCOMB_X18_Y9_N10
\U1|Mod4|auto_generated|divider|divider|StageOut[62]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[62]~251_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U1|year\(13))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U1|year\(13),
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[62]~251_combout\);

-- Location: LCCOMB_X16_Y6_N18
\U1|Mod4|auto_generated|divider|divider|StageOut[90]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[90]~259_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\U1|year\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U1|year\(5),
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[90]~259_combout\);

-- Location: LCCOMB_X19_Y5_N4
\U1|Mod4|auto_generated|divider|divider|StageOut[98]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[98]~260_combout\ = (\U1|year\(4) & \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(4),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[98]~260_combout\);

-- Location: LCCOMB_X17_Y8_N14
\U1|Div5|auto_generated|divider|divider|StageOut[25]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[25]~63_combout\ = (!\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & (!\U1|year\(1))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(1),
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[25]~63_combout\);

-- Location: LCCOMB_X6_Y11_N14
\U1|Mod10|auto_generated|divider|divider|StageOut[32]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[32]~76_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|alarm_shi\(3))) # 
-- (!\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U1|alarm_shi\(3),
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[32]~76_combout\);

-- Location: LCCOMB_X16_Y16_N2
\U1|Div8|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|alarm_fen\(6))) # 
-- (!\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(6),
	datab => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X18_Y16_N8
\U1|Div8|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((!\U1|alarm_fen\(3)))) # 
-- (!\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \U1|alarm_fen\(3),
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X16_Y10_N14
\U1|Div9|auto_generated|divider|divider|StageOut[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[23]~73_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|alarm_shi\(6)))) # 
-- (!\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|alarm_shi\(6),
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[23]~73_combout\);

-- Location: LCCOMB_X16_Y10_N16
\U1|Div9|auto_generated|divider|divider|StageOut[22]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[22]~74_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|alarm_shi\(5))) # 
-- (!\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(5),
	datab => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[22]~74_combout\);

-- Location: LCCOMB_X17_Y10_N6
\U1|Div9|auto_generated|divider|divider|StageOut[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[21]~75_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\U1|alarm_shi\(4))) # 
-- (!\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(4),
	datab => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[21]~75_combout\);

-- Location: LCCOMB_X9_Y8_N6
\U1|Mod6|auto_generated|divider|divider|StageOut[32]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[32]~70_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|month\(3))) # 
-- (!\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(3),
	datab => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[32]~70_combout\);

-- Location: LCCOMB_X16_Y17_N24
\U1|Mod9|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|alarm_fen\(6))) # 
-- (!\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(6),
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X16_Y17_N14
\U1|Mod9|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\U1|alarm_fen\(5))) # 
-- (!\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|alarm_fen\(5),
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X17_Y17_N30
\U1|Mod9|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((!\U1|alarm_fen\(4)))) # 
-- (!\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|alarm_fen\(4),
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X18_Y17_N26
\U1|Mod9|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod9|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\U1|alarm_fen\(3))) # 
-- (!\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(3),
	datab => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \U1|Mod9|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X12_Y16_N28
\U1|Mod1|auto_generated|divider|divider|StageOut[23]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[23]~67_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|fen\(6))) # 
-- (!\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|fen\(6),
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[23]~67_combout\);

-- Location: LCCOMB_X12_Y16_N2
\U1|Mod1|auto_generated|divider|divider|StageOut[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[22]~68_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|fen\(5)))) # 
-- (!\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \U1|fen\(5),
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[22]~68_combout\);

-- Location: LCCOMB_X12_Y15_N4
\U1|Mod1|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|fen\(4))) # 
-- (!\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(4),
	datab => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X12_Y15_N14
\U1|Mod1|auto_generated|divider|divider|StageOut[32]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod1|auto_generated|divider|divider|StageOut[32]~70_combout\ = (\U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|fen\(3)))) # 
-- (!\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \U1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|fen\(3),
	combout => \U1|Mod1|auto_generated|divider|divider|StageOut[32]~70_combout\);

-- Location: LCCOMB_X6_Y10_N14
\U1|Mod0|auto_generated|divider|divider|StageOut[23]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|shi\(6))) # 
-- (!\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(6),
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout\);

-- Location: LCCOMB_X6_Y10_N2
\U1|Mod0|auto_generated|divider|divider|StageOut[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|shi\(5)))) # 
-- (!\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \U1|shi\(5),
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout\);

-- Location: LCCOMB_X7_Y10_N18
\U1|Mod0|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|shi\(4))) # 
-- (!\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(4),
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X8_Y10_N22
\U1|Mod0|auto_generated|divider|divider|StageOut[32]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|shi\(3)))) # 
-- (!\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \U1|shi\(3),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout\);

-- Location: LCCOMB_X8_Y18_N26
\U1|Mod5|auto_generated|divider|divider|StageOut[23]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[23]~186_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|year\(13))) # 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|year\(13),
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[23]~186_combout\);

-- Location: LCCOMB_X8_Y18_N24
\U1|Mod5|auto_generated|divider|divider|StageOut[22]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[22]~187_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|year\(12))) # 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|year\(12),
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[22]~187_combout\);

-- Location: LCCOMB_X10_Y18_N14
\U1|Mod5|auto_generated|divider|divider|StageOut[27]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[27]~188_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|year\(11))) # 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(11),
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[27]~188_combout\);

-- Location: LCCOMB_X10_Y18_N28
\U1|Mod5|auto_generated|divider|divider|StageOut[32]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[32]~189_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\U1|year\(10))) # 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|year\(10),
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[32]~189_combout\);

-- Location: LCCOMB_X11_Y18_N16
\U1|Mod5|auto_generated|divider|divider|StageOut[37]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[37]~190_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\U1|year\(9))) # 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(9),
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[37]~190_combout\);

-- Location: LCCOMB_X10_Y14_N10
\U1|Mod5|auto_generated|divider|divider|StageOut[42]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[42]~191_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\U1|year\(8))) # 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(8),
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[42]~191_combout\);

-- Location: LCCOMB_X11_Y10_N20
\U1|Mod5|auto_generated|divider|divider|StageOut[47]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[47]~192_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\U1|year\(7))) # 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(7),
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[47]~192_combout\);

-- Location: LCCOMB_X10_Y10_N30
\U1|Mod5|auto_generated|divider|divider|StageOut[52]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[52]~193_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (!\U1|year\(6))) # 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U1|year\(6),
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[52]~193_combout\);

-- Location: LCCOMB_X10_Y9_N26
\U1|Mod5|auto_generated|divider|divider|StageOut[57]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[57]~194_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\U1|year\(5))) # 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(5),
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[57]~194_combout\);

-- Location: LCCOMB_X9_Y7_N10
\U1|Mod5|auto_generated|divider|divider|StageOut[62]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[62]~195_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\U1|year\(4))) # 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(4),
	datab => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[62]~195_combout\);

-- Location: LCCOMB_X11_Y7_N2
\U1|Mod5|auto_generated|divider|divider|StageOut[67]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod5|auto_generated|divider|divider|StageOut[67]~196_combout\ = (\U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U1|year\(3)))) # 
-- (!\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datab => \U1|year\(3),
	datac => \U1|Mod5|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U1|Mod5|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U1|Mod5|auto_generated|divider|divider|StageOut[67]~196_combout\);

-- Location: LCCOMB_X23_Y7_N22
\U1|Mod2|auto_generated|divider|divider|StageOut[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[22]~68_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|miao\(5))) # 
-- (!\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(5),
	datab => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[22]~68_combout\);

-- Location: LCCOMB_X28_Y18_N12
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~166_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((\U2|u1_ds18b20_dri|temp_data\(12)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \U2|u1_ds18b20_dri|temp_data\(12),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~166_combout\);

-- Location: LCCOMB_X26_Y14_N10
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~171_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ 
-- & (\U2|u1_ds18b20_dri|temp_data\(7))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(7),
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~171_combout\);

-- Location: LCCOMB_X24_Y14_N2
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~174_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ 
-- & (\U2|u1_ds18b20_dri|temp_data\(4))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(4),
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~174_combout\);

-- Location: LCCOMB_X23_Y14_N30
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~175_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ 
-- & ((\U2|u1_ds18b20_dri|temp_data\(3)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(3),
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~175_combout\);

-- Location: LCCOMB_X24_Y15_N22
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~206_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|temp_data\(12)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datac => \U2|u1_ds18b20_dri|temp_data\(12),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~206_combout\);

-- Location: LCCOMB_X24_Y15_N28
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~207_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|temp_data\(11)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(11),
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~207_combout\);

-- Location: LCCOMB_X24_Y15_N26
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~208_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|temp_data\(10))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(10),
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~208_combout\);

-- Location: LCCOMB_X22_Y16_N28
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~213_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|temp_data\(5))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(5),
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~14_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~213_combout\);

-- Location: LCCOMB_X24_Y13_N28
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~215_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|temp_data\(3))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(3),
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[1]~14_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[146]~215_combout\);

-- Location: LCCOMB_X23_Y10_N30
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~79_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~79_combout\);

-- Location: LCCOMB_X22_Y10_N16
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~81_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~81_combout\);

-- Location: LCCOMB_X24_Y10_N26
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~83_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & 
-- ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[0]~10_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~83_combout\);

-- Location: LCCOMB_X29_Y10_N6
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~172_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & ((\U2|u1_ds18b20_dri|temp_data\(12)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~10_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	datac => \U2|u1_ds18b20_dri|temp_data\(12),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~172_combout\);

-- Location: LCCOMB_X26_Y10_N26
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~173_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & ((\U2|u1_ds18b20_dri|temp_data\(11)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~8_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	datac => \U2|u1_ds18b20_dri|temp_data\(11),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~173_combout\);

-- Location: LCCOMB_X28_Y10_N10
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~174_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & (\U2|u1_ds18b20_dri|temp_data\(10))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(10),
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~6_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~174_combout\);

-- Location: LCCOMB_X29_Y11_N30
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~179_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & (\U2|u1_ds18b20_dri|temp_data\(5))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(5),
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~179_combout\);

-- Location: LCCOMB_X28_Y9_N12
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~181_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & ((\U2|u1_ds18b20_dri|temp_data\(3)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~20_combout\,
	datac => \U2|u1_ds18b20_dri|temp_data\(3),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[200]~181_combout\);

-- Location: LCCOMB_X29_Y16_N10
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~142_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~142_combout\);

-- Location: LCCOMB_X29_Y15_N6
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~144_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~144_combout\);

-- Location: LCCOMB_X30_Y14_N6
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~145_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~145_combout\);

-- Location: LCCOMB_X28_Y14_N30
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~147_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~147_combout\);

-- Location: LCCOMB_X22_Y18_N12
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~169_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\U2|u1_ds18b20_dri|temp_data\(12))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(12),
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~169_combout\);

-- Location: LCCOMB_X22_Y18_N6
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~170_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\U2|u1_ds18b20_dri|temp_data\(11))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(11),
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~170_combout\);

-- Location: LCCOMB_X25_Y19_N2
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~178_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ 
-- & ((\U2|u1_ds18b20_dri|temp_data\(3)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datac => \U2|u1_ds18b20_dri|temp_data\(3),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~178_combout\);

-- Location: LCCOMB_X19_Y15_N28
\U1|Mod8|auto_generated|divider|divider|StageOut[98]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[98]~227_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\U1|year\(13))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(13),
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[7]~6_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[98]~227_combout\);

-- Location: LCCOMB_X18_Y14_N30
\U1|Mod8|auto_generated|divider|divider|StageOut[97]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[97]~228_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\U1|year\(12))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datab => \U1|year\(12),
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[6]~4_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[97]~228_combout\);

-- Location: LCCOMB_X19_Y15_N30
\U1|Mod8|auto_generated|divider|divider|StageOut[96]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[96]~229_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (\U1|year\(11))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \U1|year\(11),
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[5]~2_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[96]~229_combout\);

-- Location: LCCOMB_X19_Y14_N2
\U1|Mod8|auto_generated|divider|divider|StageOut[95]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[95]~230_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & (!\U1|year\(10))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[9]~10_combout\,
	datac => \U1|year\(10),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_8_result_int[4]~0_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[95]~230_combout\);

-- Location: LCCOMB_X19_Y13_N26
\U1|Mod8|auto_generated|divider|divider|StageOut[105]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[105]~231_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((!\U1|year\(9)))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[4]~0_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|year\(9),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[105]~231_combout\);

-- Location: LCCOMB_X19_Y12_N28
\U1|Mod8|auto_generated|divider|divider|StageOut[104]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[104]~232_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & (!\U1|year\(8))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(8),
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[3]~14_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[104]~232_combout\);

-- Location: LCCOMB_X19_Y11_N20
\U1|Mod8|auto_generated|divider|divider|StageOut[103]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[103]~233_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & (!\U1|year\(7))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(7),
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[2]~16_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[103]~233_combout\);

-- Location: LCCOMB_X19_Y12_N2
\U1|Mod8|auto_generated|divider|divider|StageOut[102]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[102]~234_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & ((!\U1|year\(6)))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\ & (\U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_9_result_int[10]~12_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \U1|year\(6),
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[102]~234_combout\);

-- Location: LCCOMB_X17_Y11_N26
\U1|Mod8|auto_generated|divider|divider|StageOut[112]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[112]~235_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & (!\U1|year\(5))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(5),
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout\,
	datac => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[112]~235_combout\);

-- Location: LCCOMB_X18_Y12_N28
\U1|Mod8|auto_generated|divider|divider|StageOut[122]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[122]~236_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & ((\U1|year\(4)))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & (\U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout\,
	datac => \U1|year\(4),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[122]~236_combout\);

-- Location: LCCOMB_X19_Y10_N2
\U1|Mod8|auto_generated|divider|divider|StageOut[132]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod8|auto_generated|divider|divider|StageOut[132]~237_combout\ = (\U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & (\U1|year\(3))) # 
-- (!\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ & ((\U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod8|auto_generated|divider|divider|add_sub_13_result_int[10]~12_combout\,
	datab => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	datac => \U1|year\(3),
	datad => \U1|Mod8|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout\,
	combout => \U1|Mod8|auto_generated|divider|divider|StageOut[132]~237_combout\);

-- Location: LCCOMB_X31_Y16_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~336_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~336_combout\);

-- Location: LCCOMB_X30_Y13_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~340_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~340_combout\);

-- Location: LCCOMB_X28_Y12_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~342_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~342_combout\);

-- Location: LCCOMB_X31_Y10_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~345_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~345_combout\);

-- Location: LCCOMB_X30_Y11_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~347_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~347_combout\);

-- Location: LCCOMB_X25_Y11_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~349_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~349_combout\);

-- Location: LCCOMB_X24_Y11_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~350_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~350_combout\);

-- Location: LCCOMB_X17_Y4_N24
\U1|Mod4|auto_generated|divider|divider|StageOut[91]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[91]~264_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (!\U1|year\(6))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(6),
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[91]~264_combout\);

-- Location: LCCOMB_X18_Y4_N6
\U1|Mod4|auto_generated|divider|divider|StageOut[107]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[107]~266_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U1|year\(4)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datab => \U1|year\(4),
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[107]~266_combout\);

-- Location: LCCOMB_X28_Y15_N26
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~148_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ 
-- & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~148_combout\);

-- Location: LCCOMB_X24_Y11_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~359_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~359_combout\);

-- Location: LCCOMB_X19_Y5_N22
\U1|dat_flag~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~15_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & (((\U1|year\(2))))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\) # ((\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\,
	datab => \U1|year\(2),
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	combout => \U1|dat_flag~15_combout\);

-- Location: LCCOMB_X19_Y5_N12
\U1|dat_flag~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat_flag~16_combout\ = (\U1|dat_flag~15_combout\) # ((\U1|dat_flag~7_combout\ & ((!\U1|year\(2)) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\,
	datab => \U1|year\(2),
	datac => \U1|dat_flag~15_combout\,
	datad => \U1|dat_flag~7_combout\,
	combout => \U1|dat_flag~16_combout\);

-- Location: LCCOMB_X5_Y11_N28
\U1|Selector83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector83~0_combout\ = (\U1|week\(0) & (((\U1|week\(2) & \U1|shi[5]~1_combout\)) # (!\U1|week\(1)))) # (!\U1|week\(0) & ((\U1|week\(2)) # ((\U1|week\(1)) # (\U1|shi[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(0),
	datab => \U1|week\(2),
	datac => \U1|week\(1),
	datad => \U1|shi[5]~1_combout\,
	combout => \U1|Selector83~0_combout\);

-- Location: LCCOMB_X5_Y11_N30
\U1|Selector83~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector83~1_combout\ = (\U1|week\(3) & (\U1|Selector83~0_combout\ $ (((\U1|week\(0) & \U1|week\(1)))))) # (!\U1|week\(3) & (\U1|week\(0) & (\U1|week\(1) & \U1|Selector83~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(0),
	datab => \U1|week\(1),
	datac => \U1|week\(3),
	datad => \U1|Selector83~0_combout\,
	combout => \U1|Selector83~1_combout\);

-- Location: LCCOMB_X3_Y11_N8
\U1|two_3[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_3[1]~3_combout\ = !\U1|flag\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|flag\(3),
	combout => \U1|two_3[1]~3_combout\);

-- Location: LCCOMB_X4_Y11_N18
\U1|one_13[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_13[4]~11_combout\ = !\U1|one_13~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|one_13~4_combout\,
	combout => \U1|one_13[4]~11_combout\);

-- Location: LCCOMB_X21_Y8_N20
\U1|two_14[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_14[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|miao\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|two_14[0]~1_combout\,
	datac => \U1|miao\(0),
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_14[0]~1_combout\);

-- Location: LCCOMB_X12_Y14_N18
\U1|one_9[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_9[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|one_9[0]~1_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|one_9[0]~1_combout\);

-- Location: LCCOMB_X18_Y7_N4
\U1|one_4[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_4[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|year\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|one_4[0]~1_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|year\(0),
	combout => \U1|one_4[0]~1_combout\);

-- Location: LCCOMB_X9_Y9_N8
\U1|one_9[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_9[1]~5_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U1|one_9[1]~5_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_9[1]~5_combout\);

-- Location: LCCOMB_X14_Y8_N8
\U1|one_3[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_3[1]~5_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|one_3[1]~5_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_3[1]~5_combout\);

-- Location: LCCOMB_X13_Y9_N26
\U1|two_7[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_7[1]~5_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U1|two_7[1]~5_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_7[1]~5_combout\);

-- Location: LCCOMB_X13_Y15_N4
\U1|two_11[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_11[1]~5_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|two_11[1]~5_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\,
	combout => \U1|two_11[1]~5_combout\);

-- Location: LCCOMB_X21_Y8_N6
\U1|two_13[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_13[1]~5_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|two_13[1]~5_combout\,
	combout => \U1|two_13[1]~5_combout\);

-- Location: LCCOMB_X14_Y8_N26
\U1|one_4[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_4[1]~5_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|Mod5|auto_generated|divider|divider|StageOut[71]~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[71]~174_combout\,
	datac => \U1|one_4[1]~5_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_4[1]~5_combout\);

-- Location: LCCOMB_X8_Y8_N26
\U1|one_6[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_6[1]~5_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U1|one_6[1]~5_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_6[1]~5_combout\);

-- Location: LCCOMB_X13_Y10_N8
\U1|one_1[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_1[1]~5_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datab => \U1|one_1[1]~5_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_1[1]~5_combout\);

-- Location: LCCOMB_X12_Y10_N4
\U1|two_8[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_8[2]~9_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|two_8[2]~9_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \U1|two_8[2]~9_combout\);

-- Location: LCCOMB_X13_Y10_N26
\U1|one_1[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_1[2]~9_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|one_1[2]~9_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_1[2]~9_combout\);

-- Location: LCCOMB_X9_Y9_N14
\U1|one_7[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_7[2]~9_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod6|auto_generated|divider|divider|StageOut[37]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|one_7[2]~9_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod6|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \U1|one_7[2]~9_combout\);

-- Location: LCCOMB_X14_Y8_N4
\U1|two_7[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_7[2]~9_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|two_7[2]~9_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_7[2]~9_combout\);

-- Location: LCCOMB_X13_Y15_N26
\U1|two_11[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_11[2]~9_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod1|auto_generated|divider|divider|StageOut[37]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_11[2]~9_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod1|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \U1|two_11[2]~9_combout\);

-- Location: LCCOMB_X14_Y11_N8
\U1|two_13[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_13[2]~9_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|two_13[2]~9_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_13[2]~9_combout\);

-- Location: LCCOMB_X16_Y8_N22
\U1|one_6[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_6[2]~9_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|one_6[2]~9_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_6[2]~9_combout\);

-- Location: LCCOMB_X13_Y10_N2
\U1|one_3[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_3[2]~9_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|one_3[2]~9_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_3[2]~9_combout\);

-- Location: LCCOMB_X11_Y9_N8
\U1|one_4[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_4[2]~9_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|Mod5|auto_generated|divider|divider|StageOut[72]~175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod5|auto_generated|divider|divider|StageOut[72]~175_combout\,
	datac => \U1|one_4[2]~9_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_4[2]~9_combout\);

-- Location: LCCOMB_X14_Y15_N24
\U1|two_11[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_11[3]~13_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod1|auto_generated|divider|divider|StageOut[38]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|two_11[3]~13_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod1|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \U1|two_11[3]~13_combout\);

-- Location: LCCOMB_X14_Y8_N22
\U1|one_1[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_1[3]~13_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U1|one_1[3]~13_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_1[3]~13_combout\);

-- Location: LCCOMB_X17_Y7_N8
\U1|one_4[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_4[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_4[3]~13_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|Mod5|auto_generated|divider|divider|StageOut[73]~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod5|auto_generated|divider|divider|StageOut[73]~176_combout\,
	datab => \U1|one_4[3]~13_combout\,
	datac => \rst~inputclkctrl_outclk\,
	combout => \U1|one_4[3]~13_combout\);

-- Location: LCCOMB_X8_Y8_N4
\U1|one_7[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_7[3]~13_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod6|auto_generated|divider|divider|StageOut[38]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|one_7[3]~13_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod6|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \U1|one_7[3]~13_combout\);

-- Location: LCCOMB_X9_Y9_N26
\U1|one_9[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_9[3]~13_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|one_9[3]~13_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_9[3]~13_combout\);

-- Location: LCCOMB_X14_Y11_N22
\U1|two_13[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[4]~17_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_13[4]~17_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|two_13[4]~17_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_13[4]~17_combout\);

-- Location: LCCOMB_X11_Y9_N30
\U1|one_1[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[4]~17_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_1[4]~17_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U1|one_1[4]~17_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_1[4]~17_combout\);

-- Location: LCCOMB_X14_Y10_N4
\U1|two_10[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[5]~21_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_10[5]~21_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|two_10[5]~21_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_10[5]~21_combout\);

-- Location: LCCOMB_X11_Y9_N26
\U1|one_1[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[6]~25_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_1[6]~25_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|Add8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Add8~1_combout\,
	datac => \U1|one_1[6]~25_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_1[6]~25_combout\);

-- Location: LCCOMB_X13_Y9_N30
\U1|two_7[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[6]~23_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_7[6]~23_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|two_7[6]~23_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_7[6]~23_combout\);

-- Location: IOIBUF_X18_Y24_N15
\keyen~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_keyen,
	o => \keyen~input_o\);

-- Location: LCCOMB_X28_Y12_N8
\U2|u1_ds18b20_dri|org_data[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|org_data[10]~feeder_combout\ = \U2|u1_ds18b20_dri|rd_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|rd_data\(10),
	combout => \U2|u1_ds18b20_dri|org_data[10]~feeder_combout\);

-- Location: LCCOMB_X28_Y12_N22
\U2|u1_ds18b20_dri|rd_data[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_data[9]~feeder_combout\ = \U2|u1_ds18b20_dri|rd_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|rd_data\(10),
	combout => \U2|u1_ds18b20_dri|rd_data[9]~feeder_combout\);

-- Location: LCCOMB_X28_Y12_N0
\U2|u1_ds18b20_dri|org_data[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|org_data[8]~feeder_combout\ = \U2|u1_ds18b20_dri|rd_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|rd_data\(8),
	combout => \U2|u1_ds18b20_dri|org_data[8]~feeder_combout\);

-- Location: LCCOMB_X28_Y12_N14
\U2|u1_ds18b20_dri|rd_data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_data[7]~feeder_combout\ = \U2|u1_ds18b20_dri|rd_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|rd_data\(8),
	combout => \U2|u1_ds18b20_dri|rd_data[7]~feeder_combout\);

-- Location: LCCOMB_X28_Y13_N30
\U2|u1_ds18b20_dri|rd_data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_data[1]~feeder_combout\ = \U2|u1_ds18b20_dri|rd_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|rd_data\(2),
	combout => \U2|u1_ds18b20_dri|rd_data[1]~feeder_combout\);

-- Location: LCCOMB_X28_Y12_N12
\U2|u1_ds18b20_dri|rd_data[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_data[10]~feeder_combout\ = \U2|u1_ds18b20_dri|rd_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|rd_data\(11),
	combout => \U2|u1_ds18b20_dri|rd_data[10]~feeder_combout\);

-- Location: LCCOMB_X28_Y12_N28
\U2|u1_ds18b20_dri|rd_data[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_data[11]~feeder_combout\ = \U2|u1_ds18b20_dri|rd_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|rd_data\(12),
	combout => \U2|u1_ds18b20_dri|rd_data[11]~feeder_combout\);

-- Location: LCCOMB_X28_Y12_N18
\U2|u1_ds18b20_dri|rd_data[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_data[12]~feeder_combout\ = \U2|u1_ds18b20_dri|rd_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|rd_data\(13),
	combout => \U2|u1_ds18b20_dri|rd_data[12]~feeder_combout\);

-- Location: IOOBUF_X0_Y9_N9
\dq~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u1_ds18b20_dri|dq_out~q\,
	oe => \U2|u1_ds18b20_dri|dq_out~en_q\,
	devoe => ww_devoe,
	o => \dq~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\rw~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rw~output_o\);

-- Location: IOOBUF_X25_Y0_N2
\rs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|rs~q\,
	devoe => ww_devoe,
	o => \rs~output_o\);

-- Location: IOOBUF_X34_Y18_N2
\en~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|lcd_clk~q\,
	devoe => ww_devoe,
	o => \en~output_o\);

-- Location: IOOBUF_X34_Y20_N9
\data[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|data\(0),
	devoe => ww_devoe,
	o => \data[0]~output_o\);

-- Location: IOOBUF_X30_Y24_N2
\data[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|data\(1),
	devoe => ww_devoe,
	o => \data[1]~output_o\);

-- Location: IOOBUF_X30_Y24_N23
\data[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|data\(2),
	devoe => ww_devoe,
	o => \data[2]~output_o\);

-- Location: IOOBUF_X28_Y24_N2
\data[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|data\(3),
	devoe => ww_devoe,
	o => \data[3]~output_o\);

-- Location: IOOBUF_X28_Y24_N9
\data[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|data\(4),
	devoe => ww_devoe,
	o => \data[4]~output_o\);

-- Location: IOOBUF_X28_Y24_N16
\data[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|data\(5),
	devoe => ww_devoe,
	o => \data[5]~output_o\);

-- Location: IOOBUF_X28_Y24_N23
\data[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|data\(6),
	devoe => ww_devoe,
	o => \data[6]~output_o\);

-- Location: IOOBUF_X23_Y24_N2
\data[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|data\(7),
	devoe => ww_devoe,
	o => \data[7]~output_o\);

-- Location: IOOBUF_X9_Y24_N9
\led[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|led\(0),
	devoe => ww_devoe,
	o => \led[0]~output_o\);

-- Location: IOOBUF_X11_Y24_N16
\led[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|led\(1),
	devoe => ww_devoe,
	o => \led[1]~output_o\);

-- Location: IOOBUF_X13_Y24_N23
\led[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|led\(2),
	devoe => ww_devoe,
	o => \led[2]~output_o\);

-- Location: IOOBUF_X13_Y24_N16
\led[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|led\(3),
	devoe => ww_devoe,
	o => \led[3]~output_o\);

-- Location: IOOBUF_X16_Y24_N23
\led[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|led\(4),
	devoe => ww_devoe,
	o => \led[4]~output_o\);

-- Location: IOOBUF_X16_Y24_N16
\led[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|led\(5),
	devoe => ww_devoe,
	o => \led[5]~output_o\);

-- Location: IOOBUF_X16_Y24_N9
\led[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|led\(6),
	devoe => ww_devoe,
	o => \led[6]~output_o\);

-- Location: IOOBUF_X16_Y24_N2
\led[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|led\(7),
	devoe => ww_devoe,
	o => \led[7]~output_o\);

-- Location: IOOBUF_X0_Y6_N23
\beep~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|beep_r~q\,
	devoe => ww_devoe,
	o => \beep~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\sel[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|sel\(0),
	devoe => ww_devoe,
	o => \sel[0]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\sel[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|sel\(1),
	devoe => ww_devoe,
	o => \sel[1]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\sel[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|sel\(2),
	devoe => ww_devoe,
	o => \sel[2]~output_o\);

-- Location: IOOBUF_X7_Y0_N2
\sel[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|sel\(3),
	devoe => ww_devoe,
	o => \sel[3]~output_o\);

-- Location: IOOBUF_X13_Y0_N16
\sel[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|sel\(4),
	devoe => ww_devoe,
	o => \sel[4]~output_o\);

-- Location: IOOBUF_X13_Y0_N2
\sel[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|sel\(4),
	devoe => ww_devoe,
	o => \sel[5]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\seg_led[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|seg_led\(0),
	devoe => ww_devoe,
	o => \seg_led[0]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\seg_led[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|seg_led\(1),
	devoe => ww_devoe,
	o => \seg_led[1]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\seg_led[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|seg_led\(2),
	devoe => ww_devoe,
	o => \seg_led[2]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\seg_led[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|seg_led\(3),
	devoe => ww_devoe,
	o => \seg_led[3]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\seg_led[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|seg_led\(4),
	devoe => ww_devoe,
	o => \seg_led[4]~output_o\);

-- Location: IOOBUF_X21_Y0_N9
\seg_led[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|seg_led\(5),
	devoe => ww_devoe,
	o => \seg_led[5]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\seg_led[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|ALT_INV_seg_led\(6),
	devoe => ww_devoe,
	o => \seg_led[6]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\seg_led[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U2|u_seg_led|seg_led\(7),
	devoe => ww_devoe,
	o => \seg_led[7]~output_o\);

-- Location: LCCOMB_X30_Y18_N18
\U2|u1_ds18b20_dri|cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt[0]~5_combout\ = \U2|u1_ds18b20_dri|cnt\(0) $ (VCC)
-- \U2|u1_ds18b20_dri|cnt[0]~6\ = CARRY(\U2|u1_ds18b20_dri|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt\(0),
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|cnt[0]~5_combout\,
	cout => \U2|u1_ds18b20_dri|cnt[0]~6\);

-- Location: IOIBUF_X18_Y24_N22
\sys_rst_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sys_rst_n,
	o => \sys_rst_n~input_o\);

-- Location: LCCOMB_X30_Y18_N28
\U2|u1_ds18b20_dri|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|LessThan0~0_combout\ = (\U2|u1_ds18b20_dri|cnt\(4) & \U2|u1_ds18b20_dri|cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|cnt\(4),
	datad => \U2|u1_ds18b20_dri|cnt\(3),
	combout => \U2|u1_ds18b20_dri|LessThan0~0_combout\);

-- Location: FF_X30_Y18_N19
\U2|u1_ds18b20_dri|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt[0]~5_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt\(0));

-- Location: LCCOMB_X30_Y18_N20
\U2|u1_ds18b20_dri|cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt[1]~7_combout\ = (\U2|u1_ds18b20_dri|cnt\(1) & (!\U2|u1_ds18b20_dri|cnt[0]~6\)) # (!\U2|u1_ds18b20_dri|cnt\(1) & ((\U2|u1_ds18b20_dri|cnt[0]~6\) # (GND)))
-- \U2|u1_ds18b20_dri|cnt[1]~8\ = CARRY((!\U2|u1_ds18b20_dri|cnt[0]~6\) # (!\U2|u1_ds18b20_dri|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt\(1),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt[0]~6\,
	combout => \U2|u1_ds18b20_dri|cnt[1]~7_combout\,
	cout => \U2|u1_ds18b20_dri|cnt[1]~8\);

-- Location: FF_X30_Y18_N21
\U2|u1_ds18b20_dri|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt[1]~7_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt\(1));

-- Location: LCCOMB_X30_Y18_N24
\U2|u1_ds18b20_dri|cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt[3]~11_combout\ = (\U2|u1_ds18b20_dri|cnt\(3) & (!\U2|u1_ds18b20_dri|cnt[2]~10\)) # (!\U2|u1_ds18b20_dri|cnt\(3) & ((\U2|u1_ds18b20_dri|cnt[2]~10\) # (GND)))
-- \U2|u1_ds18b20_dri|cnt[3]~12\ = CARRY((!\U2|u1_ds18b20_dri|cnt[2]~10\) # (!\U2|u1_ds18b20_dri|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt\(3),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt[2]~10\,
	combout => \U2|u1_ds18b20_dri|cnt[3]~11_combout\,
	cout => \U2|u1_ds18b20_dri|cnt[3]~12\);

-- Location: FF_X30_Y18_N25
\U2|u1_ds18b20_dri|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt[3]~11_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt\(3));

-- Location: LCCOMB_X30_Y18_N26
\U2|u1_ds18b20_dri|cnt[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt[4]~13_combout\ = \U2|u1_ds18b20_dri|cnt\(4) $ (!\U2|u1_ds18b20_dri|cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt\(4),
	cin => \U2|u1_ds18b20_dri|cnt[3]~12\,
	combout => \U2|u1_ds18b20_dri|cnt[4]~13_combout\);

-- Location: FF_X30_Y18_N27
\U2|u1_ds18b20_dri|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt[4]~13_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt\(4));

-- Location: LCCOMB_X30_Y18_N14
\U2|u1_ds18b20_dri|clk_1us~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|clk_1us~0_combout\ = \U2|u1_ds18b20_dri|clk_1us~q\ $ (((\U2|u1_ds18b20_dri|cnt\(4) & \U2|u1_ds18b20_dri|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|clk_1us~q\,
	datac => \U2|u1_ds18b20_dri|cnt\(4),
	datad => \U2|u1_ds18b20_dri|cnt\(3),
	combout => \U2|u1_ds18b20_dri|clk_1us~0_combout\);

-- Location: LCCOMB_X30_Y18_N6
\U2|u1_ds18b20_dri|clk_1us~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|clk_1us~feeder_combout\ = \U2|u1_ds18b20_dri|clk_1us~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|clk_1us~0_combout\,
	combout => \U2|u1_ds18b20_dri|clk_1us~feeder_combout\);

-- Location: FF_X30_Y18_N7
\U2|u1_ds18b20_dri|clk_1us\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|clk_1us~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|clk_1us~q\);

-- Location: CLKCTRL_G9
\U2|u1_ds18b20_dri|clk_1us~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\);

-- Location: FF_X31_Y14_N5
\U2|u1_ds18b20_dri|cur_state.rd_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cur_state.rd_byte~q\);

-- Location: LCCOMB_X32_Y17_N6
\U2|u1_ds18b20_dri|cmd_cnt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cmd_cnt[0]~4_combout\ = !\U2|u1_ds18b20_dri|cmd_cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|cmd_cnt\(0),
	combout => \U2|u1_ds18b20_dri|cmd_cnt[0]~4_combout\);

-- Location: LCCOMB_X32_Y14_N8
\U2|u1_ds18b20_dri|wr_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|wr_cnt~0_combout\ = (!\U2|u1_ds18b20_dri|wr_cnt\(3) & !\U2|u1_ds18b20_dri|wr_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|wr_cnt\(3),
	datac => \U2|u1_ds18b20_dri|wr_cnt\(0),
	combout => \U2|u1_ds18b20_dri|wr_cnt~0_combout\);

-- Location: FF_X31_Y14_N21
\U2|u1_ds18b20_dri|cur_state.wr_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cur_state.wr_byte~q\);

-- Location: LCCOMB_X31_Y14_N2
\U2|u1_ds18b20_dri|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector3~2_combout\ = (\U2|u1_ds18b20_dri|cur_state.wr_byte~q\ & \U2|u1_ds18b20_dri|st_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|cur_state.wr_byte~q\,
	datad => \U2|u1_ds18b20_dri|st_done~q\,
	combout => \U2|u1_ds18b20_dri|Selector3~2_combout\);

-- Location: LCCOMB_X32_Y17_N18
\U2|u1_ds18b20_dri|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector4~0_combout\ = (!\U2|u1_ds18b20_dri|cmd_cnt\(3) & (!\U2|u1_ds18b20_dri|cmd_cnt\(2) & (\U2|u1_ds18b20_dri|cmd_cnt\(1) & \U2|u1_ds18b20_dri|Selector3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cmd_cnt\(3),
	datab => \U2|u1_ds18b20_dri|cmd_cnt\(2),
	datac => \U2|u1_ds18b20_dri|cmd_cnt\(1),
	datad => \U2|u1_ds18b20_dri|Selector3~2_combout\,
	combout => \U2|u1_ds18b20_dri|Selector4~0_combout\);

-- Location: FF_X32_Y17_N31
\U2|u1_ds18b20_dri|cur_state.delay\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|Selector4~1_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cur_state.delay~q\);

-- Location: LCCOMB_X32_Y17_N12
\U2|u1_ds18b20_dri|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector4~1_combout\ = (\U2|u1_ds18b20_dri|st_done~q\ & (\U2|u1_ds18b20_dri|Selector4~0_combout\ & ((!\U2|u1_ds18b20_dri|cmd_cnt\(0))))) # (!\U2|u1_ds18b20_dri|st_done~q\ & ((\U2|u1_ds18b20_dri|cur_state.delay~q\) # 
-- ((\U2|u1_ds18b20_dri|Selector4~0_combout\ & !\U2|u1_ds18b20_dri|cmd_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|st_done~q\,
	datab => \U2|u1_ds18b20_dri|Selector4~0_combout\,
	datac => \U2|u1_ds18b20_dri|cur_state.delay~q\,
	datad => \U2|u1_ds18b20_dri|cmd_cnt\(0),
	combout => \U2|u1_ds18b20_dri|Selector4~1_combout\);

-- Location: LCCOMB_X32_Y12_N12
\U2|u1_ds18b20_dri|cnt_1us[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[0]~20_combout\ = \U2|u1_ds18b20_dri|cnt_1us\(0) $ (VCC)
-- \U2|u1_ds18b20_dri|cnt_1us[0]~21\ = CARRY(\U2|u1_ds18b20_dri|cnt_1us\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(0),
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|cnt_1us[0]~20_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[0]~21\);

-- Location: LCCOMB_X32_Y12_N14
\U2|u1_ds18b20_dri|cnt_1us[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[1]~22_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(1) & (!\U2|u1_ds18b20_dri|cnt_1us[0]~21\)) # (!\U2|u1_ds18b20_dri|cnt_1us\(1) & ((\U2|u1_ds18b20_dri|cnt_1us[0]~21\) # (GND)))
-- \U2|u1_ds18b20_dri|cnt_1us[1]~23\ = CARRY((!\U2|u1_ds18b20_dri|cnt_1us[0]~21\) # (!\U2|u1_ds18b20_dri|cnt_1us\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(1),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[0]~21\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[1]~22_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[1]~23\);

-- Location: LCCOMB_X32_Y14_N26
\U2|u1_ds18b20_dri|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector13~2_combout\ = (\U2|u1_ds18b20_dri|flow_cnt\(2)) # ((\U2|u1_ds18b20_dri|wr_cnt\(3)) # (\U2|u1_ds18b20_dri|flow_cnt\(1) $ (\U2|u1_ds18b20_dri|flow_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datab => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datad => \U2|u1_ds18b20_dri|wr_cnt\(3),
	combout => \U2|u1_ds18b20_dri|Selector13~2_combout\);

-- Location: LCCOMB_X29_Y13_N2
\U2|u1_ds18b20_dri|init_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|init_done~0_combout\ = (!\U2|u1_ds18b20_dri|flow_cnt\(1) & (\U2|u1_ds18b20_dri|flow_cnt\(2) & (!\U2|u1_ds18b20_dri|Selector0~1_combout\ & !\U2|u1_ds18b20_dri|flow_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datab => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datac => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datad => \U2|u1_ds18b20_dri|flow_cnt\(0),
	combout => \U2|u1_ds18b20_dri|init_done~0_combout\);

-- Location: LCCOMB_X29_Y13_N0
\U2|u1_ds18b20_dri|init_done~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|init_done~1_combout\ = (\U2|u1_ds18b20_dri|Selector0~1_combout\ & ((\U2|u1_ds18b20_dri|init_done~q\) # ((\U2|u1_ds18b20_dri|init_done~0_combout\ & \U2|u1_ds18b20_dri|Equal0~6_combout\)))) # (!\U2|u1_ds18b20_dri|Selector0~1_combout\ & 
-- (\U2|u1_ds18b20_dri|init_done~0_combout\ & ((\U2|u1_ds18b20_dri|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datab => \U2|u1_ds18b20_dri|init_done~0_combout\,
	datac => \U2|u1_ds18b20_dri|init_done~q\,
	datad => \U2|u1_ds18b20_dri|Equal0~6_combout\,
	combout => \U2|u1_ds18b20_dri|init_done~1_combout\);

-- Location: FF_X29_Y13_N1
\U2|u1_ds18b20_dri|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|init_done~1_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|init_done~q\);

-- Location: LCCOMB_X31_Y14_N22
\U2|u1_ds18b20_dri|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector0~0_combout\ = (!\U2|u1_ds18b20_dri|init_done~q\ & !\U2|u1_ds18b20_dri|cur_state.init~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|init_done~q\,
	datad => \U2|u1_ds18b20_dri|cur_state.init~q\,
	combout => \U2|u1_ds18b20_dri|Selector0~0_combout\);

-- Location: LCCOMB_X31_Y14_N0
\U2|u1_ds18b20_dri|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector0~1_combout\ = (!\U2|u1_ds18b20_dri|Selector0~0_combout\ & (((!\U2|u1_ds18b20_dri|cur_state.rd_byte~q\ & !\U2|u1_ds18b20_dri|cur_state.delay~q\)) # (!\U2|u1_ds18b20_dri|st_done~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cur_state.rd_byte~q\,
	datab => \U2|u1_ds18b20_dri|st_done~q\,
	datac => \U2|u1_ds18b20_dri|Selector0~0_combout\,
	datad => \U2|u1_ds18b20_dri|cur_state.delay~q\,
	combout => \U2|u1_ds18b20_dri|Selector0~1_combout\);

-- Location: FF_X31_Y14_N1
\U2|u1_ds18b20_dri|cur_state.init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cur_state.init~q\);

-- Location: FF_X31_Y14_N31
\U2|u1_ds18b20_dri|cur_state.rom_skip\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector1~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cur_state.rom_skip~q\);

-- Location: LCCOMB_X31_Y14_N30
\U2|u1_ds18b20_dri|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector1~0_combout\ = (\U2|u1_ds18b20_dri|init_done~q\ & (((\U2|u1_ds18b20_dri|cur_state.rom_skip~q\ & !\U2|u1_ds18b20_dri|st_done~q\)) # (!\U2|u1_ds18b20_dri|cur_state.init~q\))) # (!\U2|u1_ds18b20_dri|init_done~q\ & 
-- (((\U2|u1_ds18b20_dri|cur_state.rom_skip~q\ & !\U2|u1_ds18b20_dri|st_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|init_done~q\,
	datab => \U2|u1_ds18b20_dri|cur_state.init~q\,
	datac => \U2|u1_ds18b20_dri|cur_state.rom_skip~q\,
	datad => \U2|u1_ds18b20_dri|st_done~q\,
	combout => \U2|u1_ds18b20_dri|Selector1~0_combout\);

-- Location: LCCOMB_X32_Y14_N20
\U2|u1_ds18b20_dri|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector13~3_combout\ = (\U2|u1_ds18b20_dri|Selector3~3_combout\) # ((\U2|u1_ds18b20_dri|Selector1~0_combout\) # ((\U2|u1_ds18b20_dri|Selector2~1_combout\ & \U2|u1_ds18b20_dri|Selector13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector3~3_combout\,
	datab => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	datac => \U2|u1_ds18b20_dri|Selector13~2_combout\,
	datad => \U2|u1_ds18b20_dri|Selector1~0_combout\,
	combout => \U2|u1_ds18b20_dri|Selector13~3_combout\);

-- Location: LCCOMB_X32_Y12_N22
\U2|u1_ds18b20_dri|cnt_1us[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[5]~30_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(5) & (!\U2|u1_ds18b20_dri|cnt_1us[4]~29\)) # (!\U2|u1_ds18b20_dri|cnt_1us\(5) & ((\U2|u1_ds18b20_dri|cnt_1us[4]~29\) # (GND)))
-- \U2|u1_ds18b20_dri|cnt_1us[5]~31\ = CARRY((!\U2|u1_ds18b20_dri|cnt_1us[4]~29\) # (!\U2|u1_ds18b20_dri|cnt_1us\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(5),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[4]~29\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[5]~30_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[5]~31\);

-- Location: LCCOMB_X32_Y12_N24
\U2|u1_ds18b20_dri|cnt_1us[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[6]~32_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(6) & (\U2|u1_ds18b20_dri|cnt_1us[5]~31\ $ (GND))) # (!\U2|u1_ds18b20_dri|cnt_1us\(6) & (!\U2|u1_ds18b20_dri|cnt_1us[5]~31\ & VCC))
-- \U2|u1_ds18b20_dri|cnt_1us[6]~33\ = CARRY((\U2|u1_ds18b20_dri|cnt_1us\(6) & !\U2|u1_ds18b20_dri|cnt_1us[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(6),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[5]~31\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[6]~32_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[6]~33\);

-- Location: FF_X32_Y12_N25
\U2|u1_ds18b20_dri|cnt_1us[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[6]~32_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(6));

-- Location: LCCOMB_X32_Y12_N26
\U2|u1_ds18b20_dri|cnt_1us[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[7]~34_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(7) & (!\U2|u1_ds18b20_dri|cnt_1us[6]~33\)) # (!\U2|u1_ds18b20_dri|cnt_1us\(7) & ((\U2|u1_ds18b20_dri|cnt_1us[6]~33\) # (GND)))
-- \U2|u1_ds18b20_dri|cnt_1us[7]~35\ = CARRY((!\U2|u1_ds18b20_dri|cnt_1us[6]~33\) # (!\U2|u1_ds18b20_dri|cnt_1us\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(7),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[6]~33\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[7]~34_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[7]~35\);

-- Location: LCCOMB_X32_Y12_N28
\U2|u1_ds18b20_dri|cnt_1us[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[8]~36_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(8) & (\U2|u1_ds18b20_dri|cnt_1us[7]~35\ $ (GND))) # (!\U2|u1_ds18b20_dri|cnt_1us\(8) & (!\U2|u1_ds18b20_dri|cnt_1us[7]~35\ & VCC))
-- \U2|u1_ds18b20_dri|cnt_1us[8]~37\ = CARRY((\U2|u1_ds18b20_dri|cnt_1us\(8) & !\U2|u1_ds18b20_dri|cnt_1us[7]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(8),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[7]~35\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[8]~36_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[8]~37\);

-- Location: FF_X32_Y12_N29
\U2|u1_ds18b20_dri|cnt_1us[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[8]~36_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(8));

-- Location: FF_X32_Y12_N27
\U2|u1_ds18b20_dri|cnt_1us[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[7]~34_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(7));

-- Location: LCCOMB_X32_Y11_N0
\U2|u1_ds18b20_dri|cnt_1us[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[10]~40_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(10) & (\U2|u1_ds18b20_dri|cnt_1us[9]~39\ $ (GND))) # (!\U2|u1_ds18b20_dri|cnt_1us\(10) & (!\U2|u1_ds18b20_dri|cnt_1us[9]~39\ & VCC))
-- \U2|u1_ds18b20_dri|cnt_1us[10]~41\ = CARRY((\U2|u1_ds18b20_dri|cnt_1us\(10) & !\U2|u1_ds18b20_dri|cnt_1us[9]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(10),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[9]~39\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[10]~40_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[10]~41\);

-- Location: FF_X32_Y11_N1
\U2|u1_ds18b20_dri|cnt_1us[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[10]~40_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(10));

-- Location: LCCOMB_X32_Y11_N2
\U2|u1_ds18b20_dri|cnt_1us[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[11]~42_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(11) & (!\U2|u1_ds18b20_dri|cnt_1us[10]~41\)) # (!\U2|u1_ds18b20_dri|cnt_1us\(11) & ((\U2|u1_ds18b20_dri|cnt_1us[10]~41\) # (GND)))
-- \U2|u1_ds18b20_dri|cnt_1us[11]~43\ = CARRY((!\U2|u1_ds18b20_dri|cnt_1us[10]~41\) # (!\U2|u1_ds18b20_dri|cnt_1us\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(11),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[10]~41\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[11]~42_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[11]~43\);

-- Location: FF_X32_Y11_N3
\U2|u1_ds18b20_dri|cnt_1us[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[11]~42_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(11));

-- Location: LCCOMB_X32_Y11_N4
\U2|u1_ds18b20_dri|cnt_1us[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[12]~44_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(12) & (\U2|u1_ds18b20_dri|cnt_1us[11]~43\ $ (GND))) # (!\U2|u1_ds18b20_dri|cnt_1us\(12) & (!\U2|u1_ds18b20_dri|cnt_1us[11]~43\ & VCC))
-- \U2|u1_ds18b20_dri|cnt_1us[12]~45\ = CARRY((\U2|u1_ds18b20_dri|cnt_1us\(12) & !\U2|u1_ds18b20_dri|cnt_1us[11]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(12),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[11]~43\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[12]~44_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[12]~45\);

-- Location: FF_X32_Y11_N5
\U2|u1_ds18b20_dri|cnt_1us[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[12]~44_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(12));

-- Location: LCCOMB_X32_Y11_N24
\U2|u1_ds18b20_dri|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal0~0_combout\ = (!\U2|u1_ds18b20_dri|cnt_1us\(9) & (!\U2|u1_ds18b20_dri|cnt_1us\(11) & (!\U2|u1_ds18b20_dri|cnt_1us\(12) & !\U2|u1_ds18b20_dri|cnt_1us\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(9),
	datab => \U2|u1_ds18b20_dri|cnt_1us\(11),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(12),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(10),
	combout => \U2|u1_ds18b20_dri|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y11_N6
\U2|u1_ds18b20_dri|cnt_1us[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[13]~46_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(13) & (!\U2|u1_ds18b20_dri|cnt_1us[12]~45\)) # (!\U2|u1_ds18b20_dri|cnt_1us\(13) & ((\U2|u1_ds18b20_dri|cnt_1us[12]~45\) # (GND)))
-- \U2|u1_ds18b20_dri|cnt_1us[13]~47\ = CARRY((!\U2|u1_ds18b20_dri|cnt_1us[12]~45\) # (!\U2|u1_ds18b20_dri|cnt_1us\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(13),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[12]~45\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[13]~46_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[13]~47\);

-- Location: LCCOMB_X32_Y11_N8
\U2|u1_ds18b20_dri|cnt_1us[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[14]~48_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(14) & (\U2|u1_ds18b20_dri|cnt_1us[13]~47\ $ (GND))) # (!\U2|u1_ds18b20_dri|cnt_1us\(14) & (!\U2|u1_ds18b20_dri|cnt_1us[13]~47\ & VCC))
-- \U2|u1_ds18b20_dri|cnt_1us[14]~49\ = CARRY((\U2|u1_ds18b20_dri|cnt_1us\(14) & !\U2|u1_ds18b20_dri|cnt_1us[13]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(14),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[13]~47\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[14]~48_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[14]~49\);

-- Location: FF_X32_Y11_N9
\U2|u1_ds18b20_dri|cnt_1us[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[14]~48_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(14));

-- Location: LCCOMB_X32_Y11_N12
\U2|u1_ds18b20_dri|cnt_1us[16]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[16]~52_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(16) & (\U2|u1_ds18b20_dri|cnt_1us[15]~51\ $ (GND))) # (!\U2|u1_ds18b20_dri|cnt_1us\(16) & (!\U2|u1_ds18b20_dri|cnt_1us[15]~51\ & VCC))
-- \U2|u1_ds18b20_dri|cnt_1us[16]~53\ = CARRY((\U2|u1_ds18b20_dri|cnt_1us\(16) & !\U2|u1_ds18b20_dri|cnt_1us[15]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(16),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[15]~51\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[16]~52_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[16]~53\);

-- Location: LCCOMB_X32_Y11_N14
\U2|u1_ds18b20_dri|cnt_1us[17]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[17]~54_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(17) & (!\U2|u1_ds18b20_dri|cnt_1us[16]~53\)) # (!\U2|u1_ds18b20_dri|cnt_1us\(17) & ((\U2|u1_ds18b20_dri|cnt_1us[16]~53\) # (GND)))
-- \U2|u1_ds18b20_dri|cnt_1us[17]~55\ = CARRY((!\U2|u1_ds18b20_dri|cnt_1us[16]~53\) # (!\U2|u1_ds18b20_dri|cnt_1us\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(17),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[16]~53\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[17]~54_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[17]~55\);

-- Location: FF_X32_Y11_N15
\U2|u1_ds18b20_dri|cnt_1us[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[17]~54_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(17));

-- Location: LCCOMB_X32_Y11_N16
\U2|u1_ds18b20_dri|cnt_1us[18]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[18]~56_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(18) & (\U2|u1_ds18b20_dri|cnt_1us[17]~55\ $ (GND))) # (!\U2|u1_ds18b20_dri|cnt_1us\(18) & (!\U2|u1_ds18b20_dri|cnt_1us[17]~55\ & VCC))
-- \U2|u1_ds18b20_dri|cnt_1us[18]~57\ = CARRY((\U2|u1_ds18b20_dri|cnt_1us\(18) & !\U2|u1_ds18b20_dri|cnt_1us[17]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(18),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[17]~55\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[18]~56_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[18]~57\);

-- Location: FF_X32_Y11_N17
\U2|u1_ds18b20_dri|cnt_1us[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[18]~56_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(18));

-- Location: LCCOMB_X32_Y11_N18
\U2|u1_ds18b20_dri|cnt_1us[19]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[19]~58_combout\ = \U2|u1_ds18b20_dri|cnt_1us[18]~57\ $ (\U2|u1_ds18b20_dri|cnt_1us\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|cnt_1us\(19),
	cin => \U2|u1_ds18b20_dri|cnt_1us[18]~57\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[19]~58_combout\);

-- Location: FF_X32_Y11_N19
\U2|u1_ds18b20_dri|cnt_1us[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[19]~58_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(19));

-- Location: LCCOMB_X32_Y11_N22
\U2|u1_ds18b20_dri|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal0~1_combout\ = (\U2|u1_ds18b20_dri|Equal0~0_combout\ & (!\U2|u1_ds18b20_dri|cnt_1us\(14) & !\U2|u1_ds18b20_dri|cnt_1us\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Equal0~0_combout\,
	datac => \U2|u1_ds18b20_dri|cnt_1us\(14),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(19),
	combout => \U2|u1_ds18b20_dri|Equal0~1_combout\);

-- Location: FF_X32_Y11_N13
\U2|u1_ds18b20_dri|cnt_1us[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[16]~52_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(16));

-- Location: FF_X32_Y11_N7
\U2|u1_ds18b20_dri|cnt_1us[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[13]~46_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(13));

-- Location: LCCOMB_X32_Y11_N28
\U2|u1_ds18b20_dri|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal0~2_combout\ = (!\U2|u1_ds18b20_dri|cnt_1us\(15) & (!\U2|u1_ds18b20_dri|cnt_1us\(16) & (!\U2|u1_ds18b20_dri|cnt_1us\(17) & !\U2|u1_ds18b20_dri|cnt_1us\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(15),
	datab => \U2|u1_ds18b20_dri|cnt_1us\(16),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(17),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(13),
	combout => \U2|u1_ds18b20_dri|Equal0~2_combout\);

-- Location: LCCOMB_X33_Y13_N0
\U2|u1_ds18b20_dri|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal0~3_combout\ = (\U2|u1_ds18b20_dri|Equal0~1_combout\ & (\U2|u1_ds18b20_dri|Equal0~2_combout\ & !\U2|u1_ds18b20_dri|cnt_1us\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Equal0~1_combout\,
	datac => \U2|u1_ds18b20_dri|Equal0~2_combout\,
	datad => \U2|u1_ds18b20_dri|cnt_1us\(18),
	combout => \U2|u1_ds18b20_dri|Equal0~3_combout\);

-- Location: LCCOMB_X33_Y13_N30
\U2|u1_ds18b20_dri|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|LessThan7~1_combout\ = (\U2|u1_ds18b20_dri|LessThan7~0_combout\) # ((\U2|u1_ds18b20_dri|cnt_1us\(8)) # ((\U2|u1_ds18b20_dri|cnt_1us\(7)) # (!\U2|u1_ds18b20_dri|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|LessThan7~0_combout\,
	datab => \U2|u1_ds18b20_dri|cnt_1us\(8),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(7),
	datad => \U2|u1_ds18b20_dri|Equal0~3_combout\,
	combout => \U2|u1_ds18b20_dri|LessThan7~1_combout\);

-- Location: LCCOMB_X26_Y13_N28
\U2|u1_ds18b20_dri|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector13~0_combout\ = (\U2|u1_ds18b20_dri|flow_cnt\(1) & ((\U2|u1_ds18b20_dri|flow_cnt\(0)) # (!\U2|u1_ds18b20_dri|LessThan7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|LessThan7~1_combout\,
	combout => \U2|u1_ds18b20_dri|Selector13~0_combout\);

-- Location: LCCOMB_X26_Y13_N24
\U2|u1_ds18b20_dri|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Add4~10_combout\ = (\U2|u1_ds18b20_dri|Add4~6_combout\ & !\U2|u1_ds18b20_dri|rd_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Add4~6_combout\,
	datac => \U2|u1_ds18b20_dri|rd_cnt\(4),
	combout => \U2|u1_ds18b20_dri|Add4~10_combout\);

-- Location: LCCOMB_X26_Y13_N20
\U2|u1_ds18b20_dri|flow_cnt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\ = (!\U2|u1_ds18b20_dri|flow_cnt\(2) & (!\U2|u1_ds18b20_dri|flow_cnt\(0) & \U2|u1_ds18b20_dri|flow_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|flow_cnt\(1),
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\);

-- Location: LCCOMB_X26_Y13_N2
\U2|u1_ds18b20_dri|rd_cnt[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_cnt[4]~0_combout\ = (\U2|u1_ds18b20_dri|Selector6~3_combout\ & ((\U2|u1_ds18b20_dri|rd_cnt\(4)) # ((\U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\ & \U2|u1_ds18b20_dri|LessThan7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	datab => \U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\,
	datac => \U2|u1_ds18b20_dri|rd_cnt\(4),
	datad => \U2|u1_ds18b20_dri|LessThan7~1_combout\,
	combout => \U2|u1_ds18b20_dri|rd_cnt[4]~0_combout\);

-- Location: FF_X26_Y13_N25
\U2|u1_ds18b20_dri|rd_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Add4~10_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|rd_cnt[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_cnt\(3));

-- Location: LCCOMB_X26_Y13_N4
\U2|u1_ds18b20_dri|Add4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Add4~11_combout\ = (\U2|u1_ds18b20_dri|Add4~4_combout\ & !\U2|u1_ds18b20_dri|rd_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Add4~4_combout\,
	datac => \U2|u1_ds18b20_dri|rd_cnt\(4),
	combout => \U2|u1_ds18b20_dri|Add4~11_combout\);

-- Location: FF_X26_Y13_N5
\U2|u1_ds18b20_dri|rd_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Add4~11_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|rd_cnt[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_cnt\(2));

-- Location: LCCOMB_X26_Y13_N16
\U2|u1_ds18b20_dri|Add4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Add4~13_combout\ = (\U2|u1_ds18b20_dri|Add4~0_combout\ & !\U2|u1_ds18b20_dri|rd_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Add4~0_combout\,
	datac => \U2|u1_ds18b20_dri|rd_cnt\(4),
	combout => \U2|u1_ds18b20_dri|Add4~13_combout\);

-- Location: FF_X26_Y13_N17
\U2|u1_ds18b20_dri|rd_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Add4~13_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|rd_cnt[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_cnt\(0));

-- Location: LCCOMB_X26_Y13_N14
\U2|u1_ds18b20_dri|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Add4~8_combout\ = \U2|u1_ds18b20_dri|rd_cnt\(4) $ (!\U2|u1_ds18b20_dri|Add4~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|rd_cnt\(4),
	cin => \U2|u1_ds18b20_dri|Add4~7\,
	combout => \U2|u1_ds18b20_dri|Add4~8_combout\);

-- Location: LCCOMB_X26_Y13_N26
\U2|u1_ds18b20_dri|rd_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_cnt[4]~1_combout\ = (\U2|u1_ds18b20_dri|rd_cnt\(4) & ((!\U2|u1_ds18b20_dri|rd_cnt[4]~0_combout\))) # (!\U2|u1_ds18b20_dri|rd_cnt\(4) & (\U2|u1_ds18b20_dri|Add4~8_combout\ & \U2|u1_ds18b20_dri|rd_cnt[4]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Add4~8_combout\,
	datac => \U2|u1_ds18b20_dri|rd_cnt\(4),
	datad => \U2|u1_ds18b20_dri|rd_cnt[4]~0_combout\,
	combout => \U2|u1_ds18b20_dri|rd_cnt[4]~1_combout\);

-- Location: FF_X26_Y13_N27
\U2|u1_ds18b20_dri|rd_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|rd_cnt[4]~1_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_cnt\(4));

-- Location: LCCOMB_X26_Y13_N18
\U2|u1_ds18b20_dri|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector13~1_combout\ = (\U2|u1_ds18b20_dri|Selector6~3_combout\ & ((\U2|u1_ds18b20_dri|Selector13~0_combout\) # ((\U2|u1_ds18b20_dri|flow_cnt\(2)) # (\U2|u1_ds18b20_dri|rd_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	datab => \U2|u1_ds18b20_dri|Selector13~0_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datad => \U2|u1_ds18b20_dri|rd_cnt\(4),
	combout => \U2|u1_ds18b20_dri|Selector13~1_combout\);

-- Location: FF_X31_Y14_N19
\U2|u1_ds18b20_dri|cur_state.rd_temp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|Selector5~0_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cur_state.rd_temp~q\);

-- Location: LCCOMB_X32_Y17_N10
\U2|u1_ds18b20_dri|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector5~0_combout\ = (\U2|u1_ds18b20_dri|st_done~q\ & (\U2|u1_ds18b20_dri|Selector4~0_combout\ & ((\U2|u1_ds18b20_dri|cmd_cnt\(0))))) # (!\U2|u1_ds18b20_dri|st_done~q\ & ((\U2|u1_ds18b20_dri|cur_state.rd_temp~q\) # 
-- ((\U2|u1_ds18b20_dri|Selector4~0_combout\ & \U2|u1_ds18b20_dri|cmd_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|st_done~q\,
	datab => \U2|u1_ds18b20_dri|Selector4~0_combout\,
	datac => \U2|u1_ds18b20_dri|cur_state.rd_temp~q\,
	datad => \U2|u1_ds18b20_dri|cmd_cnt\(0),
	combout => \U2|u1_ds18b20_dri|Selector5~0_combout\);

-- Location: LCCOMB_X32_Y14_N18
\U2|u1_ds18b20_dri|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector13~4_combout\ = (!\U2|u1_ds18b20_dri|cnt_1us_en~q\ & ((\U2|u1_ds18b20_dri|Selector13~3_combout\) # ((\U2|u1_ds18b20_dri|Selector13~1_combout\) # (\U2|u1_ds18b20_dri|Selector5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	datab => \U2|u1_ds18b20_dri|Selector13~3_combout\,
	datac => \U2|u1_ds18b20_dri|Selector13~1_combout\,
	datad => \U2|u1_ds18b20_dri|Selector5~0_combout\,
	combout => \U2|u1_ds18b20_dri|Selector13~4_combout\);

-- Location: LCCOMB_X31_Y13_N16
\U2|u1_ds18b20_dri|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mux4~1_combout\ = (!\U2|u1_ds18b20_dri|flow_cnt\(0) & \U2|u1_ds18b20_dri|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|Equal0~6_combout\,
	combout => \U2|u1_ds18b20_dri|Mux4~1_combout\);

-- Location: LCCOMB_X31_Y13_N2
\U2|u1_ds18b20_dri|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mux4~4_combout\ = (\U2|u1_ds18b20_dri|flow_cnt\(2) & (!\U2|u1_ds18b20_dri|cnt_1us_en~q\ & ((\U2|u1_ds18b20_dri|Mux4~3_combout\) # (!\U2|u1_ds18b20_dri|Mux4~1_combout\)))) # (!\U2|u1_ds18b20_dri|flow_cnt\(2) & 
-- (\U2|u1_ds18b20_dri|Mux4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mux4~3_combout\,
	datab => \U2|u1_ds18b20_dri|Mux4~1_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datad => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	combout => \U2|u1_ds18b20_dri|Mux4~4_combout\);

-- Location: LCCOMB_X33_Y13_N20
\U2|u1_ds18b20_dri|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal2~1_combout\ = (!\U2|u1_ds18b20_dri|cnt_1us\(6) & (!\U2|u1_ds18b20_dri|cnt_1us\(7) & (!\U2|u1_ds18b20_dri|cnt_1us\(2) & !\U2|u1_ds18b20_dri|cnt_1us\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(6),
	datab => \U2|u1_ds18b20_dri|cnt_1us\(7),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(2),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(4),
	combout => \U2|u1_ds18b20_dri|Equal2~1_combout\);

-- Location: LCCOMB_X32_Y11_N26
\U2|u1_ds18b20_dri|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal2~2_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(15) & (\U2|u1_ds18b20_dri|cnt_1us\(16) & (\U2|u1_ds18b20_dri|cnt_1us\(17) & \U2|u1_ds18b20_dri|cnt_1us\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(15),
	datab => \U2|u1_ds18b20_dri|cnt_1us\(16),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(17),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(13),
	combout => \U2|u1_ds18b20_dri|Equal2~2_combout\);

-- Location: LCCOMB_X33_Y13_N10
\U2|u1_ds18b20_dri|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal2~0_combout\ = (\U2|u1_ds18b20_dri|Equal0~1_combout\ & (\U2|u1_ds18b20_dri|cnt_1us\(8) & \U2|u1_ds18b20_dri|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Equal0~1_combout\,
	datac => \U2|u1_ds18b20_dri|cnt_1us\(8),
	datad => \U2|u1_ds18b20_dri|Equal0~4_combout\,
	combout => \U2|u1_ds18b20_dri|Equal2~0_combout\);

-- Location: LCCOMB_X33_Y13_N14
\U2|u1_ds18b20_dri|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal2~3_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(18) & (\U2|u1_ds18b20_dri|Equal2~1_combout\ & (\U2|u1_ds18b20_dri|Equal2~2_combout\ & \U2|u1_ds18b20_dri|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(18),
	datab => \U2|u1_ds18b20_dri|Equal2~1_combout\,
	datac => \U2|u1_ds18b20_dri|Equal2~2_combout\,
	datad => \U2|u1_ds18b20_dri|Equal2~0_combout\,
	combout => \U2|u1_ds18b20_dri|Equal2~3_combout\);

-- Location: LCCOMB_X31_Y13_N20
\U2|u1_ds18b20_dri|Selector13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector13~7_combout\ = (\U2|u1_ds18b20_dri|Selector0~1_combout\ & (((\U2|u1_ds18b20_dri|Selector4~1_combout\ & !\U2|u1_ds18b20_dri|Equal2~3_combout\)))) # (!\U2|u1_ds18b20_dri|Selector0~1_combout\ & 
-- ((\U2|u1_ds18b20_dri|Mux4~4_combout\) # ((\U2|u1_ds18b20_dri|Selector4~1_combout\ & !\U2|u1_ds18b20_dri|Equal2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datab => \U2|u1_ds18b20_dri|Mux4~4_combout\,
	datac => \U2|u1_ds18b20_dri|Selector4~1_combout\,
	datad => \U2|u1_ds18b20_dri|Equal2~3_combout\,
	combout => \U2|u1_ds18b20_dri|Selector13~7_combout\);

-- Location: LCCOMB_X32_Y12_N10
\U2|u1_ds18b20_dri|Selector13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector13~8_combout\ = (!\U2|u1_ds18b20_dri|Selector13~6_combout\ & (!\U2|u1_ds18b20_dri|Selector13~4_combout\ & !\U2|u1_ds18b20_dri|Selector13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector13~6_combout\,
	datab => \U2|u1_ds18b20_dri|Selector13~4_combout\,
	datac => \U2|u1_ds18b20_dri|Selector13~7_combout\,
	combout => \U2|u1_ds18b20_dri|Selector13~8_combout\);

-- Location: FF_X32_Y12_N11
\U2|u1_ds18b20_dri|cnt_1us_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector13~8_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us_en~q\);

-- Location: FF_X32_Y12_N15
\U2|u1_ds18b20_dri|cnt_1us[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[1]~22_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(1));

-- Location: LCCOMB_X32_Y12_N16
\U2|u1_ds18b20_dri|cnt_1us[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[2]~24_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(2) & (\U2|u1_ds18b20_dri|cnt_1us[1]~23\ $ (GND))) # (!\U2|u1_ds18b20_dri|cnt_1us\(2) & (!\U2|u1_ds18b20_dri|cnt_1us[1]~23\ & VCC))
-- \U2|u1_ds18b20_dri|cnt_1us[2]~25\ = CARRY((\U2|u1_ds18b20_dri|cnt_1us\(2) & !\U2|u1_ds18b20_dri|cnt_1us[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(2),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[1]~23\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[2]~24_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[2]~25\);

-- Location: FF_X32_Y12_N17
\U2|u1_ds18b20_dri|cnt_1us[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[2]~24_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(2));

-- Location: LCCOMB_X32_Y12_N18
\U2|u1_ds18b20_dri|cnt_1us[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[3]~26_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(3) & (!\U2|u1_ds18b20_dri|cnt_1us[2]~25\)) # (!\U2|u1_ds18b20_dri|cnt_1us\(3) & ((\U2|u1_ds18b20_dri|cnt_1us[2]~25\) # (GND)))
-- \U2|u1_ds18b20_dri|cnt_1us[3]~27\ = CARRY((!\U2|u1_ds18b20_dri|cnt_1us[2]~25\) # (!\U2|u1_ds18b20_dri|cnt_1us\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(3),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[2]~25\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[3]~26_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[3]~27\);

-- Location: FF_X32_Y12_N19
\U2|u1_ds18b20_dri|cnt_1us[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[3]~26_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(3));

-- Location: LCCOMB_X32_Y12_N20
\U2|u1_ds18b20_dri|cnt_1us[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cnt_1us[4]~28_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(4) & (\U2|u1_ds18b20_dri|cnt_1us[3]~27\ $ (GND))) # (!\U2|u1_ds18b20_dri|cnt_1us\(4) & (!\U2|u1_ds18b20_dri|cnt_1us[3]~27\ & VCC))
-- \U2|u1_ds18b20_dri|cnt_1us[4]~29\ = CARRY((\U2|u1_ds18b20_dri|cnt_1us\(4) & !\U2|u1_ds18b20_dri|cnt_1us[3]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|cnt_1us\(4),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|cnt_1us[3]~27\,
	combout => \U2|u1_ds18b20_dri|cnt_1us[4]~28_combout\,
	cout => \U2|u1_ds18b20_dri|cnt_1us[4]~29\);

-- Location: FF_X32_Y12_N21
\U2|u1_ds18b20_dri|cnt_1us[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[4]~28_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(4));

-- Location: FF_X32_Y12_N23
\U2|u1_ds18b20_dri|cnt_1us[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[5]~30_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(5));

-- Location: FF_X32_Y12_N13
\U2|u1_ds18b20_dri|cnt_1us[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cnt_1us[0]~20_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u1_ds18b20_dri|cnt_1us_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cnt_1us\(0));

-- Location: LCCOMB_X33_Y13_N24
\U2|u1_ds18b20_dri|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal0~4_combout\ = (!\U2|u1_ds18b20_dri|cnt_1us\(1) & (\U2|u1_ds18b20_dri|cnt_1us\(5) & (!\U2|u1_ds18b20_dri|cnt_1us\(3) & !\U2|u1_ds18b20_dri|cnt_1us\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(1),
	datab => \U2|u1_ds18b20_dri|cnt_1us\(5),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(3),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(0),
	combout => \U2|u1_ds18b20_dri|Equal0~4_combout\);

-- Location: LCCOMB_X33_Y13_N6
\U2|u1_ds18b20_dri|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal0~6_combout\ = (\U2|u1_ds18b20_dri|Equal0~5_combout\ & (\U2|u1_ds18b20_dri|Equal0~4_combout\ & (\U2|u1_ds18b20_dri|cnt_1us\(8) & \U2|u1_ds18b20_dri|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Equal0~5_combout\,
	datab => \U2|u1_ds18b20_dri|Equal0~4_combout\,
	datac => \U2|u1_ds18b20_dri|cnt_1us\(8),
	datad => \U2|u1_ds18b20_dri|Equal0~3_combout\,
	combout => \U2|u1_ds18b20_dri|Equal0~6_combout\);

-- Location: LCCOMB_X31_Y13_N28
\U2|u1_ds18b20_dri|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector10~0_combout\ = (!\U2|u1_ds18b20_dri|Selector0~1_combout\ & (!\U2|u1_ds18b20_dri|flow_cnt\(1) & (!\U2|u1_ds18b20_dri|flow_cnt\(0) & !\U2|u1_ds18b20_dri|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datab => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|Equal0~6_combout\,
	combout => \U2|u1_ds18b20_dri|Selector10~0_combout\);

-- Location: LCCOMB_X31_Y13_N22
\U2|u1_ds18b20_dri|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector10~1_combout\ = (\U2|u1_ds18b20_dri|Selector20~0_combout\) # (((\U2|u1_ds18b20_dri|Selector4~1_combout\) # (\U2|u1_ds18b20_dri|Selector10~0_combout\)) # (!\U2|u1_ds18b20_dri|Selector20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector20~0_combout\,
	datab => \U2|u1_ds18b20_dri|Selector20~2_combout\,
	datac => \U2|u1_ds18b20_dri|Selector4~1_combout\,
	datad => \U2|u1_ds18b20_dri|Selector10~0_combout\,
	combout => \U2|u1_ds18b20_dri|Selector10~1_combout\);

-- Location: LCCOMB_X29_Y13_N4
\U2|u1_ds18b20_dri|Selector10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector10~2_combout\ = (\dq~input_o\ & (((\U2|u1_ds18b20_dri|flow_cnt\(2) & \U2|u1_ds18b20_dri|Selector10~1_combout\)))) # (!\dq~input_o\ & ((\U2|u1_ds18b20_dri|flow_cnt[0]~5_combout\) # ((\U2|u1_ds18b20_dri|flow_cnt\(2) & 
-- \U2|u1_ds18b20_dri|Selector10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dq~input_o\,
	datab => \U2|u1_ds18b20_dri|flow_cnt[0]~5_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datad => \U2|u1_ds18b20_dri|Selector10~1_combout\,
	combout => \U2|u1_ds18b20_dri|Selector10~2_combout\);

-- Location: FF_X29_Y13_N5
\U2|u1_ds18b20_dri|flow_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector10~2_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|flow_cnt\(2));

-- Location: LCCOMB_X29_Y13_N14
\U2|u1_ds18b20_dri|flow_cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~5_combout\ = (\U2|u1_ds18b20_dri|flow_cnt\(1) & (!\U2|u1_ds18b20_dri|flow_cnt\(2) & (!\U2|u1_ds18b20_dri|Selector0~1_combout\ & \U2|u1_ds18b20_dri|flow_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datab => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datac => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datad => \U2|u1_ds18b20_dri|flow_cnt\(0),
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~5_combout\);

-- Location: LCCOMB_X29_Y13_N16
\U2|u1_ds18b20_dri|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector11~0_combout\ = (\U2|u1_ds18b20_dri|Selector6~3_combout\) # ((!\U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\ & (\U2|u1_ds18b20_dri|flow_cnt[0]~5_combout\ & !\U2|u1_ds18b20_dri|Selector1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\,
	datab => \U2|u1_ds18b20_dri|flow_cnt[0]~5_combout\,
	datac => \U2|u1_ds18b20_dri|Selector1~0_combout\,
	datad => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	combout => \U2|u1_ds18b20_dri|Selector11~0_combout\);

-- Location: LCCOMB_X31_Y14_N6
\U2|u1_ds18b20_dri|flow_cnt[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\ = (!\U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\ & ((\U2|u1_ds18b20_dri|Selector2~0_combout\) # ((\U2|u1_ds18b20_dri|cur_state.wr_byte~q\ & !\U2|u1_ds18b20_dri|st_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cur_state.wr_byte~q\,
	datab => \U2|u1_ds18b20_dri|st_done~q\,
	datac => \U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Selector2~0_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\);

-- Location: LCCOMB_X30_Y13_N8
\U2|u1_ds18b20_dri|flow_cnt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~4_combout\ = (\U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\ & (((!\U2|u1_ds18b20_dri|flow_cnt\(0))))) # (!\U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\ & ((\U2|u1_ds18b20_dri|Selector0~1_combout\) # 
-- ((!\U2|u1_ds18b20_dri|flow_cnt\(0) & !\U2|u1_ds18b20_dri|flow_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datab => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datad => \U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~4_combout\);

-- Location: LCCOMB_X30_Y13_N24
\U2|u1_ds18b20_dri|rd_data[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_data[10]~0_combout\ = (!\U2|u1_ds18b20_dri|flow_cnt\(2) & !\U2|u1_ds18b20_dri|flow_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datad => \U2|u1_ds18b20_dri|flow_cnt\(1),
	combout => \U2|u1_ds18b20_dri|rd_data[10]~0_combout\);

-- Location: LCCOMB_X29_Y13_N28
\U2|u1_ds18b20_dri|flow_cnt[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~7_combout\ = (!\U2|u1_ds18b20_dri|Selector11~0_combout\ & ((\U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\ & (\U2|u1_ds18b20_dri|rd_data[10]~0_combout\)) # (!\U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\ & 
-- ((!\U2|u1_ds18b20_dri|Selector1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\,
	datab => \U2|u1_ds18b20_dri|rd_data[10]~0_combout\,
	datac => \U2|u1_ds18b20_dri|Selector1~0_combout\,
	datad => \U2|u1_ds18b20_dri|Selector11~0_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~7_combout\);

-- Location: LCCOMB_X29_Y13_N10
\U2|u1_ds18b20_dri|flow_cnt[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~8_combout\ = (\U2|u1_ds18b20_dri|flow_cnt[0]~6_combout\ & ((\U2|u1_ds18b20_dri|Selector11~0_combout\) # ((\U2|u1_ds18b20_dri|flow_cnt[0]~4_combout\ & \U2|u1_ds18b20_dri|flow_cnt[0]~7_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|flow_cnt[0]~6_combout\ & (((\U2|u1_ds18b20_dri|flow_cnt[0]~4_combout\ & \U2|u1_ds18b20_dri|flow_cnt[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~6_combout\,
	datab => \U2|u1_ds18b20_dri|Selector11~0_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt[0]~4_combout\,
	datad => \U2|u1_ds18b20_dri|flow_cnt[0]~7_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~8_combout\);

-- Location: LCCOMB_X29_Y13_N18
\U2|u1_ds18b20_dri|flow_cnt[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~17_combout\ = (\U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\ & (\U2|u1_ds18b20_dri|flow_cnt\(0))) # (!\U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\ & ((\U2|u1_ds18b20_dri|flow_cnt[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|flow_cnt[0]~8_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~17_combout\);

-- Location: FF_X29_Y13_N19
\U2|u1_ds18b20_dri|flow_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|flow_cnt[0]~17_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|flow_cnt\(0));

-- Location: LCCOMB_X30_Y13_N14
\U2|u1_ds18b20_dri|flow_cnt[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[1]~20_combout\ = (\U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\ & (((\U2|u1_ds18b20_dri|flow_cnt\(0))))) # (!\U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\ & ((\U2|u1_ds18b20_dri|Selector0~1_combout\) # ((\U2|u1_ds18b20_dri|flow_cnt\(0) 
-- & !\U2|u1_ds18b20_dri|flow_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datab => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datad => \U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[1]~20_combout\);

-- Location: LCCOMB_X31_Y13_N18
\U2|u1_ds18b20_dri|flow_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~1_combout\ = (!\U2|u1_ds18b20_dri|flow_cnt\(2) & (\U2|u1_ds18b20_dri|flow_cnt\(0) $ (\U2|u1_ds18b20_dri|flow_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|flow_cnt\(2),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|flow_cnt\(1),
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~1_combout\);

-- Location: LCCOMB_X31_Y13_N4
\U2|u1_ds18b20_dri|flow_cnt[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~15_combout\ = (\U2|u1_ds18b20_dri|Selector6~3_combout\ & ((\U2|u1_ds18b20_dri|flow_cnt\(1) & ((!\U2|u1_ds18b20_dri|LessThan7~1_combout\))) # (!\U2|u1_ds18b20_dri|flow_cnt\(1) & (!\U2|u1_ds18b20_dri|Equal3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Equal3~3_combout\,
	datab => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	datac => \U2|u1_ds18b20_dri|LessThan7~1_combout\,
	datad => \U2|u1_ds18b20_dri|flow_cnt\(1),
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~15_combout\);

-- Location: LCCOMB_X33_Y13_N16
\U2|u1_ds18b20_dri|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal3~1_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(2) & (\U2|u1_ds18b20_dri|cnt_1us\(3) & \U2|u1_ds18b20_dri|cnt_1us\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(2),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(3),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(1),
	combout => \U2|u1_ds18b20_dri|Equal3~1_combout\);

-- Location: LCCOMB_X32_Y13_N2
\U2|u1_ds18b20_dri|dq_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|dq_out~1_combout\ = (((!\U2|u1_ds18b20_dri|cnt_1us\(5)) # (!\U2|u1_ds18b20_dri|cnt_1us\(4))) # (!\U2|u1_ds18b20_dri|Equal3~1_combout\)) # (!\U2|u1_ds18b20_dri|cnt_1us\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(0),
	datab => \U2|u1_ds18b20_dri|Equal3~1_combout\,
	datac => \U2|u1_ds18b20_dri|cnt_1us\(4),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(5),
	combout => \U2|u1_ds18b20_dri|dq_out~1_combout\);

-- Location: LCCOMB_X32_Y13_N14
\U2|u1_ds18b20_dri|flow_cnt[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~9_combout\ = (\U2|u1_ds18b20_dri|Selector2~1_combout\ & (!\U2|u1_ds18b20_dri|flow_cnt\(0) & \U2|u1_ds18b20_dri|dq_out~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|dq_out~1_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~9_combout\);

-- Location: LCCOMB_X33_Y13_N22
\U2|u1_ds18b20_dri|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal3~0_combout\ = (!\U2|u1_ds18b20_dri|cnt_1us\(6) & (!\U2|u1_ds18b20_dri|cnt_1us\(7) & (!\U2|u1_ds18b20_dri|cnt_1us\(8) & \U2|u1_ds18b20_dri|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(6),
	datab => \U2|u1_ds18b20_dri|cnt_1us\(7),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(8),
	datad => \U2|u1_ds18b20_dri|Equal0~3_combout\,
	combout => \U2|u1_ds18b20_dri|Equal3~0_combout\);

-- Location: LCCOMB_X32_Y13_N26
\U2|u1_ds18b20_dri|flow_cnt[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~11_combout\ = (\U2|u1_ds18b20_dri|Equal3~0_combout\ & ((\U2|u1_ds18b20_dri|flow_cnt[0]~9_combout\) # ((\U2|u1_ds18b20_dri|flow_cnt[0]~10_combout\ & \U2|u1_ds18b20_dri|flow_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~10_combout\,
	datab => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datac => \U2|u1_ds18b20_dri|flow_cnt[0]~9_combout\,
	datad => \U2|u1_ds18b20_dri|Equal3~0_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~11_combout\);

-- Location: LCCOMB_X33_Y13_N2
\U2|u1_ds18b20_dri|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|LessThan1~0_combout\ = (!\U2|u1_ds18b20_dri|cnt_1us\(2) & !\U2|u1_ds18b20_dri|cnt_1us\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(2),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(3),
	combout => \U2|u1_ds18b20_dri|LessThan1~0_combout\);

-- Location: LCCOMB_X33_Y13_N26
\U2|u1_ds18b20_dri|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|LessThan1~2_combout\ = (\U2|u1_ds18b20_dri|Equal0~3_combout\ & ((\U2|u1_ds18b20_dri|LessThan1~1_combout\) # ((\U2|u1_ds18b20_dri|LessThan1~0_combout\) # (!\U2|u1_ds18b20_dri|cnt_1us\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|LessThan1~1_combout\,
	datab => \U2|u1_ds18b20_dri|LessThan1~0_combout\,
	datac => \U2|u1_ds18b20_dri|cnt_1us\(8),
	datad => \U2|u1_ds18b20_dri|Equal0~3_combout\,
	combout => \U2|u1_ds18b20_dri|LessThan1~2_combout\);

-- Location: LCCOMB_X32_Y13_N6
\U2|u1_ds18b20_dri|flow_cnt[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~14_combout\ = (!\U2|u1_ds18b20_dri|Selector0~1_combout\ & ((\U2|u1_ds18b20_dri|flow_cnt\(1) & (\U2|u1_ds18b20_dri|flow_cnt[0]~11_combout\)) # (!\U2|u1_ds18b20_dri|flow_cnt\(1) & ((\U2|u1_ds18b20_dri|LessThan1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datab => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datac => \U2|u1_ds18b20_dri|flow_cnt[0]~11_combout\,
	datad => \U2|u1_ds18b20_dri|LessThan1~2_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~14_combout\);

-- Location: LCCOMB_X31_Y13_N10
\U2|u1_ds18b20_dri|flow_cnt[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\ = (\U2|u1_ds18b20_dri|flow_cnt[0]~13_combout\) # ((\U2|u1_ds18b20_dri|flow_cnt[0]~1_combout\ & ((\U2|u1_ds18b20_dri|flow_cnt[0]~15_combout\) # (\U2|u1_ds18b20_dri|flow_cnt[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~13_combout\,
	datab => \U2|u1_ds18b20_dri|flow_cnt[0]~1_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt[0]~15_combout\,
	datad => \U2|u1_ds18b20_dri|flow_cnt[0]~14_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\);

-- Location: LCCOMB_X29_Y13_N8
\U2|u1_ds18b20_dri|flow_cnt[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[1]~21_combout\ = (\U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\ & (\U2|u1_ds18b20_dri|flow_cnt[1]~20_combout\ & (!\U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\))) # (!\U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\ & 
-- ((\U2|u1_ds18b20_dri|flow_cnt[0]~2_combout\) # ((\U2|u1_ds18b20_dri|flow_cnt[1]~20_combout\ & !\U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~3_combout\,
	datab => \U2|u1_ds18b20_dri|flow_cnt[1]~20_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt[0]~16_combout\,
	datad => \U2|u1_ds18b20_dri|flow_cnt[0]~2_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[1]~21_combout\);

-- Location: LCCOMB_X29_Y13_N30
\U2|u1_ds18b20_dri|flow_cnt[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[1]~22_combout\ = (\U2|u1_ds18b20_dri|flow_cnt[1]~19_combout\) # ((\U2|u1_ds18b20_dri|flow_cnt[1]~21_combout\ & \U2|u1_ds18b20_dri|flow_cnt[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[1]~19_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt[1]~21_combout\,
	datad => \U2|u1_ds18b20_dri|flow_cnt[0]~7_combout\,
	combout => \U2|u1_ds18b20_dri|flow_cnt[1]~22_combout\);

-- Location: FF_X29_Y13_N31
\U2|u1_ds18b20_dri|flow_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|flow_cnt[1]~22_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|flow_cnt\(1));

-- Location: LCCOMB_X29_Y14_N20
\U2|u1_ds18b20_dri|flow_cnt[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|flow_cnt[0]~2_combout\ = (\U2|u1_ds18b20_dri|flow_cnt\(1) & !\U2|u1_ds18b20_dri|flow_cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|flow_cnt\(1),
	datac => \U2|u1_ds18b20_dri|flow_cnt\(2),
	combout => \U2|u1_ds18b20_dri|flow_cnt[0]~2_combout\);

-- Location: LCCOMB_X32_Y14_N10
\U2|u1_ds18b20_dri|wr_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|wr_cnt[3]~1_combout\ = (\U2|u1_ds18b20_dri|Selector2~1_combout\ & ((\U2|u1_ds18b20_dri|wr_cnt\(3)) # ((\U2|u1_ds18b20_dri|flow_cnt[0]~2_combout\ & \U2|u1_ds18b20_dri|flow_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|wr_cnt\(3),
	datab => \U2|u1_ds18b20_dri|flow_cnt[0]~2_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	combout => \U2|u1_ds18b20_dri|wr_cnt[3]~1_combout\);

-- Location: FF_X32_Y14_N9
\U2|u1_ds18b20_dri|wr_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|wr_cnt~0_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|wr_cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|wr_cnt\(0));

-- Location: LCCOMB_X32_Y14_N16
\U2|u1_ds18b20_dri|wr_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|wr_cnt~3_combout\ = (!\U2|u1_ds18b20_dri|wr_cnt\(3) & (\U2|u1_ds18b20_dri|wr_cnt\(0) $ (\U2|u1_ds18b20_dri|wr_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|wr_cnt\(0),
	datac => \U2|u1_ds18b20_dri|wr_cnt\(1),
	datad => \U2|u1_ds18b20_dri|wr_cnt\(3),
	combout => \U2|u1_ds18b20_dri|wr_cnt~3_combout\);

-- Location: FF_X32_Y14_N17
\U2|u1_ds18b20_dri|wr_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|wr_cnt~3_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|wr_cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|wr_cnt\(1));

-- Location: LCCOMB_X32_Y14_N0
\U2|u1_ds18b20_dri|wr_cnt[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|wr_cnt[3]~4_combout\ = (\U2|u1_ds18b20_dri|wr_cnt\(2) & (!\U2|u1_ds18b20_dri|wr_cnt\(3) & (\U2|u1_ds18b20_dri|wr_cnt\(0) & \U2|u1_ds18b20_dri|wr_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|wr_cnt\(2),
	datab => \U2|u1_ds18b20_dri|wr_cnt\(3),
	datac => \U2|u1_ds18b20_dri|wr_cnt\(0),
	datad => \U2|u1_ds18b20_dri|wr_cnt\(1),
	combout => \U2|u1_ds18b20_dri|wr_cnt[3]~4_combout\);

-- Location: LCCOMB_X32_Y14_N24
\U2|u1_ds18b20_dri|wr_cnt[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|wr_cnt[3]~5_combout\ = (\U2|u1_ds18b20_dri|wr_cnt[3]~1_combout\ & ((\U2|u1_ds18b20_dri|wr_cnt[3]~4_combout\))) # (!\U2|u1_ds18b20_dri|wr_cnt[3]~1_combout\ & (\U2|u1_ds18b20_dri|wr_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|wr_cnt[3]~1_combout\,
	datac => \U2|u1_ds18b20_dri|wr_cnt\(3),
	datad => \U2|u1_ds18b20_dri|wr_cnt[3]~4_combout\,
	combout => \U2|u1_ds18b20_dri|wr_cnt[3]~5_combout\);

-- Location: FF_X32_Y14_N25
\U2|u1_ds18b20_dri|wr_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|wr_cnt[3]~5_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|wr_cnt\(3));

-- Location: LCCOMB_X31_Y14_N12
\U2|u1_ds18b20_dri|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector20~0_combout\ = (\U2|u1_ds18b20_dri|wr_cnt\(3) & ((\U2|u1_ds18b20_dri|Selector2~0_combout\) # ((\U2|u1_ds18b20_dri|cur_state.wr_byte~q\ & !\U2|u1_ds18b20_dri|st_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cur_state.wr_byte~q\,
	datab => \U2|u1_ds18b20_dri|st_done~q\,
	datac => \U2|u1_ds18b20_dri|wr_cnt\(3),
	datad => \U2|u1_ds18b20_dri|Selector2~0_combout\,
	combout => \U2|u1_ds18b20_dri|Selector20~0_combout\);

-- Location: FF_X32_Y17_N7
\U2|u1_ds18b20_dri|cmd_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cmd_cnt[0]~4_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cmd_cnt\(0));

-- Location: LCCOMB_X32_Y17_N8
\U2|u1_ds18b20_dri|cmd_cnt[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cmd_cnt[1]~3_combout\ = \U2|u1_ds18b20_dri|cmd_cnt\(1) $ (((\U2|u1_ds18b20_dri|Selector20~0_combout\ & \U2|u1_ds18b20_dri|cmd_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector20~0_combout\,
	datac => \U2|u1_ds18b20_dri|cmd_cnt\(1),
	datad => \U2|u1_ds18b20_dri|cmd_cnt\(0),
	combout => \U2|u1_ds18b20_dri|cmd_cnt[1]~3_combout\);

-- Location: FF_X32_Y17_N9
\U2|u1_ds18b20_dri|cmd_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cmd_cnt[1]~3_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cmd_cnt\(1));

-- Location: LCCOMB_X32_Y17_N16
\U2|u1_ds18b20_dri|cmd_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|cmd_cnt~0_combout\ = (\U2|u1_ds18b20_dri|cmd_cnt\(1) & ((\U2|u1_ds18b20_dri|cmd_cnt\(2) $ (\U2|u1_ds18b20_dri|cmd_cnt\(0))))) # (!\U2|u1_ds18b20_dri|cmd_cnt\(1) & (\U2|u1_ds18b20_dri|cmd_cnt\(2) & ((\U2|u1_ds18b20_dri|cmd_cnt\(3)) # 
-- (\U2|u1_ds18b20_dri|cmd_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cmd_cnt\(3),
	datab => \U2|u1_ds18b20_dri|cmd_cnt\(1),
	datac => \U2|u1_ds18b20_dri|cmd_cnt\(2),
	datad => \U2|u1_ds18b20_dri|cmd_cnt\(0),
	combout => \U2|u1_ds18b20_dri|cmd_cnt~0_combout\);

-- Location: FF_X32_Y17_N17
\U2|u1_ds18b20_dri|cmd_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|cmd_cnt~0_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|cmd_cnt\(2));

-- Location: LCCOMB_X32_Y17_N24
\U2|u1_ds18b20_dri|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector6~2_combout\ = (!\U2|u1_ds18b20_dri|cmd_cnt\(3) & (\U2|u1_ds18b20_dri|cmd_cnt\(2) & (!\U2|u1_ds18b20_dri|cmd_cnt\(1) & !\U2|u1_ds18b20_dri|cmd_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cmd_cnt\(3),
	datab => \U2|u1_ds18b20_dri|cmd_cnt\(2),
	datac => \U2|u1_ds18b20_dri|cmd_cnt\(1),
	datad => \U2|u1_ds18b20_dri|cmd_cnt\(0),
	combout => \U2|u1_ds18b20_dri|Selector6~2_combout\);

-- Location: LCCOMB_X31_Y14_N4
\U2|u1_ds18b20_dri|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector6~3_combout\ = (\U2|u1_ds18b20_dri|st_done~q\ & (\U2|u1_ds18b20_dri|cur_state.wr_byte~q\ & ((\U2|u1_ds18b20_dri|Selector6~2_combout\)))) # (!\U2|u1_ds18b20_dri|st_done~q\ & (((\U2|u1_ds18b20_dri|cur_state.rd_byte~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cur_state.wr_byte~q\,
	datab => \U2|u1_ds18b20_dri|st_done~q\,
	datac => \U2|u1_ds18b20_dri|cur_state.rd_byte~q\,
	datad => \U2|u1_ds18b20_dri|Selector6~2_combout\,
	combout => \U2|u1_ds18b20_dri|Selector6~3_combout\);

-- Location: LCCOMB_X31_Y13_N0
\U2|u1_ds18b20_dri|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector20~2_combout\ = (!\U2|u1_ds18b20_dri|Selector3~3_combout\ & (!\U2|u1_ds18b20_dri|Selector5~0_combout\ & ((!\U2|u1_ds18b20_dri|rd_cnt\(4)) # (!\U2|u1_ds18b20_dri|Selector6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector3~3_combout\,
	datab => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	datac => \U2|u1_ds18b20_dri|Selector5~0_combout\,
	datad => \U2|u1_ds18b20_dri|rd_cnt\(4),
	combout => \U2|u1_ds18b20_dri|Selector20~2_combout\);

-- Location: LCCOMB_X31_Y14_N26
\U2|u1_ds18b20_dri|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector20~1_combout\ = (\U2|u1_ds18b20_dri|Selector20~0_combout\) # (\U2|u1_ds18b20_dri|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Selector20~0_combout\,
	datac => \U2|u1_ds18b20_dri|Selector1~0_combout\,
	combout => \U2|u1_ds18b20_dri|Selector20~1_combout\);

-- Location: LCCOMB_X31_Y14_N24
\U2|u1_ds18b20_dri|Selector20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector20~3_combout\ = ((\U2|u1_ds18b20_dri|Selector20~1_combout\) # ((\U2|u1_ds18b20_dri|Equal2~3_combout\ & \U2|u1_ds18b20_dri|Selector4~1_combout\))) # (!\U2|u1_ds18b20_dri|Selector20~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Equal2~3_combout\,
	datab => \U2|u1_ds18b20_dri|Selector20~2_combout\,
	datac => \U2|u1_ds18b20_dri|Selector20~1_combout\,
	datad => \U2|u1_ds18b20_dri|Selector4~1_combout\,
	combout => \U2|u1_ds18b20_dri|Selector20~3_combout\);

-- Location: FF_X31_Y14_N25
\U2|u1_ds18b20_dri|st_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector20~3_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|st_done~q\);

-- Location: LCCOMB_X31_Y14_N18
\U2|u1_ds18b20_dri|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector2~0_combout\ = (\U2|u1_ds18b20_dri|st_done~q\ & ((\U2|u1_ds18b20_dri|cur_state.temp_convert~q\) # ((\U2|u1_ds18b20_dri|cur_state.rd_temp~q\) # (\U2|u1_ds18b20_dri|cur_state.rom_skip~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cur_state.temp_convert~q\,
	datab => \U2|u1_ds18b20_dri|st_done~q\,
	datac => \U2|u1_ds18b20_dri|cur_state.rd_temp~q\,
	datad => \U2|u1_ds18b20_dri|cur_state.rom_skip~q\,
	combout => \U2|u1_ds18b20_dri|Selector2~0_combout\);

-- Location: LCCOMB_X31_Y14_N20
\U2|u1_ds18b20_dri|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector2~1_combout\ = (\U2|u1_ds18b20_dri|Selector2~0_combout\) # ((\U2|u1_ds18b20_dri|cur_state.wr_byte~q\ & !\U2|u1_ds18b20_dri|st_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Selector2~0_combout\,
	datac => \U2|u1_ds18b20_dri|cur_state.wr_byte~q\,
	datad => \U2|u1_ds18b20_dri|st_done~q\,
	combout => \U2|u1_ds18b20_dri|Selector2~1_combout\);

-- Location: LCCOMB_X31_Y13_N24
\U2|u1_ds18b20_dri|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector26~0_combout\ = (\U2|u1_ds18b20_dri|Mux5~2_combout\ & (\U2|u1_ds18b20_dri|Selector2~1_combout\ & ((\U2|u1_ds18b20_dri|flow_cnt\(0)) # (!\U2|u1_ds18b20_dri|rd_data[10]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mux5~2_combout\,
	datab => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datad => \U2|u1_ds18b20_dri|rd_data[10]~0_combout\,
	combout => \U2|u1_ds18b20_dri|Selector26~0_combout\);

-- Location: LCCOMB_X31_Y13_N30
\U2|u1_ds18b20_dri|Selector23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector23~8_combout\ = (\U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\ & (\U2|u1_ds18b20_dri|Selector6~3_combout\ & (!\U2|u1_ds18b20_dri|LessThan7~1_combout\ & !\U2|u1_ds18b20_dri|rd_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\,
	datab => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	datac => \U2|u1_ds18b20_dri|LessThan7~1_combout\,
	datad => \U2|u1_ds18b20_dri|rd_cnt\(4),
	combout => \U2|u1_ds18b20_dri|Selector23~8_combout\);

-- Location: LCCOMB_X32_Y13_N28
\U2|u1_ds18b20_dri|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector23~2_combout\ = (\U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\ & (\U2|u1_ds18b20_dri|Selector2~1_combout\ & (!\U2|u1_ds18b20_dri|wr_cnt\(3) & \U2|u1_ds18b20_dri|dq_out~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\,
	datab => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	datac => \U2|u1_ds18b20_dri|wr_cnt\(3),
	datad => \U2|u1_ds18b20_dri|dq_out~1_combout\,
	combout => \U2|u1_ds18b20_dri|Selector23~2_combout\);

-- Location: LCCOMB_X32_Y13_N22
\U2|u1_ds18b20_dri|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector23~3_combout\ = (!\U2|u1_ds18b20_dri|cnt_1us\(5) & (!\U2|u1_ds18b20_dri|Selector0~1_combout\ & ((!\U2|u1_ds18b20_dri|Equal3~1_combout\) # (!\U2|u1_ds18b20_dri|cnt_1us\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(5),
	datab => \U2|u1_ds18b20_dri|cnt_1us\(4),
	datac => \U2|u1_ds18b20_dri|Selector0~1_combout\,
	datad => \U2|u1_ds18b20_dri|Equal3~1_combout\,
	combout => \U2|u1_ds18b20_dri|Selector23~3_combout\);

-- Location: LCCOMB_X32_Y13_N24
\U2|u1_ds18b20_dri|Selector23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector23~4_combout\ = (\U2|u1_ds18b20_dri|Equal3~0_combout\ & ((\U2|u1_ds18b20_dri|Selector23~2_combout\) # ((\U2|u1_ds18b20_dri|flow_cnt[0]~1_combout\ & \U2|u1_ds18b20_dri|Selector23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt[0]~1_combout\,
	datab => \U2|u1_ds18b20_dri|Selector23~2_combout\,
	datac => \U2|u1_ds18b20_dri|Selector23~3_combout\,
	datad => \U2|u1_ds18b20_dri|Equal3~0_combout\,
	combout => \U2|u1_ds18b20_dri|Selector23~4_combout\);

-- Location: LCCOMB_X32_Y13_N8
\U2|u1_ds18b20_dri|Selector23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector23~7_combout\ = (\U2|u1_ds18b20_dri|Selector23~8_combout\) # ((\U2|u1_ds18b20_dri|Selector23~4_combout\) # ((\U2|u1_ds18b20_dri|Selector23~6_combout\ & \U2|u1_ds18b20_dri|rd_data[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector23~6_combout\,
	datab => \U2|u1_ds18b20_dri|Selector23~8_combout\,
	datac => \U2|u1_ds18b20_dri|rd_data[10]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Selector23~4_combout\,
	combout => \U2|u1_ds18b20_dri|Selector23~7_combout\);

-- Location: FF_X31_Y13_N25
\U2|u1_ds18b20_dri|dq_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector26~0_combout\,
	ena => \U2|u1_ds18b20_dri|Selector23~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|dq_out~q\);

-- Location: LCCOMB_X33_Y13_N8
\U2|u1_ds18b20_dri|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|LessThan4~0_combout\ = (\U2|u1_ds18b20_dri|cnt_1us\(5) & \U2|u1_ds18b20_dri|cnt_1us\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|cnt_1us\(5),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(4),
	combout => \U2|u1_ds18b20_dri|LessThan4~0_combout\);

-- Location: LCCOMB_X33_Y13_N18
\U2|u1_ds18b20_dri|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|LessThan4~1_combout\ = (\U2|u1_ds18b20_dri|Equal3~0_combout\ & (((!\U2|u1_ds18b20_dri|cnt_1us\(3)) # (!\U2|u1_ds18b20_dri|LessThan4~0_combout\)) # (!\U2|u1_ds18b20_dri|cnt_1us\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(2),
	datab => \U2|u1_ds18b20_dri|LessThan4~0_combout\,
	datac => \U2|u1_ds18b20_dri|Equal3~0_combout\,
	datad => \U2|u1_ds18b20_dri|cnt_1us\(3),
	combout => \U2|u1_ds18b20_dri|LessThan4~1_combout\);

-- Location: LCCOMB_X32_Y13_N16
\U2|u1_ds18b20_dri|Selector29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Selector29~2_combout\ = (!\U2|u1_ds18b20_dri|Selector29~1_combout\ & (((\U2|u1_ds18b20_dri|LessThan4~1_combout\) # (!\U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\)) # (!\U2|u1_ds18b20_dri|Selector2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector29~1_combout\,
	datab => \U2|u1_ds18b20_dri|Selector2~1_combout\,
	datac => \U2|u1_ds18b20_dri|flow_cnt[0]~0_combout\,
	datad => \U2|u1_ds18b20_dri|LessThan4~1_combout\,
	combout => \U2|u1_ds18b20_dri|Selector29~2_combout\);

-- Location: FF_X32_Y13_N17
\U2|u1_ds18b20_dri|dq_out~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|Selector29~2_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|Selector23~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|dq_out~en_q\);

-- Location: LCCOMB_X32_Y19_N0
\U1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~0_combout\ = \U1|count\(0) $ (VCC)
-- \U1|Add1~1\ = CARRY(\U1|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(0),
	datad => VCC,
	combout => \U1|Add1~0_combout\,
	cout => \U1|Add1~1\);

-- Location: LCCOMB_X33_Y19_N0
\U1|count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count~0_combout\ = (\U1|Add1~0_combout\ & !\U1|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Add1~0_combout\,
	datad => \U1|Equal0~10_combout\,
	combout => \U1|count~0_combout\);

-- Location: FF_X32_Y19_N9
\U1|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|count~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(0));

-- Location: LCCOMB_X32_Y19_N2
\U1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~2_combout\ = (\U1|count\(1) & (!\U1|Add1~1\)) # (!\U1|count\(1) & ((\U1|Add1~1\) # (GND)))
-- \U1|Add1~3\ = CARRY((!\U1|Add1~1\) # (!\U1|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(1),
	datad => VCC,
	cin => \U1|Add1~1\,
	combout => \U1|Add1~2_combout\,
	cout => \U1|Add1~3\);

-- Location: FF_X32_Y19_N3
\U1|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(1));

-- Location: LCCOMB_X32_Y19_N4
\U1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~4_combout\ = (\U1|count\(2) & (\U1|Add1~3\ $ (GND))) # (!\U1|count\(2) & (!\U1|Add1~3\ & VCC))
-- \U1|Add1~5\ = CARRY((\U1|count\(2) & !\U1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(2),
	datad => VCC,
	cin => \U1|Add1~3\,
	combout => \U1|Add1~4_combout\,
	cout => \U1|Add1~5\);

-- Location: FF_X32_Y19_N5
\U1|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(2));

-- Location: LCCOMB_X32_Y19_N6
\U1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~6_combout\ = (\U1|count\(3) & (!\U1|Add1~5\)) # (!\U1|count\(3) & ((\U1|Add1~5\) # (GND)))
-- \U1|Add1~7\ = CARRY((!\U1|Add1~5\) # (!\U1|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(3),
	datad => VCC,
	cin => \U1|Add1~5\,
	combout => \U1|Add1~6_combout\,
	cout => \U1|Add1~7\);

-- Location: LCCOMB_X32_Y19_N10
\U1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~10_combout\ = (\U1|count\(5) & (!\U1|Add1~9\)) # (!\U1|count\(5) & ((\U1|Add1~9\) # (GND)))
-- \U1|Add1~11\ = CARRY((!\U1|Add1~9\) # (!\U1|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(5),
	datad => VCC,
	cin => \U1|Add1~9\,
	combout => \U1|Add1~10_combout\,
	cout => \U1|Add1~11\);

-- Location: LCCOMB_X32_Y19_N12
\U1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~12_combout\ = (\U1|count\(6) & (\U1|Add1~11\ $ (GND))) # (!\U1|count\(6) & (!\U1|Add1~11\ & VCC))
-- \U1|Add1~13\ = CARRY((\U1|count\(6) & !\U1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(6),
	datad => VCC,
	cin => \U1|Add1~11\,
	combout => \U1|Add1~12_combout\,
	cout => \U1|Add1~13\);

-- Location: LCCOMB_X33_Y19_N20
\U1|count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count~2_combout\ = (!\U1|Equal0~10_combout\ & \U1|Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Equal0~10_combout\,
	datad => \U1|Add1~12_combout\,
	combout => \U1|count~2_combout\);

-- Location: FF_X33_Y19_N21
\U1|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(6));

-- Location: FF_X32_Y19_N11
\U1|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(5));

-- Location: LCCOMB_X32_Y19_N14
\U1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~14_combout\ = (\U1|count\(7) & (!\U1|Add1~13\)) # (!\U1|count\(7) & ((\U1|Add1~13\) # (GND)))
-- \U1|Add1~15\ = CARRY((!\U1|Add1~13\) # (!\U1|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(7),
	datad => VCC,
	cin => \U1|Add1~13\,
	combout => \U1|Add1~14_combout\,
	cout => \U1|Add1~15\);

-- Location: FF_X32_Y19_N15
\U1|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(7));

-- Location: LCCOMB_X33_Y19_N16
\U1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal0~1_combout\ = (\U1|count\(4) & (\U1|count\(6) & (!\U1|count\(5) & !\U1|count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(4),
	datab => \U1|count\(6),
	datac => \U1|count\(5),
	datad => \U1|count\(7),
	combout => \U1|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y19_N16
\U1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~16_combout\ = (\U1|count\(8) & (\U1|Add1~15\ $ (GND))) # (!\U1|count\(8) & (!\U1|Add1~15\ & VCC))
-- \U1|Add1~17\ = CARRY((\U1|count\(8) & !\U1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(8),
	datad => VCC,
	cin => \U1|Add1~15\,
	combout => \U1|Add1~16_combout\,
	cout => \U1|Add1~17\);

-- Location: LCCOMB_X33_Y19_N26
\U1|count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count~3_combout\ = (\U1|Add1~16_combout\ & !\U1|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Add1~16_combout\,
	datad => \U1|Equal0~10_combout\,
	combout => \U1|count~3_combout\);

-- Location: FF_X33_Y19_N27
\U1|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(8));

-- Location: LCCOMB_X32_Y19_N20
\U1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~20_combout\ = (\U1|count\(10) & (\U1|Add1~19\ $ (GND))) # (!\U1|count\(10) & (!\U1|Add1~19\ & VCC))
-- \U1|Add1~21\ = CARRY((\U1|count\(10) & !\U1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(10),
	datad => VCC,
	cin => \U1|Add1~19\,
	combout => \U1|Add1~20_combout\,
	cout => \U1|Add1~21\);

-- Location: FF_X32_Y19_N21
\U1|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(10));

-- Location: LCCOMB_X32_Y19_N24
\U1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~24_combout\ = (\U1|count\(12) & (\U1|Add1~23\ $ (GND))) # (!\U1|count\(12) & (!\U1|Add1~23\ & VCC))
-- \U1|Add1~25\ = CARRY((\U1|count\(12) & !\U1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(12),
	datad => VCC,
	cin => \U1|Add1~23\,
	combout => \U1|Add1~24_combout\,
	cout => \U1|Add1~25\);

-- Location: FF_X32_Y19_N25
\U1|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(12));

-- Location: LCCOMB_X32_Y19_N26
\U1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~26_combout\ = (\U1|count\(13) & (!\U1|Add1~25\)) # (!\U1|count\(13) & ((\U1|Add1~25\) # (GND)))
-- \U1|Add1~27\ = CARRY((!\U1|Add1~25\) # (!\U1|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(13),
	datad => VCC,
	cin => \U1|Add1~25\,
	combout => \U1|Add1~26_combout\,
	cout => \U1|Add1~27\);

-- Location: FF_X32_Y19_N27
\U1|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(13));

-- Location: LCCOMB_X32_Y19_N28
\U1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~28_combout\ = (\U1|count\(14) & (\U1|Add1~27\ $ (GND))) # (!\U1|count\(14) & (!\U1|Add1~27\ & VCC))
-- \U1|Add1~29\ = CARRY((\U1|count\(14) & !\U1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(14),
	datad => VCC,
	cin => \U1|Add1~27\,
	combout => \U1|Add1~28_combout\,
	cout => \U1|Add1~29\);

-- Location: LCCOMB_X33_Y19_N28
\U1|count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count~5_combout\ = (!\U1|Equal0~10_combout\ & \U1|Add1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Equal0~10_combout\,
	datad => \U1|Add1~28_combout\,
	combout => \U1|count~5_combout\);

-- Location: FF_X33_Y19_N29
\U1|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(14));

-- Location: LCCOMB_X33_Y19_N22
\U1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal0~3_combout\ = (\U1|count\(15) & (!\U1|count\(12) & (!\U1|count\(13) & \U1|count\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(15),
	datab => \U1|count\(12),
	datac => \U1|count\(13),
	datad => \U1|count\(14),
	combout => \U1|Equal0~3_combout\);

-- Location: FF_X32_Y19_N7
\U1|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(3));

-- Location: LCCOMB_X33_Y19_N24
\U1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal0~0_combout\ = (!\U1|count\(0) & (!\U1|count\(3) & (!\U1|count\(2) & !\U1|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(0),
	datab => \U1|count\(3),
	datac => \U1|count\(2),
	datad => \U1|count\(1),
	combout => \U1|Equal0~0_combout\);

-- Location: LCCOMB_X33_Y19_N14
\U1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal0~4_combout\ = (\U1|Equal0~2_combout\ & (\U1|Equal0~1_combout\ & (\U1|Equal0~3_combout\ & \U1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal0~2_combout\,
	datab => \U1|Equal0~1_combout\,
	datac => \U1|Equal0~3_combout\,
	datad => \U1|Equal0~0_combout\,
	combout => \U1|Equal0~4_combout\);

-- Location: LCCOMB_X32_Y19_N30
\U1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~30_combout\ = (\U1|count\(15) & (!\U1|Add1~29\)) # (!\U1|count\(15) & ((\U1|Add1~29\) # (GND)))
-- \U1|Add1~31\ = CARRY((!\U1|Add1~29\) # (!\U1|count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(15),
	datad => VCC,
	cin => \U1|Add1~29\,
	combout => \U1|Add1~30_combout\,
	cout => \U1|Add1~31\);

-- Location: LCCOMB_X33_Y19_N10
\U1|count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count~6_combout\ = (!\U1|Equal0~10_combout\ & \U1|Add1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Equal0~10_combout\,
	datad => \U1|Add1~30_combout\,
	combout => \U1|count~6_combout\);

-- Location: FF_X33_Y19_N11
\U1|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(15));

-- Location: LCCOMB_X32_Y18_N0
\U1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~32_combout\ = (\U1|count\(16) & (\U1|Add1~31\ $ (GND))) # (!\U1|count\(16) & (!\U1|Add1~31\ & VCC))
-- \U1|Add1~33\ = CARRY((\U1|count\(16) & !\U1|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(16),
	datad => VCC,
	cin => \U1|Add1~31\,
	combout => \U1|Add1~32_combout\,
	cout => \U1|Add1~33\);

-- Location: FF_X32_Y18_N1
\U1|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(16));

-- Location: LCCOMB_X32_Y18_N2
\U1|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~34_combout\ = (\U1|count\(17) & (!\U1|Add1~33\)) # (!\U1|count\(17) & ((\U1|Add1~33\) # (GND)))
-- \U1|Add1~35\ = CARRY((!\U1|Add1~33\) # (!\U1|count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(17),
	datad => VCC,
	cin => \U1|Add1~33\,
	combout => \U1|Add1~34_combout\,
	cout => \U1|Add1~35\);

-- Location: FF_X32_Y18_N3
\U1|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(17));

-- Location: LCCOMB_X32_Y18_N4
\U1|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~36_combout\ = (\U1|count\(18) & (\U1|Add1~35\ $ (GND))) # (!\U1|count\(18) & (!\U1|Add1~35\ & VCC))
-- \U1|Add1~37\ = CARRY((\U1|count\(18) & !\U1|Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(18),
	datad => VCC,
	cin => \U1|Add1~35\,
	combout => \U1|Add1~36_combout\,
	cout => \U1|Add1~37\);

-- Location: FF_X32_Y18_N5
\U1|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(18));

-- Location: LCCOMB_X32_Y18_N8
\U1|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~40_combout\ = (\U1|count\(20) & (\U1|Add1~39\ $ (GND))) # (!\U1|count\(20) & (!\U1|Add1~39\ & VCC))
-- \U1|Add1~41\ = CARRY((\U1|count\(20) & !\U1|Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(20),
	datad => VCC,
	cin => \U1|Add1~39\,
	combout => \U1|Add1~40_combout\,
	cout => \U1|Add1~41\);

-- Location: FF_X32_Y18_N9
\U1|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(20));

-- Location: LCCOMB_X32_Y18_N10
\U1|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~42_combout\ = (\U1|count\(21) & (!\U1|Add1~41\)) # (!\U1|count\(21) & ((\U1|Add1~41\) # (GND)))
-- \U1|Add1~43\ = CARRY((!\U1|Add1~41\) # (!\U1|count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(21),
	datad => VCC,
	cin => \U1|Add1~41\,
	combout => \U1|Add1~42_combout\,
	cout => \U1|Add1~43\);

-- Location: LCCOMB_X32_Y18_N14
\U1|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~46_combout\ = (\U1|count\(23) & (!\U1|Add1~45\)) # (!\U1|count\(23) & ((\U1|Add1~45\) # (GND)))
-- \U1|Add1~47\ = CARRY((!\U1|Add1~45\) # (!\U1|count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(23),
	datad => VCC,
	cin => \U1|Add1~45\,
	combout => \U1|Add1~46_combout\,
	cout => \U1|Add1~47\);

-- Location: FF_X32_Y18_N15
\U1|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(23));

-- Location: LCCOMB_X32_Y18_N16
\U1|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~48_combout\ = (\U1|count\(24) & (\U1|Add1~47\ $ (GND))) # (!\U1|count\(24) & (!\U1|Add1~47\ & VCC))
-- \U1|Add1~49\ = CARRY((\U1|count\(24) & !\U1|Add1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(24),
	datad => VCC,
	cin => \U1|Add1~47\,
	combout => \U1|Add1~48_combout\,
	cout => \U1|Add1~49\);

-- Location: FF_X32_Y18_N17
\U1|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(24));

-- Location: LCCOMB_X32_Y18_N18
\U1|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~50_combout\ = (\U1|count\(25) & (!\U1|Add1~49\)) # (!\U1|count\(25) & ((\U1|Add1~49\) # (GND)))
-- \U1|Add1~51\ = CARRY((!\U1|Add1~49\) # (!\U1|count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(25),
	datad => VCC,
	cin => \U1|Add1~49\,
	combout => \U1|Add1~50_combout\,
	cout => \U1|Add1~51\);

-- Location: FF_X32_Y18_N19
\U1|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(25));

-- Location: LCCOMB_X32_Y18_N20
\U1|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~52_combout\ = (\U1|count\(26) & (\U1|Add1~51\ $ (GND))) # (!\U1|count\(26) & (!\U1|Add1~51\ & VCC))
-- \U1|Add1~53\ = CARRY((\U1|count\(26) & !\U1|Add1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(26),
	datad => VCC,
	cin => \U1|Add1~51\,
	combout => \U1|Add1~52_combout\,
	cout => \U1|Add1~53\);

-- Location: FF_X32_Y18_N21
\U1|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(26));

-- Location: LCCOMB_X32_Y18_N22
\U1|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~54_combout\ = (\U1|count\(27) & (!\U1|Add1~53\)) # (!\U1|count\(27) & ((\U1|Add1~53\) # (GND)))
-- \U1|Add1~55\ = CARRY((!\U1|Add1~53\) # (!\U1|count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(27),
	datad => VCC,
	cin => \U1|Add1~53\,
	combout => \U1|Add1~54_combout\,
	cout => \U1|Add1~55\);

-- Location: LCCOMB_X32_Y18_N24
\U1|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~56_combout\ = (\U1|count\(28) & (\U1|Add1~55\ $ (GND))) # (!\U1|count\(28) & (!\U1|Add1~55\ & VCC))
-- \U1|Add1~57\ = CARRY((\U1|count\(28) & !\U1|Add1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(28),
	datad => VCC,
	cin => \U1|Add1~55\,
	combout => \U1|Add1~56_combout\,
	cout => \U1|Add1~57\);

-- Location: FF_X32_Y18_N25
\U1|count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(28));

-- Location: LCCOMB_X32_Y18_N26
\U1|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~58_combout\ = (\U1|count\(29) & (!\U1|Add1~57\)) # (!\U1|count\(29) & ((\U1|Add1~57\) # (GND)))
-- \U1|Add1~59\ = CARRY((!\U1|Add1~57\) # (!\U1|count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(29),
	datad => VCC,
	cin => \U1|Add1~57\,
	combout => \U1|Add1~58_combout\,
	cout => \U1|Add1~59\);

-- Location: LCCOMB_X32_Y18_N28
\U1|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~60_combout\ = (\U1|count\(30) & (\U1|Add1~59\ $ (GND))) # (!\U1|count\(30) & (!\U1|Add1~59\ & VCC))
-- \U1|Add1~61\ = CARRY((\U1|count\(30) & !\U1|Add1~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count\(30),
	datad => VCC,
	cin => \U1|Add1~59\,
	combout => \U1|Add1~60_combout\,
	cout => \U1|Add1~61\);

-- Location: FF_X32_Y18_N29
\U1|count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(30));

-- Location: FF_X32_Y18_N27
\U1|count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(29));

-- Location: LCCOMB_X32_Y18_N30
\U1|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add1~62_combout\ = \U1|count\(31) $ (\U1|Add1~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(31),
	cin => \U1|Add1~61\,
	combout => \U1|Add1~62_combout\);

-- Location: FF_X32_Y18_N31
\U1|count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(31));

-- Location: LCCOMB_X33_Y18_N22
\U1|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal0~8_combout\ = (!\U1|count\(28) & (!\U1|count\(30) & (!\U1|count\(29) & !\U1|count\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(28),
	datab => \U1|count\(30),
	datac => \U1|count\(29),
	datad => \U1|count\(31),
	combout => \U1|Equal0~8_combout\);

-- Location: FF_X32_Y18_N23
\U1|count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(27));

-- Location: LCCOMB_X33_Y18_N12
\U1|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal0~7_combout\ = (!\U1|count\(24) & (!\U1|count\(25) & (!\U1|count\(27) & !\U1|count\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(24),
	datab => \U1|count\(25),
	datac => \U1|count\(27),
	datad => \U1|count\(26),
	combout => \U1|Equal0~7_combout\);

-- Location: LCCOMB_X33_Y18_N24
\U1|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal0~9_combout\ = (\U1|Equal0~8_combout\ & \U1|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Equal0~8_combout\,
	datad => \U1|Equal0~7_combout\,
	combout => \U1|Equal0~9_combout\);

-- Location: FF_X32_Y18_N11
\U1|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add1~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count\(21));

-- Location: LCCOMB_X33_Y18_N14
\U1|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal0~6_combout\ = (!\U1|count\(22) & (!\U1|count\(21) & (!\U1|count\(23) & !\U1|count\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count\(22),
	datab => \U1|count\(21),
	datac => \U1|count\(23),
	datad => \U1|count\(20),
	combout => \U1|Equal0~6_combout\);

-- Location: LCCOMB_X33_Y19_N18
\U1|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal0~10_combout\ = (\U1|Equal0~5_combout\ & (\U1|Equal0~4_combout\ & (\U1|Equal0~9_combout\ & \U1|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal0~5_combout\,
	datab => \U1|Equal0~4_combout\,
	datac => \U1|Equal0~9_combout\,
	datad => \U1|Equal0~6_combout\,
	combout => \U1|Equal0~10_combout\);

-- Location: LCCOMB_X33_Y19_N4
\U1|lcd_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|lcd_clk~0_combout\ = \U1|lcd_clk~q\ $ (\U1|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|lcd_clk~q\,
	datad => \U1|Equal0~10_combout\,
	combout => \U1|lcd_clk~0_combout\);

-- Location: LCCOMB_X33_Y19_N8
\U1|lcd_clk~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|lcd_clk~feeder_combout\ = \U1|lcd_clk~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|lcd_clk~0_combout\,
	combout => \U1|lcd_clk~feeder_combout\);

-- Location: FF_X33_Y19_N9
\U1|lcd_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|lcd_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|lcd_clk~q\);

-- Location: CLKCTRL_G6
\U1|lcd_clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U1|lcd_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U1|lcd_clk~clkctrl_outclk\);

-- Location: LCCOMB_X16_Y11_N2
\U1|next.state0~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.state0~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \U1|next.state0~feeder_combout\);

-- Location: FF_X16_Y11_N3
\U1|next.state0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.state0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.state0~q\);

-- Location: LCCOMB_X13_Y10_N30
\U1|next.state1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.state1~0_combout\ = !\U1|next.state0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.state0~q\,
	combout => \U1|next.state1~0_combout\);

-- Location: FF_X13_Y10_N31
\U1|next.state1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.state1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.state1~q\);

-- Location: FF_X13_Y10_N5
\U1|next.state2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.state1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.state2~q\);

-- Location: FF_X13_Y10_N15
\U1|next.state3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.state2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.state3~q\);

-- Location: LCCOMB_X12_Y10_N2
\U1|next~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next~49_combout\ = (\U1|next.scan~q\) # (\U1|next.state3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.scan~q\,
	datac => \U1|next.state3~q\,
	combout => \U1|next~49_combout\);

-- Location: FF_X13_Y10_N9
\U1|next.state4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next~49_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.state4~q\);

-- Location: LCCOMB_X13_Y10_N14
\U1|Selector121~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~0_combout\ = (!\U1|next.state5~q\ & (!\U1|next.state4~q\ & (!\U1|next.state2~q\ & !\U1|next.state1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.state5~q\,
	datab => \U1|next.state4~q\,
	datac => \U1|next.state2~q\,
	datad => \U1|next.state1~q\,
	combout => \U1|Selector121~0_combout\);

-- Location: LCCOMB_X13_Y10_N10
\U1|Selector121~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~1_combout\ = (!\U1|next.state3~q\ & \U1|Selector121~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.state3~q\,
	datac => \U1|Selector121~0_combout\,
	combout => \U1|Selector121~1_combout\);

-- Location: LCCOMB_X14_Y8_N24
\U1|Selector118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector118~0_combout\ = (\U1|next.scan~q\ & (((\U1|rs~q\)))) # (!\U1|next.scan~q\ & (\U1|next.state0~q\ & ((\U1|Selector121~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.scan~q\,
	datab => \U1|next.state0~q\,
	datac => \U1|rs~q\,
	datad => \U1|Selector121~1_combout\,
	combout => \U1|Selector118~0_combout\);

-- Location: FF_X14_Y8_N25
\U1|rs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|Selector118~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|rs~q\);

-- Location: LCCOMB_X12_Y8_N10
\U1|flag[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|flag[0]~2_combout\ = !\U1|flag\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|flag\(0),
	combout => \U1|flag[0]~2_combout\);

-- Location: IOIBUF_X0_Y11_N8
\rst~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: CLKCTRL_G2
\rst~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst~inputclkctrl_outclk\);

-- Location: IOIBUF_X7_Y24_N1
\key1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key1,
	o => \key1~input_o\);

-- Location: LCCOMB_X8_Y19_N16
\key1_reg1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \key1_reg1~feeder_combout\ = \key1~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \key1~input_o\,
	combout => \key1_reg1~feeder_combout\);

-- Location: LCCOMB_X7_Y20_N0
\count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~1_combout\ = (\Add0~10_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~10_combout\,
	datad => \Equal0~10_combout\,
	combout => \count~1_combout\);

-- Location: FF_X7_Y20_N1
\count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(5));

-- Location: LCCOMB_X6_Y20_N2
\Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (count(1) & (!\Add0~1\)) # (!count(1) & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!count(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: FF_X6_Y20_N3
\count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(1));

-- Location: LCCOMB_X6_Y20_N4
\Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (count(2) & (\Add0~3\ $ (GND))) # (!count(2) & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((count(2) & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: FF_X6_Y20_N5
\count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(2));

-- Location: LCCOMB_X6_Y20_N8
\Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (count(4) & (\Add0~7\ $ (GND))) # (!count(4) & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((count(4) & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: FF_X6_Y20_N9
\count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(4));

-- Location: LCCOMB_X6_Y20_N12
\Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (count(6) & (\Add0~11\ $ (GND))) # (!count(6) & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((count(6) & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(6),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X6_Y20_N14
\Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (count(7) & (!\Add0~13\)) # (!count(7) & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!count(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: FF_X6_Y20_N15
\count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(7));

-- Location: LCCOMB_X6_Y20_N16
\Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (count(8) & (\Add0~15\ $ (GND))) # (!count(8) & (!\Add0~15\ & VCC))
-- \Add0~17\ = CARRY((count(8) & !\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(8),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X6_Y20_N18
\Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (count(9) & (!\Add0~17\)) # (!count(9) & ((\Add0~17\) # (GND)))
-- \Add0~19\ = CARRY((!\Add0~17\) # (!count(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: FF_X6_Y20_N19
\count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(9));

-- Location: LCCOMB_X6_Y20_N20
\Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (count(10) & (\Add0~19\ $ (GND))) # (!count(10) & (!\Add0~19\ & VCC))
-- \Add0~21\ = CARRY((count(10) & !\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(10),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: FF_X6_Y20_N21
\count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(10));

-- Location: LCCOMB_X6_Y20_N22
\Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (count(11) & (!\Add0~21\)) # (!count(11) & ((\Add0~21\) # (GND)))
-- \Add0~23\ = CARRY((!\Add0~21\) # (!count(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X6_Y20_N24
\Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (count(12) & (\Add0~23\ $ (GND))) # (!count(12) & (!\Add0~23\ & VCC))
-- \Add0~25\ = CARRY((count(12) & !\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: FF_X6_Y20_N25
\count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(12));

-- Location: LCCOMB_X6_Y20_N26
\Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (count(13) & (!\Add0~25\)) # (!count(13) & ((\Add0~25\) # (GND)))
-- \Add0~27\ = CARRY((!\Add0~25\) # (!count(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(13),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: LCCOMB_X7_Y20_N8
\count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~3_combout\ = (\Add0~26_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~26_combout\,
	datad => \Equal0~10_combout\,
	combout => \count~3_combout\);

-- Location: FF_X7_Y20_N9
\count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(13));

-- Location: LCCOMB_X6_Y20_N28
\Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (count(14) & (\Add0~27\ $ (GND))) # (!count(14) & (!\Add0~27\ & VCC))
-- \Add0~29\ = CARRY((count(14) & !\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(14),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: FF_X6_Y20_N29
\count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(14));

-- Location: LCCOMB_X6_Y19_N0
\Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (count(16) & (\Add0~31\ $ (GND))) # (!count(16) & (!\Add0~31\ & VCC))
-- \Add0~33\ = CARRY((count(16) & !\Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(16),
	datad => VCC,
	cin => \Add0~31\,
	combout => \Add0~32_combout\,
	cout => \Add0~33\);

-- Location: LCCOMB_X6_Y19_N4
\Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~36_combout\ = (count(18) & (\Add0~35\ $ (GND))) # (!count(18) & (!\Add0~35\ & VCC))
-- \Add0~37\ = CARRY((count(18) & !\Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(18),
	datad => VCC,
	cin => \Add0~35\,
	combout => \Add0~36_combout\,
	cout => \Add0~37\);

-- Location: LCCOMB_X7_Y19_N28
\count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~7_combout\ = (\Add0~36_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~36_combout\,
	datad => \Equal0~10_combout\,
	combout => \count~7_combout\);

-- Location: FF_X7_Y19_N29
\count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(18));

-- Location: LCCOMB_X6_Y19_N6
\Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (count(19) & (!\Add0~37\)) # (!count(19) & ((\Add0~37\) # (GND)))
-- \Add0~39\ = CARRY((!\Add0~37\) # (!count(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(19),
	datad => VCC,
	cin => \Add0~37\,
	combout => \Add0~38_combout\,
	cout => \Add0~39\);

-- Location: LCCOMB_X6_Y19_N8
\Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (count(20) & (\Add0~39\ $ (GND))) # (!count(20) & (!\Add0~39\ & VCC))
-- \Add0~41\ = CARRY((count(20) & !\Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => count(20),
	datad => VCC,
	cin => \Add0~39\,
	combout => \Add0~40_combout\,
	cout => \Add0~41\);

-- Location: FF_X6_Y19_N9
\count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(20));

-- Location: LCCOMB_X6_Y19_N12
\Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (count(22) & (\Add0~43\ $ (GND))) # (!count(22) & (!\Add0~43\ & VCC))
-- \Add0~45\ = CARRY((count(22) & !\Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => count(22),
	datad => VCC,
	cin => \Add0~43\,
	combout => \Add0~44_combout\,
	cout => \Add0~45\);

-- Location: FF_X6_Y19_N13
\count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(22));

-- Location: FF_X6_Y19_N15
\count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(23));

-- Location: LCCOMB_X7_Y19_N20
\Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = (!count(21) & (!count(20) & (!count(22) & !count(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(21),
	datab => count(20),
	datac => count(22),
	datad => count(23),
	combout => \Equal0~6_combout\);

-- Location: LCCOMB_X7_Y20_N24
\Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (count(15) & (!count(12) & (count(13) & !count(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(15),
	datab => count(12),
	datac => count(13),
	datad => count(14),
	combout => \Equal0~3_combout\);

-- Location: FF_X6_Y20_N23
\count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(11));

-- Location: LCCOMB_X7_Y20_N20
\count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~2_combout\ = (\Add0~16_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~16_combout\,
	datad => \Equal0~10_combout\,
	combout => \count~2_combout\);

-- Location: FF_X7_Y20_N21
\count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(8));

-- Location: LCCOMB_X7_Y20_N22
\Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (!count(10) & (!count(11) & (count(8) & !count(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(10),
	datab => count(11),
	datac => count(8),
	datad => count(9),
	combout => \Equal0~2_combout\);

-- Location: FF_X6_Y20_N13
\count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(6));

-- Location: LCCOMB_X7_Y20_N2
\Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!count(7) & (count(5) & (!count(6) & !count(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(7),
	datab => count(5),
	datac => count(6),
	datad => count(4),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X7_Y20_N30
\Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (\Equal0~0_combout\ & (\Equal0~3_combout\ & (\Equal0~2_combout\ & \Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \Equal0~3_combout\,
	datac => \Equal0~2_combout\,
	datad => \Equal0~1_combout\,
	combout => \Equal0~4_combout\);

-- Location: FF_X6_Y19_N7
\count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(19));

-- Location: LCCOMB_X7_Y19_N4
\count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \count~5_combout\ = (\Add0~32_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~32_combout\,
	datad => \Equal0~10_combout\,
	combout => \count~5_combout\);

-- Location: FF_X7_Y19_N5
\count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => count(16));

-- Location: LCCOMB_X7_Y19_N18
\Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = (count(17) & (!count(19) & (count(16) & count(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => count(17),
	datab => count(19),
	datac => count(16),
	datad => count(18),
	combout => \Equal0~5_combout\);

-- Location: LCCOMB_X7_Y19_N24
\Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~10_combout\ = (\Equal0~9_combout\ & (\Equal0~6_combout\ & (\Equal0~4_combout\ & \Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~9_combout\,
	datab => \Equal0~6_combout\,
	datac => \Equal0~4_combout\,
	datad => \Equal0~5_combout\,
	combout => \Equal0~10_combout\);

-- Location: FF_X8_Y19_N17
key1_reg1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key1_reg1~feeder_combout\,
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key1_reg1~q\);

-- Location: LCCOMB_X8_Y19_N26
\key1_reg2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \key1_reg2~feeder_combout\ = \key1_reg1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \key1_reg1~q\,
	combout => \key1_reg2~feeder_combout\);

-- Location: FF_X8_Y19_N27
key1_reg2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key1_reg2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key1_reg2~q\);

-- Location: LCCOMB_X8_Y19_N28
\key1_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \key1_out~0_combout\ = (!\key1_reg1~q\ & \key1_reg2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key1_reg1~q\,
	datac => \key1_reg2~q\,
	combout => \key1_out~0_combout\);

-- Location: FF_X8_Y19_N29
key1_out : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key1_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key1_out~q\);

-- Location: FF_X12_Y8_N11
\U1|flag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|flag[0]~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \key1_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|flag\(0));

-- Location: LCCOMB_X12_Y8_N14
\U1|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add3~0_combout\ = \U1|flag\(1) $ (\U1|flag\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|flag\(1),
	datad => \U1|flag\(0),
	combout => \U1|Add3~0_combout\);

-- Location: FF_X12_Y8_N27
\U1|flag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Add3~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \key1_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|flag\(1));

-- Location: LCCOMB_X12_Y8_N4
\U1|flag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|flag~0_combout\ = (\U1|flag\(1) & ((\U1|flag\(3) & ((!\U1|flag\(0)))) # (!\U1|flag\(3) & (\U1|flag\(2) & \U1|flag\(0))))) # (!\U1|flag\(1) & (((\U1|flag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|flag\(2),
	datac => \U1|flag\(3),
	datad => \U1|flag\(0),
	combout => \U1|flag~0_combout\);

-- Location: FF_X12_Y8_N5
\U1|flag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|flag~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \key1_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|flag\(3));

-- Location: LCCOMB_X12_Y8_N16
\U1|flag~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|flag~1_combout\ = (\U1|flag\(1) & ((\U1|flag\(2) & ((!\U1|flag\(0)))) # (!\U1|flag\(2) & (!\U1|flag\(3) & \U1|flag\(0))))) # (!\U1|flag\(1) & (((\U1|flag\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|flag\(3),
	datac => \U1|flag\(2),
	datad => \U1|flag\(0),
	combout => \U1|flag~1_combout\);

-- Location: FF_X12_Y8_N17
\U1|flag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|flag~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \key1_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|flag\(2));

-- Location: LCCOMB_X13_Y8_N28
\U1|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector47~0_combout\ = (\U1|flag\(1)) # ((\U1|flag\(2)) # (\U1|flag\(3) $ (\U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datab => \U1|flag\(1),
	datac => \U1|flag\(0),
	datad => \U1|flag\(2),
	combout => \U1|Selector47~0_combout\);

-- Location: LCCOMB_X12_Y11_N8
\U1|two_3[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_3[0]~0_combout\ = (\U1|two_3\(0)) # ((\rst~input_o\ & !\U1|Selector47~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datac => \U1|two_3\(0),
	datad => \U1|Selector47~0_combout\,
	combout => \U1|two_3[0]~0_combout\);

-- Location: FF_X12_Y11_N9
\U1|two_3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_3[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_3\(0));

-- Location: FF_X13_Y10_N19
\U1|next.data0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.state4~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data0~q\);

-- Location: LCCOMB_X7_Y8_N26
\U1|next.data1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data1~feeder_combout\ = \U1|next.data0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.data0~q\,
	combout => \U1|next.data1~feeder_combout\);

-- Location: FF_X7_Y8_N27
\U1|next.data1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data1~q\);

-- Location: LCCOMB_X16_Y9_N0
\U1|next.data2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data2~feeder_combout\ = \U1|next.data1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.data1~q\,
	combout => \U1|next.data2~feeder_combout\);

-- Location: FF_X16_Y9_N1
\U1|next.data2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data2~q\);

-- Location: LCCOMB_X12_Y10_N16
\U1|next.data3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data3~feeder_combout\ = \U1|next.data2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|next.data2~q\,
	combout => \U1|next.data3~feeder_combout\);

-- Location: FF_X12_Y10_N17
\U1|next.data3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data3~q\);

-- Location: FF_X16_Y11_N21
\U1|next.data4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data3~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data4~q\);

-- Location: FF_X16_Y8_N25
\U1|next.data5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data4~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data5~q\);

-- Location: LCCOMB_X16_Y8_N30
\U1|next.data6~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data6~feeder_combout\ = \U1|next.data5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.data5~q\,
	combout => \U1|next.data6~feeder_combout\);

-- Location: FF_X16_Y8_N31
\U1|next.data6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data6~q\);

-- Location: LCCOMB_X16_Y11_N6
\U1|next.data7~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data7~feeder_combout\ = \U1|next.data6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.data6~q\,
	combout => \U1|next.data7~feeder_combout\);

-- Location: FF_X16_Y11_N7
\U1|next.data7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data7~q\);

-- Location: LCCOMB_X11_Y11_N24
\U1|next.data8~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data8~feeder_combout\ = \U1|next.data7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.data7~q\,
	combout => \U1|next.data8~feeder_combout\);

-- Location: FF_X11_Y11_N25
\U1|next.data8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data8~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data8~q\);

-- Location: LCCOMB_X12_Y12_N10
\U1|next.data9~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data9~feeder_combout\ = \U1|next.data8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|next.data8~q\,
	combout => \U1|next.data9~feeder_combout\);

-- Location: FF_X12_Y12_N11
\U1|next.data9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data9~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data9~q\);

-- Location: LCCOMB_X12_Y11_N10
\U1|next.data10~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data10~feeder_combout\ = \U1|next.data9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|next.data9~q\,
	combout => \U1|next.data10~feeder_combout\);

-- Location: FF_X12_Y11_N11
\U1|next.data10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data10~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data10~q\);

-- Location: LCCOMB_X12_Y11_N4
\U1|next.data11~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data11~feeder_combout\ = \U1|next.data10~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.data10~q\,
	combout => \U1|next.data11~feeder_combout\);

-- Location: FF_X12_Y11_N5
\U1|next.data11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data11~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data11~q\);

-- Location: FF_X12_Y11_N23
\U1|next.data12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data11~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data12~q\);

-- Location: FF_X12_Y11_N1
\U1|next.data13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data12~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data13~q\);

-- Location: LCCOMB_X12_Y11_N28
\U1|next.data14~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data14~feeder_combout\ = \U1|next.data13~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.data13~q\,
	combout => \U1|next.data14~feeder_combout\);

-- Location: FF_X12_Y11_N29
\U1|next.data14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data14~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data14~q\);

-- Location: LCCOMB_X12_Y11_N2
\U1|next.data15~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data15~feeder_combout\ = \U1|next.data14~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.data14~q\,
	combout => \U1|next.data15~feeder_combout\);

-- Location: FF_X12_Y11_N3
\U1|next.data15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data15~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data15~q\);

-- Location: LCCOMB_X13_Y11_N16
\U1|next.state5~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.state5~feeder_combout\ = \U1|next.data15~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.data15~q\,
	combout => \U1|next.state5~feeder_combout\);

-- Location: FF_X13_Y11_N17
\U1|next.state5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.state5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.state5~q\);

-- Location: FF_X14_Y11_N5
\U1|next.data16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.state5~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data16~q\);

-- Location: FF_X16_Y11_N15
\U1|next.data17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data16~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data17~q\);

-- Location: FF_X16_Y11_N13
\U1|next.data18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data17~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data18~q\);

-- Location: LCCOMB_X12_Y11_N20
\U1|Selector126~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~5_combout\ = (\U1|one_15\(0) & ((\U1|next.data14~q\) # ((\U1|two_3\(0) & \U1|next.data18~q\)))) # (!\U1|one_15\(0) & (\U1|two_3\(0) & (\U1|next.data18~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_15\(0),
	datab => \U1|two_3\(0),
	datac => \U1|next.data18~q\,
	datad => \U1|next.data14~q\,
	combout => \U1|Selector126~5_combout\);

-- Location: LCCOMB_X16_Y13_N2
\U1|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add18~0_combout\ = \U1|dat\(0) $ (GND)
-- \U1|Add18~1\ = CARRY(!\U1|dat\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(0),
	datad => VCC,
	combout => \U1|Add18~0_combout\,
	cout => \U1|Add18~1\);

-- Location: IOIBUF_X0_Y11_N15
\key3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key3,
	o => \key3~input_o\);

-- Location: LCCOMB_X8_Y19_N0
\key3_reg1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \key3_reg1~feeder_combout\ = \key3~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \key3~input_o\,
	combout => \key3_reg1~feeder_combout\);

-- Location: FF_X8_Y19_N1
key3_reg1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key3_reg1~feeder_combout\,
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key3_reg1~q\);

-- Location: LCCOMB_X8_Y19_N2
\key3_reg2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \key3_reg2~feeder_combout\ = \key3_reg1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \key3_reg1~q\,
	combout => \key3_reg2~feeder_combout\);

-- Location: FF_X8_Y19_N3
key3_reg2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key3_reg2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key3_reg2~q\);

-- Location: LCCOMB_X8_Y19_N12
\key3_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \key3_out~0_combout\ = (\key3_reg2~q\ & !\key3_reg1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key3_reg2~q\,
	datad => \key3_reg1~q\,
	combout => \key3_out~0_combout\);

-- Location: FF_X8_Y19_N13
key3_out : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key3_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key3_out~q\);

-- Location: LCCOMB_X5_Y11_N16
\U1|shi[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|shi[5]~1_combout\ = (!\U1|flag\(2)) # (!\key3_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key3_out~q\,
	datad => \U1|flag\(2),
	combout => \U1|shi[5]~1_combout\);

-- Location: LCCOMB_X16_Y14_N10
\U1|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add19~0_combout\ = \U1|dat\(0) $ (GND)
-- \U1|Add19~1\ = CARRY(!\U1|dat\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(0),
	datad => VCC,
	combout => \U1|Add19~0_combout\,
	cout => \U1|Add19~1\);

-- Location: LCCOMB_X16_Y14_N12
\U1|Add19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add19~2_combout\ = (\U1|dat\(1) & (\U1|Add19~1\ & VCC)) # (!\U1|dat\(1) & (!\U1|Add19~1\))
-- \U1|Add19~3\ = CARRY((!\U1|dat\(1) & !\U1|Add19~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(1),
	datad => VCC,
	cin => \U1|Add19~1\,
	combout => \U1|Add19~2_combout\,
	cout => \U1|Add19~3\);

-- Location: LCCOMB_X16_Y14_N16
\U1|Add19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add19~6_combout\ = (\U1|dat\(3) & (\U1|Add19~5\ & VCC)) # (!\U1|dat\(3) & (!\U1|Add19~5\))
-- \U1|Add19~7\ = CARRY((!\U1|dat\(3) & !\U1|Add19~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(3),
	datad => VCC,
	cin => \U1|Add19~5\,
	combout => \U1|Add19~6_combout\,
	cout => \U1|Add19~7\);

-- Location: LCCOMB_X16_Y13_N0
\U1|Selector91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector91~0_combout\ = (\U1|shi[5]~1_combout\ & (\U1|Add18~6_combout\ & ((!\U1|Equal20~2_combout\)))) # (!\U1|shi[5]~1_combout\ & (((\U1|Add19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add18~6_combout\,
	datab => \U1|Add19~6_combout\,
	datac => \U1|shi[5]~1_combout\,
	datad => \U1|Equal20~2_combout\,
	combout => \U1|Selector91~0_combout\);

-- Location: LCCOMB_X8_Y7_N16
\U1|Add22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add22~0_combout\ = \U1|shi\(0) $ (VCC)
-- \U1|Add22~1\ = CARRY(\U1|shi\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|shi\(0),
	datad => VCC,
	combout => \U1|Add22~0_combout\,
	cout => \U1|Add22~1\);

-- Location: LCCOMB_X8_Y7_N0
\U1|Selector82~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector82~2_combout\ = (\key3_out~q\ & ((\U1|flag\(2) & (\U1|Add23~0_combout\)) # (!\U1|flag\(2) & ((\U1|Add22~0_combout\))))) # (!\key3_out~q\ & (((\U1|Add22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add23~0_combout\,
	datab => \key3_out~q\,
	datac => \U1|flag\(2),
	datad => \U1|Add22~0_combout\,
	combout => \U1|Selector82~2_combout\);

-- Location: IOIBUF_X7_Y24_N8
\key2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key2,
	o => \key2~input_o\);

-- Location: LCCOMB_X8_Y19_N20
\key2_reg1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \key2_reg1~feeder_combout\ = \key2~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \key2~input_o\,
	combout => \key2_reg1~feeder_combout\);

-- Location: FF_X8_Y19_N21
key2_reg1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key2_reg1~feeder_combout\,
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key2_reg1~q\);

-- Location: LCCOMB_X8_Y19_N18
\key2_reg2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \key2_reg2~feeder_combout\ = \key2_reg1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \key2_reg1~q\,
	combout => \key2_reg2~feeder_combout\);

-- Location: FF_X8_Y19_N19
key2_reg2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key2_reg2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key2_reg2~q\);

-- Location: LCCOMB_X8_Y19_N6
\key2_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \key2_out~0_combout\ = (!\key2_reg1~q\ & \key2_reg2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key2_reg1~q\,
	datad => \key2_reg2~q\,
	combout => \key2_out~0_combout\);

-- Location: FF_X8_Y19_N7
key2_out : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \key2_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \key2_out~q\);

-- Location: LCCOMB_X8_Y6_N8
\U1|shi[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|shi[5]~2_combout\ = (\U1|flag\(1) & ((\key2_out~q\))) # (!\U1|flag\(1) & (\U1|Equal19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal19~2_combout\,
	datab => \key2_out~q\,
	datac => \U1|flag\(1),
	combout => \U1|shi[5]~2_combout\);

-- Location: LCCOMB_X22_Y7_N28
\U1|miao[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|miao[2]~4_combout\ = (!\U1|flag\(3)) # (!\key3_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \key3_out~q\,
	datad => \U1|flag\(3),
	combout => \U1|miao[2]~4_combout\);

-- Location: LCCOMB_X24_Y8_N8
\U1|Add26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~9_combout\ = (\U1|miao\(2) & (\U1|Add26~8\ $ (GND))) # (!\U1|miao\(2) & (!\U1|Add26~8\ & VCC))
-- \U1|Add26~10\ = CARRY((\U1|miao\(2) & !\U1|Add26~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(2),
	datad => VCC,
	cin => \U1|Add26~8\,
	combout => \U1|Add26~9_combout\,
	cout => \U1|Add26~10\);

-- Location: LCCOMB_X24_Y8_N10
\U1|Add26~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~11_combout\ = (\U1|miao\(3) & (!\U1|Add26~10\)) # (!\U1|miao\(3) & ((\U1|Add26~10\) # (GND)))
-- \U1|Add26~12\ = CARRY((!\U1|Add26~10\) # (!\U1|miao\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(3),
	datad => VCC,
	cin => \U1|Add26~10\,
	combout => \U1|Add26~11_combout\,
	cout => \U1|Add26~12\);

-- Location: LCCOMB_X24_Y8_N12
\U1|Add26~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~13_combout\ = (\U1|miao\(4) & (\U1|Add26~12\ $ (GND))) # (!\U1|miao\(4) & (!\U1|Add26~12\ & VCC))
-- \U1|Add26~14\ = CARRY((\U1|miao\(4) & !\U1|Add26~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(4),
	datad => VCC,
	cin => \U1|Add26~12\,
	combout => \U1|Add26~13_combout\,
	cout => \U1|Add26~14\);

-- Location: LCCOMB_X24_Y8_N14
\U1|Add26~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~15_combout\ = (\U1|miao\(5) & (!\U1|Add26~14\)) # (!\U1|miao\(5) & ((\U1|Add26~14\) # (GND)))
-- \U1|Add26~16\ = CARRY((!\U1|Add26~14\) # (!\U1|miao\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(5),
	datad => VCC,
	cin => \U1|Add26~14\,
	combout => \U1|Add26~15_combout\,
	cout => \U1|Add26~16\);

-- Location: LCCOMB_X22_Y6_N26
\U1|miao[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|miao[2]~5_combout\ = (\U1|Equal18~1_combout\ & (\U1|Equal18~0_combout\ & (\U1|miao[2]~4_combout\ & \U1|miao\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal18~1_combout\,
	datab => \U1|Equal18~0_combout\,
	datac => \U1|miao[2]~4_combout\,
	datad => \U1|miao\(5),
	combout => \U1|miao[2]~5_combout\);

-- Location: LCCOMB_X22_Y6_N2
\U1|Add27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add27~2_combout\ = (\U1|miao\(1) & (\U1|Add27~1\ & VCC)) # (!\U1|miao\(1) & (!\U1|Add27~1\))
-- \U1|Add27~3\ = CARRY((!\U1|miao\(1) & !\U1|Add27~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(1),
	datad => VCC,
	cin => \U1|Add27~1\,
	combout => \U1|Add27~2_combout\,
	cout => \U1|Add27~3\);

-- Location: LCCOMB_X21_Y8_N30
\U1|Add26~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~24_combout\ = (\U1|flag\(3) & ((\key3_out~q\ & ((\U1|Add27~2_combout\))) # (!\key3_out~q\ & (\U1|Add26~7_combout\)))) # (!\U1|flag\(3) & (\U1|Add26~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add26~7_combout\,
	datab => \U1|flag\(3),
	datac => \key3_out~q\,
	datad => \U1|Add27~2_combout\,
	combout => \U1|Add26~24_combout\);

-- Location: LCCOMB_X8_Y6_N16
\U1|miao[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|miao[2]~6_combout\ = (\U1|flag\(3) & (((!\key3_out~q\ & !\key2_out~q\)))) # (!\U1|flag\(3) & (\U1|Equal17~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal17~10_combout\,
	datab => \key3_out~q\,
	datac => \U1|flag\(3),
	datad => \key2_out~q\,
	combout => \U1|miao[2]~6_combout\);

-- Location: LCCOMB_X8_Y6_N26
\U1|miao[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|miao[2]~7_combout\ = (!\U1|flag\(2) & (!\U1|flag\(0) & (!\U1|flag\(1) & !\U1|miao[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(2),
	datab => \U1|flag\(0),
	datac => \U1|flag\(1),
	datad => \U1|miao[2]~6_combout\,
	combout => \U1|miao[2]~7_combout\);

-- Location: FF_X21_Y8_N31
\U1|miao[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add26~24_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|miao[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|miao\(1));

-- Location: LCCOMB_X22_Y6_N4
\U1|Add27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add27~4_combout\ = (\U1|miao\(2) & ((GND) # (!\U1|Add27~3\))) # (!\U1|miao\(2) & (\U1|Add27~3\ $ (GND)))
-- \U1|Add27~5\ = CARRY((\U1|miao\(2)) # (!\U1|Add27~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(2),
	datad => VCC,
	cin => \U1|Add27~3\,
	combout => \U1|Add27~4_combout\,
	cout => \U1|Add27~5\);

-- Location: LCCOMB_X22_Y6_N6
\U1|Add27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add27~6_combout\ = (\U1|miao\(3) & (\U1|Add27~5\ & VCC)) # (!\U1|miao\(3) & (!\U1|Add27~5\))
-- \U1|Add27~7\ = CARRY((!\U1|miao\(3) & !\U1|Add27~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(3),
	datad => VCC,
	cin => \U1|Add27~5\,
	combout => \U1|Add27~6_combout\,
	cout => \U1|Add27~7\);

-- Location: LCCOMB_X23_Y6_N0
\U1|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector63~0_combout\ = (!\U1|miao[2]~5_combout\ & ((\U1|miao[2]~4_combout\ & ((\U1|Add26~11_combout\))) # (!\U1|miao[2]~4_combout\ & (\U1|Add27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao[2]~5_combout\,
	datab => \U1|Add27~6_combout\,
	datac => \U1|miao[2]~4_combout\,
	datad => \U1|Add26~11_combout\,
	combout => \U1|Selector63~0_combout\);

-- Location: FF_X23_Y6_N1
\U1|miao[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector63~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|miao[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|miao\(3));

-- Location: LCCOMB_X22_Y6_N8
\U1|Add27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add27~8_combout\ = (\U1|miao\(4) & ((GND) # (!\U1|Add27~7\))) # (!\U1|miao\(4) & (\U1|Add27~7\ $ (GND)))
-- \U1|Add27~9\ = CARRY((\U1|miao\(4)) # (!\U1|Add27~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(4),
	datad => VCC,
	cin => \U1|Add27~7\,
	combout => \U1|Add27~8_combout\,
	cout => \U1|Add27~9\);

-- Location: LCCOMB_X24_Y6_N0
\U1|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector62~0_combout\ = (!\U1|miao[2]~5_combout\ & ((\U1|miao[2]~4_combout\ & ((\U1|Add26~13_combout\))) # (!\U1|miao[2]~4_combout\ & (\U1|Add27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao[2]~4_combout\,
	datab => \U1|miao[2]~5_combout\,
	datac => \U1|Add27~8_combout\,
	datad => \U1|Add26~13_combout\,
	combout => \U1|Selector62~0_combout\);

-- Location: FF_X24_Y6_N1
\U1|miao[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector62~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|miao[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|miao\(4));

-- Location: LCCOMB_X22_Y6_N10
\U1|Add27~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add27~10_combout\ = (\U1|miao\(5) & (\U1|Add27~9\ & VCC)) # (!\U1|miao\(5) & (!\U1|Add27~9\))
-- \U1|Add27~11\ = CARRY((!\U1|miao\(5) & !\U1|Add27~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(5),
	datad => VCC,
	cin => \U1|Add27~9\,
	combout => \U1|Add27~10_combout\,
	cout => \U1|Add27~11\);

-- Location: LCCOMB_X23_Y6_N2
\U1|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector61~0_combout\ = (!\U1|miao[2]~5_combout\ & ((\U1|miao[2]~4_combout\ & (\U1|Add26~15_combout\)) # (!\U1|miao[2]~4_combout\ & ((\U1|Add27~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao[2]~4_combout\,
	datab => \U1|Add26~15_combout\,
	datac => \U1|miao[2]~5_combout\,
	datad => \U1|Add27~10_combout\,
	combout => \U1|Selector61~0_combout\);

-- Location: FF_X24_Y7_N21
\U1|miao[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector61~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|miao[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|miao\(5));

-- Location: LCCOMB_X22_Y6_N24
\U1|Add26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~6_combout\ = (!\U1|miao[2]~4_combout\ & (((\U1|miao\(5)) # (!\U1|Equal18~0_combout\)) # (!\U1|Equal31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal31~0_combout\,
	datab => \U1|Equal18~0_combout\,
	datac => \U1|miao[2]~4_combout\,
	datad => \U1|miao\(5),
	combout => \U1|Add26~6_combout\);

-- Location: LCCOMB_X24_Y8_N16
\U1|Add26~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~17_combout\ = (\U1|miao\(6) & (\U1|Add26~16\ $ (GND))) # (!\U1|miao\(6) & (!\U1|Add26~16\ & VCC))
-- \U1|Add26~18\ = CARRY((\U1|miao\(6) & !\U1|Add26~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(6),
	datad => VCC,
	cin => \U1|Add26~16\,
	combout => \U1|Add26~17_combout\,
	cout => \U1|Add26~18\);

-- Location: LCCOMB_X23_Y6_N24
\U1|Add26~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~22_combout\ = (\U1|Add27~12_combout\ & ((\U1|Add26~6_combout\) # ((\U1|miao[2]~4_combout\ & \U1|Add26~17_combout\)))) # (!\U1|Add27~12_combout\ & (((\U1|miao[2]~4_combout\ & \U1|Add26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add27~12_combout\,
	datab => \U1|Add26~6_combout\,
	datac => \U1|miao[2]~4_combout\,
	datad => \U1|Add26~17_combout\,
	combout => \U1|Add26~22_combout\);

-- Location: FF_X24_Y7_N7
\U1|miao[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Add26~22_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|miao[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|miao\(6));

-- Location: LCCOMB_X24_Y8_N18
\U1|Add26~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~19_combout\ = \U1|Add26~18\ $ (\U1|miao\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|miao\(7),
	cin => \U1|Add26~18\,
	combout => \U1|Add26~19_combout\);

-- Location: LCCOMB_X22_Y6_N14
\U1|Add27~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add27~14_combout\ = \U1|miao\(7) $ (!\U1|Add27~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(7),
	cin => \U1|Add27~13\,
	combout => \U1|Add27~14_combout\);

-- Location: LCCOMB_X23_Y7_N16
\U1|Add26~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add26~21_combout\ = (\U1|Add26~6_combout\ & ((\U1|Add27~14_combout\) # ((\U1|Add26~19_combout\ & \U1|miao[2]~4_combout\)))) # (!\U1|Add26~6_combout\ & (\U1|Add26~19_combout\ & (\U1|miao[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add26~6_combout\,
	datab => \U1|Add26~19_combout\,
	datac => \U1|miao[2]~4_combout\,
	datad => \U1|Add27~14_combout\,
	combout => \U1|Add26~21_combout\);

-- Location: FF_X24_Y7_N5
\U1|miao[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Add26~21_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|miao[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|miao\(7));

-- Location: LCCOMB_X22_Y6_N20
\U1|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal18~0_combout\ = (!\U1|miao\(2) & (!\U1|miao\(7) & !\U1|miao\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(2),
	datac => \U1|miao\(7),
	datad => \U1|miao\(6),
	combout => \U1|Equal18~0_combout\);

-- Location: LCCOMB_X22_Y6_N28
\U1|Equal18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal18~2_combout\ = (\U1|Equal18~1_combout\ & (\U1|Equal18~0_combout\ & \U1|miao\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal18~1_combout\,
	datab => \U1|Equal18~0_combout\,
	datad => \U1|miao\(5),
	combout => \U1|Equal18~2_combout\);

-- Location: LCCOMB_X17_Y15_N0
\U1|count1[0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[0]~33_combout\ = \U1|count1\(0) $ (VCC)
-- \U1|count1[0]~34\ = CARRY(\U1|count1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(0),
	datad => VCC,
	combout => \U1|count1[0]~33_combout\,
	cout => \U1|count1[0]~34\);

-- Location: LCCOMB_X12_Y8_N28
\U1|Selector95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector95~0_combout\ = (!\U1|flag\(1) & !\U1|flag\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|flag\(1),
	datad => \U1|flag\(0),
	combout => \U1|Selector95~0_combout\);

-- Location: LCCOMB_X17_Y15_N10
\U1|count1[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[5]~45_combout\ = (\U1|count1\(5) & (!\U1|count1[4]~44\)) # (!\U1|count1\(5) & ((\U1|count1[4]~44\) # (GND)))
-- \U1|count1[5]~46\ = CARRY((!\U1|count1[4]~44\) # (!\U1|count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(5),
	datad => VCC,
	cin => \U1|count1[4]~44\,
	combout => \U1|count1[5]~45_combout\,
	cout => \U1|count1[5]~46\);

-- Location: LCCOMB_X13_Y12_N18
\U1|count1[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[10]~36_combout\ = ((!\U1|flag\(2) & ((\U1|flag\(1)) # (!\U1|flag\(0))))) # (!\U1|flag\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(2),
	datab => \U1|flag\(3),
	datac => \U1|flag\(1),
	datad => \U1|flag\(0),
	combout => \U1|count1[10]~36_combout\);

-- Location: FF_X17_Y15_N11
\U1|count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[5]~45_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(5));

-- Location: LCCOMB_X17_Y15_N12
\U1|count1[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[6]~47_combout\ = (\U1|count1\(6) & (\U1|count1[5]~46\ $ (GND))) # (!\U1|count1\(6) & (!\U1|count1[5]~46\ & VCC))
-- \U1|count1[6]~48\ = CARRY((\U1|count1\(6) & !\U1|count1[5]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(6),
	datad => VCC,
	cin => \U1|count1[5]~46\,
	combout => \U1|count1[6]~47_combout\,
	cout => \U1|count1[6]~48\);

-- Location: FF_X17_Y15_N13
\U1|count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[6]~47_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(6));

-- Location: LCCOMB_X16_Y15_N2
\U1|Equal17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal17~1_combout\ = (((\U1|count1\(7)) # (!\U1|count1\(6))) # (!\U1|count1\(5))) # (!\U1|count1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(4),
	datab => \U1|count1\(5),
	datac => \U1|count1\(7),
	datad => \U1|count1\(6),
	combout => \U1|Equal17~1_combout\);

-- Location: LCCOMB_X17_Y15_N6
\U1|count1[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[3]~41_combout\ = (\U1|count1\(3) & (!\U1|count1[2]~40\)) # (!\U1|count1\(3) & ((\U1|count1[2]~40\) # (GND)))
-- \U1|count1[3]~42\ = CARRY((!\U1|count1[2]~40\) # (!\U1|count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(3),
	datad => VCC,
	cin => \U1|count1[2]~40\,
	combout => \U1|count1[3]~41_combout\,
	cout => \U1|count1[3]~42\);

-- Location: FF_X17_Y15_N7
\U1|count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[3]~41_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(3));

-- Location: LCCOMB_X16_Y15_N4
\U1|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal17~0_combout\ = (((!\U1|count1\(1)) # (!\U1|count1\(0))) # (!\U1|count1\(3))) # (!\U1|count1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(2),
	datab => \U1|count1\(3),
	datac => \U1|count1\(0),
	datad => \U1|count1\(1),
	combout => \U1|Equal17~0_combout\);

-- Location: LCCOMB_X16_Y15_N0
\U1|Equal17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal17~2_combout\ = (\U1|count1\(11)) # ((\U1|count1\(9)) # ((\U1|count1\(10)) # (\U1|count1\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(11),
	datab => \U1|count1\(9),
	datac => \U1|count1\(10),
	datad => \U1|count1\(8),
	combout => \U1|Equal17~2_combout\);

-- Location: LCCOMB_X16_Y15_N12
\U1|Equal17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal17~4_combout\ = (\U1|Equal17~3_combout\) # ((\U1|Equal17~1_combout\) # ((\U1|Equal17~0_combout\) # (\U1|Equal17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal17~3_combout\,
	datab => \U1|Equal17~1_combout\,
	datac => \U1|Equal17~0_combout\,
	datad => \U1|Equal17~2_combout\,
	combout => \U1|Equal17~4_combout\);

-- Location: LCCOMB_X8_Y6_N30
\U1|count1[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[10]~32_combout\ = (!\U1|flag\(2) & !\U1|flag\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(2),
	datac => \U1|flag\(3),
	combout => \U1|count1[10]~32_combout\);

-- Location: LCCOMB_X16_Y14_N0
\U1|count1[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[10]~35_combout\ = (((!\U1|Equal17~9_combout\ & !\U1|Equal17~4_combout\)) # (!\U1|count1[10]~32_combout\)) # (!\U1|Selector95~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal17~9_combout\,
	datab => \U1|Selector95~0_combout\,
	datac => \U1|Equal17~4_combout\,
	datad => \U1|count1[10]~32_combout\,
	combout => \U1|count1[10]~35_combout\);

-- Location: FF_X17_Y15_N1
\U1|count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[0]~33_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(0));

-- Location: LCCOMB_X17_Y15_N2
\U1|count1[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[1]~37_combout\ = (\U1|count1\(1) & (!\U1|count1[0]~34\)) # (!\U1|count1\(1) & ((\U1|count1[0]~34\) # (GND)))
-- \U1|count1[1]~38\ = CARRY((!\U1|count1[0]~34\) # (!\U1|count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(1),
	datad => VCC,
	cin => \U1|count1[0]~34\,
	combout => \U1|count1[1]~37_combout\,
	cout => \U1|count1[1]~38\);

-- Location: FF_X17_Y15_N3
\U1|count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[1]~37_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(1));

-- Location: LCCOMB_X17_Y15_N4
\U1|count1[2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[2]~39_combout\ = (\U1|count1\(2) & (\U1|count1[1]~38\ $ (GND))) # (!\U1|count1\(2) & (!\U1|count1[1]~38\ & VCC))
-- \U1|count1[2]~40\ = CARRY((\U1|count1\(2) & !\U1|count1[1]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(2),
	datad => VCC,
	cin => \U1|count1[1]~38\,
	combout => \U1|count1[2]~39_combout\,
	cout => \U1|count1[2]~40\);

-- Location: FF_X17_Y15_N5
\U1|count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[2]~39_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(2));

-- Location: LCCOMB_X17_Y15_N8
\U1|count1[4]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[4]~43_combout\ = (\U1|count1\(4) & (\U1|count1[3]~42\ $ (GND))) # (!\U1|count1\(4) & (!\U1|count1[3]~42\ & VCC))
-- \U1|count1[4]~44\ = CARRY((\U1|count1\(4) & !\U1|count1[3]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(4),
	datad => VCC,
	cin => \U1|count1[3]~42\,
	combout => \U1|count1[4]~43_combout\,
	cout => \U1|count1[4]~44\);

-- Location: FF_X17_Y15_N9
\U1|count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[4]~43_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(4));

-- Location: LCCOMB_X17_Y15_N14
\U1|count1[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[7]~49_combout\ = (\U1|count1\(7) & (!\U1|count1[6]~48\)) # (!\U1|count1\(7) & ((\U1|count1[6]~48\) # (GND)))
-- \U1|count1[7]~50\ = CARRY((!\U1|count1[6]~48\) # (!\U1|count1\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(7),
	datad => VCC,
	cin => \U1|count1[6]~48\,
	combout => \U1|count1[7]~49_combout\,
	cout => \U1|count1[7]~50\);

-- Location: FF_X17_Y15_N15
\U1|count1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[7]~49_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(7));

-- Location: LCCOMB_X17_Y15_N16
\U1|count1[8]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[8]~51_combout\ = (\U1|count1\(8) & (\U1|count1[7]~50\ $ (GND))) # (!\U1|count1\(8) & (!\U1|count1[7]~50\ & VCC))
-- \U1|count1[8]~52\ = CARRY((\U1|count1\(8) & !\U1|count1[7]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(8),
	datad => VCC,
	cin => \U1|count1[7]~50\,
	combout => \U1|count1[8]~51_combout\,
	cout => \U1|count1[8]~52\);

-- Location: FF_X17_Y15_N17
\U1|count1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[8]~51_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(8));

-- Location: LCCOMB_X17_Y15_N18
\U1|count1[9]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[9]~53_combout\ = (\U1|count1\(9) & (!\U1|count1[8]~52\)) # (!\U1|count1\(9) & ((\U1|count1[8]~52\) # (GND)))
-- \U1|count1[9]~54\ = CARRY((!\U1|count1[8]~52\) # (!\U1|count1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(9),
	datad => VCC,
	cin => \U1|count1[8]~52\,
	combout => \U1|count1[9]~53_combout\,
	cout => \U1|count1[9]~54\);

-- Location: FF_X17_Y15_N19
\U1|count1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[9]~53_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(9));

-- Location: LCCOMB_X17_Y15_N20
\U1|count1[10]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[10]~55_combout\ = (\U1|count1\(10) & (\U1|count1[9]~54\ $ (GND))) # (!\U1|count1\(10) & (!\U1|count1[9]~54\ & VCC))
-- \U1|count1[10]~56\ = CARRY((\U1|count1\(10) & !\U1|count1[9]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(10),
	datad => VCC,
	cin => \U1|count1[9]~54\,
	combout => \U1|count1[10]~55_combout\,
	cout => \U1|count1[10]~56\);

-- Location: FF_X17_Y15_N21
\U1|count1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[10]~55_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(10));

-- Location: LCCOMB_X17_Y15_N24
\U1|count1[12]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[12]~59_combout\ = (\U1|count1\(12) & (\U1|count1[11]~58\ $ (GND))) # (!\U1|count1\(12) & (!\U1|count1[11]~58\ & VCC))
-- \U1|count1[12]~60\ = CARRY((\U1|count1\(12) & !\U1|count1[11]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(12),
	datad => VCC,
	cin => \U1|count1[11]~58\,
	combout => \U1|count1[12]~59_combout\,
	cout => \U1|count1[12]~60\);

-- Location: FF_X17_Y15_N25
\U1|count1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[12]~59_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(12));

-- Location: LCCOMB_X17_Y15_N28
\U1|count1[14]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[14]~63_combout\ = (\U1|count1\(14) & (\U1|count1[13]~62\ $ (GND))) # (!\U1|count1\(14) & (!\U1|count1[13]~62\ & VCC))
-- \U1|count1[14]~64\ = CARRY((\U1|count1\(14) & !\U1|count1[13]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(14),
	datad => VCC,
	cin => \U1|count1[13]~62\,
	combout => \U1|count1[14]~63_combout\,
	cout => \U1|count1[14]~64\);

-- Location: FF_X17_Y15_N29
\U1|count1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[14]~63_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(14));

-- Location: LCCOMB_X17_Y14_N0
\U1|count1[16]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[16]~67_combout\ = (\U1|count1\(16) & (\U1|count1[15]~66\ $ (GND))) # (!\U1|count1\(16) & (!\U1|count1[15]~66\ & VCC))
-- \U1|count1[16]~68\ = CARRY((\U1|count1\(16) & !\U1|count1[15]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(16),
	datad => VCC,
	cin => \U1|count1[15]~66\,
	combout => \U1|count1[16]~67_combout\,
	cout => \U1|count1[16]~68\);

-- Location: FF_X17_Y14_N1
\U1|count1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[16]~67_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(16));

-- Location: LCCOMB_X17_Y14_N2
\U1|count1[17]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[17]~69_combout\ = (\U1|count1\(17) & (!\U1|count1[16]~68\)) # (!\U1|count1\(17) & ((\U1|count1[16]~68\) # (GND)))
-- \U1|count1[17]~70\ = CARRY((!\U1|count1[16]~68\) # (!\U1|count1\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(17),
	datad => VCC,
	cin => \U1|count1[16]~68\,
	combout => \U1|count1[17]~69_combout\,
	cout => \U1|count1[17]~70\);

-- Location: FF_X17_Y14_N3
\U1|count1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[17]~69_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(17));

-- Location: LCCOMB_X17_Y14_N4
\U1|count1[18]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[18]~71_combout\ = (\U1|count1\(18) & (\U1|count1[17]~70\ $ (GND))) # (!\U1|count1\(18) & (!\U1|count1[17]~70\ & VCC))
-- \U1|count1[18]~72\ = CARRY((\U1|count1\(18) & !\U1|count1[17]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(18),
	datad => VCC,
	cin => \U1|count1[17]~70\,
	combout => \U1|count1[18]~71_combout\,
	cout => \U1|count1[18]~72\);

-- Location: FF_X17_Y14_N5
\U1|count1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[18]~71_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(18));

-- Location: LCCOMB_X17_Y14_N8
\U1|count1[20]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[20]~75_combout\ = (\U1|count1\(20) & (\U1|count1[19]~74\ $ (GND))) # (!\U1|count1\(20) & (!\U1|count1[19]~74\ & VCC))
-- \U1|count1[20]~76\ = CARRY((\U1|count1\(20) & !\U1|count1[19]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(20),
	datad => VCC,
	cin => \U1|count1[19]~74\,
	combout => \U1|count1[20]~75_combout\,
	cout => \U1|count1[20]~76\);

-- Location: FF_X17_Y14_N9
\U1|count1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[20]~75_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(20));

-- Location: LCCOMB_X17_Y14_N10
\U1|count1[21]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[21]~77_combout\ = (\U1|count1\(21) & (!\U1|count1[20]~76\)) # (!\U1|count1\(21) & ((\U1|count1[20]~76\) # (GND)))
-- \U1|count1[21]~78\ = CARRY((!\U1|count1[20]~76\) # (!\U1|count1\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(21),
	datad => VCC,
	cin => \U1|count1[20]~76\,
	combout => \U1|count1[21]~77_combout\,
	cout => \U1|count1[21]~78\);

-- Location: LCCOMB_X17_Y14_N14
\U1|count1[23]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[23]~81_combout\ = (\U1|count1\(23) & (!\U1|count1[22]~80\)) # (!\U1|count1\(23) & ((\U1|count1[22]~80\) # (GND)))
-- \U1|count1[23]~82\ = CARRY((!\U1|count1[22]~80\) # (!\U1|count1\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(23),
	datad => VCC,
	cin => \U1|count1[22]~80\,
	combout => \U1|count1[23]~81_combout\,
	cout => \U1|count1[23]~82\);

-- Location: FF_X17_Y14_N15
\U1|count1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[23]~81_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(23));

-- Location: FF_X17_Y14_N11
\U1|count1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[21]~77_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(21));

-- Location: LCCOMB_X16_Y14_N28
\U1|Equal17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal17~6_combout\ = (((!\U1|count1\(21)) # (!\U1|count1\(20))) # (!\U1|count1\(23))) # (!\U1|count1\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(22),
	datab => \U1|count1\(23),
	datac => \U1|count1\(20),
	datad => \U1|count1\(21),
	combout => \U1|Equal17~6_combout\);

-- Location: LCCOMB_X17_Y14_N16
\U1|count1[24]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[24]~83_combout\ = (\U1|count1\(24) & (\U1|count1[23]~82\ $ (GND))) # (!\U1|count1\(24) & (!\U1|count1[23]~82\ & VCC))
-- \U1|count1[24]~84\ = CARRY((\U1|count1\(24) & !\U1|count1[23]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(24),
	datad => VCC,
	cin => \U1|count1[23]~82\,
	combout => \U1|count1[24]~83_combout\,
	cout => \U1|count1[24]~84\);

-- Location: FF_X17_Y14_N17
\U1|count1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[24]~83_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(24));

-- Location: LCCOMB_X17_Y14_N18
\U1|count1[25]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[25]~85_combout\ = (\U1|count1\(25) & (!\U1|count1[24]~84\)) # (!\U1|count1\(25) & ((\U1|count1[24]~84\) # (GND)))
-- \U1|count1[25]~86\ = CARRY((!\U1|count1[24]~84\) # (!\U1|count1\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(25),
	datad => VCC,
	cin => \U1|count1[24]~84\,
	combout => \U1|count1[25]~85_combout\,
	cout => \U1|count1[25]~86\);

-- Location: FF_X17_Y14_N19
\U1|count1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[25]~85_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(25));

-- Location: LCCOMB_X17_Y14_N20
\U1|count1[26]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[26]~87_combout\ = (\U1|count1\(26) & (\U1|count1[25]~86\ $ (GND))) # (!\U1|count1\(26) & (!\U1|count1[25]~86\ & VCC))
-- \U1|count1[26]~88\ = CARRY((\U1|count1\(26) & !\U1|count1[25]~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(26),
	datad => VCC,
	cin => \U1|count1[25]~86\,
	combout => \U1|count1[26]~87_combout\,
	cout => \U1|count1[26]~88\);

-- Location: FF_X17_Y14_N21
\U1|count1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[26]~87_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(26));

-- Location: LCCOMB_X17_Y14_N22
\U1|count1[27]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[27]~89_combout\ = (\U1|count1\(27) & (!\U1|count1[26]~88\)) # (!\U1|count1\(27) & ((\U1|count1[26]~88\) # (GND)))
-- \U1|count1[27]~90\ = CARRY((!\U1|count1[26]~88\) # (!\U1|count1\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(27),
	datad => VCC,
	cin => \U1|count1[26]~88\,
	combout => \U1|count1[27]~89_combout\,
	cout => \U1|count1[27]~90\);

-- Location: LCCOMB_X17_Y14_N24
\U1|count1[28]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[28]~91_combout\ = (\U1|count1\(28) & (\U1|count1[27]~90\ $ (GND))) # (!\U1|count1\(28) & (!\U1|count1[27]~90\ & VCC))
-- \U1|count1[28]~92\ = CARRY((\U1|count1\(28) & !\U1|count1[27]~90\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(28),
	datad => VCC,
	cin => \U1|count1[27]~90\,
	combout => \U1|count1[28]~91_combout\,
	cout => \U1|count1[28]~92\);

-- Location: FF_X17_Y14_N25
\U1|count1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[28]~91_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(28));

-- Location: LCCOMB_X17_Y14_N28
\U1|count1[30]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[30]~95_combout\ = (\U1|count1\(30) & (\U1|count1[29]~94\ $ (GND))) # (!\U1|count1\(30) & (!\U1|count1[29]~94\ & VCC))
-- \U1|count1[30]~96\ = CARRY((\U1|count1\(30) & !\U1|count1[29]~94\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count1\(30),
	datad => VCC,
	cin => \U1|count1[29]~94\,
	combout => \U1|count1[30]~95_combout\,
	cout => \U1|count1[30]~96\);

-- Location: FF_X17_Y14_N29
\U1|count1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[30]~95_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(30));

-- Location: LCCOMB_X17_Y14_N30
\U1|count1[31]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count1[31]~97_combout\ = \U1|count1\(31) $ (\U1|count1[30]~96\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(31),
	cin => \U1|count1[30]~96\,
	combout => \U1|count1[31]~97_combout\);

-- Location: FF_X17_Y14_N31
\U1|count1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[31]~97_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(31));

-- Location: LCCOMB_X16_Y14_N4
\U1|Equal17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal17~8_combout\ = (\U1|count1\(29)) # ((\U1|count1\(30)) # ((\U1|count1\(31)) # (\U1|count1\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(29),
	datab => \U1|count1\(30),
	datac => \U1|count1\(31),
	datad => \U1|count1\(28),
	combout => \U1|Equal17~8_combout\);

-- Location: FF_X17_Y14_N23
\U1|count1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count1[27]~89_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|count1[10]~35_combout\,
	ena => \U1|count1[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count1\(27));

-- Location: LCCOMB_X16_Y14_N2
\U1|Equal17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal17~7_combout\ = ((\U1|count1\(27)) # ((\U1|count1\(26)) # (\U1|count1\(24)))) # (!\U1|count1\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count1\(25),
	datab => \U1|count1\(27),
	datac => \U1|count1\(26),
	datad => \U1|count1\(24),
	combout => \U1|Equal17~7_combout\);

-- Location: LCCOMB_X16_Y14_N30
\U1|Equal17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal17~9_combout\ = (\U1|Equal17~5_combout\) # ((\U1|Equal17~6_combout\) # ((\U1|Equal17~8_combout\) # (\U1|Equal17~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal17~5_combout\,
	datab => \U1|Equal17~6_combout\,
	datac => \U1|Equal17~8_combout\,
	datad => \U1|Equal17~7_combout\,
	combout => \U1|Equal17~9_combout\);

-- Location: LCCOMB_X8_Y6_N6
\U1|Equal17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal17~10_combout\ = (\U1|Equal17~9_combout\) # (\U1|Equal17~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Equal17~9_combout\,
	datad => \U1|Equal17~4_combout\,
	combout => \U1|Equal17~10_combout\);

-- Location: LCCOMB_X8_Y6_N18
\U1|shi[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|shi[5]~3_combout\ = (!\U1|flag\(2) & (((\U1|Equal17~10_combout\) # (!\U1|Equal18~2_combout\)) # (!\U1|shi[5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(2),
	datab => \U1|shi[5]~2_combout\,
	datac => \U1|Equal18~2_combout\,
	datad => \U1|Equal17~10_combout\,
	combout => \U1|shi[5]~3_combout\);

-- Location: LCCOMB_X8_Y6_N4
\U1|shi[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|shi[5]~5_combout\ = (\U1|shi[7]~4_combout\ & (!\U1|shi[5]~3_combout\ & ((\U1|shi[5]~2_combout\) # (\key3_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi[7]~4_combout\,
	datab => \U1|shi[5]~2_combout\,
	datac => \key3_out~q\,
	datad => \U1|shi[5]~3_combout\,
	combout => \U1|shi[5]~5_combout\);

-- Location: FF_X9_Y10_N29
\U1|shi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector82~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|shi[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|shi\(0));

-- Location: LCCOMB_X8_Y7_N18
\U1|Add22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add22~2_combout\ = (\U1|shi\(1) & (!\U1|Add22~1\)) # (!\U1|shi\(1) & ((\U1|Add22~1\) # (GND)))
-- \U1|Add22~3\ = CARRY((!\U1|Add22~1\) # (!\U1|shi\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|shi\(1),
	datad => VCC,
	cin => \U1|Add22~1\,
	combout => \U1|Add22~2_combout\,
	cout => \U1|Add22~3\);

-- Location: LCCOMB_X8_Y9_N8
\U1|Add23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add23~2_combout\ = (\U1|shi\(1) & (\U1|Add23~1\ & VCC)) # (!\U1|shi\(1) & (!\U1|Add23~1\))
-- \U1|Add23~3\ = CARRY((!\U1|shi\(1) & !\U1|Add23~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|shi\(1),
	datad => VCC,
	cin => \U1|Add23~1\,
	combout => \U1|Add23~2_combout\,
	cout => \U1|Add23~3\);

-- Location: LCCOMB_X10_Y12_N24
\U1|Selector81~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector81~2_combout\ = (\U1|flag\(2) & ((\key3_out~q\ & ((\U1|Add23~2_combout\))) # (!\key3_out~q\ & (\U1|Add22~2_combout\)))) # (!\U1|flag\(2) & (((\U1|Add22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(2),
	datab => \key3_out~q\,
	datac => \U1|Add22~2_combout\,
	datad => \U1|Add23~2_combout\,
	combout => \U1|Selector81~2_combout\);

-- Location: FF_X10_Y12_N25
\U1|shi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector81~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|shi[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|shi\(1));

-- Location: LCCOMB_X8_Y9_N10
\U1|Add23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add23~4_combout\ = (\U1|shi\(2) & ((GND) # (!\U1|Add23~3\))) # (!\U1|shi\(2) & (\U1|Add23~3\ $ (GND)))
-- \U1|Add23~5\ = CARRY((\U1|shi\(2)) # (!\U1|Add23~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(2),
	datad => VCC,
	cin => \U1|Add23~3\,
	combout => \U1|Add23~4_combout\,
	cout => \U1|Add23~5\);

-- Location: LCCOMB_X8_Y8_N16
\U1|Selector80~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector80~2_combout\ = (\key3_out~q\ & ((\U1|flag\(2) & ((\U1|Add23~4_combout\))) # (!\U1|flag\(2) & (\U1|Add22~4_combout\)))) # (!\key3_out~q\ & (\U1|Add22~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add22~4_combout\,
	datab => \key3_out~q\,
	datac => \U1|flag\(2),
	datad => \U1|Add23~4_combout\,
	combout => \U1|Selector80~2_combout\);

-- Location: FF_X9_Y8_N9
\U1|shi[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector80~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|shi[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|shi\(2));

-- Location: LCCOMB_X8_Y9_N28
\U1|Equal28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal28~1_combout\ = (\U1|shi\(4) & (\U1|shi\(1) & (\U1|shi\(0) & \U1|shi\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(4),
	datab => \U1|shi\(1),
	datac => \U1|shi\(0),
	datad => \U1|shi\(2),
	combout => \U1|Equal28~1_combout\);

-- Location: LCCOMB_X8_Y7_N10
\U1|Equal29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal29~0_combout\ = (!\U1|shi\(4) & (!\U1|shi\(1) & (!\U1|shi\(2) & !\U1|shi\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(4),
	datab => \U1|shi\(1),
	datac => \U1|shi\(2),
	datad => \U1|shi\(0),
	combout => \U1|Equal29~0_combout\);

-- Location: LCCOMB_X8_Y9_N2
\U1|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector79~0_combout\ = (\U1|Add23~6_combout\ & (!\U1|shi[5]~1_combout\ & ((!\U1|Equal28~0_combout\) # (!\U1|Equal29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add23~6_combout\,
	datab => \U1|Equal29~0_combout\,
	datac => \U1|shi[5]~1_combout\,
	datad => \U1|Equal28~0_combout\,
	combout => \U1|Selector79~0_combout\);

-- Location: LCCOMB_X8_Y9_N30
\U1|Selector79~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector79~1_combout\ = (\U1|shi[5]~1_combout\ & (!\U1|Equal28~2_combout\ & ((\U1|Add22~6_combout\) # (\U1|Selector79~0_combout\)))) # (!\U1|shi[5]~1_combout\ & (((\U1|Selector79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add22~6_combout\,
	datab => \U1|Selector79~0_combout\,
	datac => \U1|shi[5]~1_combout\,
	datad => \U1|Equal28~2_combout\,
	combout => \U1|Selector79~1_combout\);

-- Location: FF_X10_Y12_N31
\U1|shi[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector79~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|shi[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|shi\(3));

-- Location: LCCOMB_X8_Y9_N26
\U1|Selector76~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector76~3_combout\ = (\U1|flag\(2) & (\key3_out~q\ & ((!\U1|Equal28~0_combout\) # (!\U1|Equal29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(2),
	datab => \key3_out~q\,
	datac => \U1|Equal29~0_combout\,
	datad => \U1|Equal28~0_combout\,
	combout => \U1|Selector76~3_combout\);

-- Location: LCCOMB_X8_Y9_N14
\U1|Add23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add23~8_combout\ = (\U1|shi\(4) & ((GND) # (!\U1|Add23~7\))) # (!\U1|shi\(4) & (\U1|Add23~7\ $ (GND)))
-- \U1|Add23~9\ = CARRY((\U1|shi\(4)) # (!\U1|Add23~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(4),
	datad => VCC,
	cin => \U1|Add23~7\,
	combout => \U1|Add23~8_combout\,
	cout => \U1|Add23~9\);

-- Location: LCCOMB_X8_Y9_N22
\U1|Selector76~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector76~2_combout\ = (\U1|Add22~12_combout\ & ((\U1|shi[5]~1_combout\) # ((\U1|Selector76~3_combout\ & \U1|Add23~12_combout\)))) # (!\U1|Add22~12_combout\ & (((\U1|Selector76~3_combout\ & \U1|Add23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add22~12_combout\,
	datab => \U1|shi[5]~1_combout\,
	datac => \U1|Selector76~3_combout\,
	datad => \U1|Add23~12_combout\,
	combout => \U1|Selector76~2_combout\);

-- Location: LCCOMB_X5_Y10_N2
\U1|shi[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|shi[6]~feeder_combout\ = \U1|Selector76~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector76~2_combout\,
	combout => \U1|shi[6]~feeder_combout\);

-- Location: FF_X5_Y10_N3
\U1|shi[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|shi[6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|shi[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|shi\(6));

-- Location: LCCOMB_X12_Y8_N20
\U1|Selector75~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector75~5_combout\ = (\U1|flag\(3)) # ((\U1|flag\(0)) # (\U1|flag\(1) $ (\U1|flag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|flag\(2),
	datac => \U1|flag\(3),
	datad => \U1|flag\(0),
	combout => \U1|Selector75~5_combout\);

-- Location: LCCOMB_X8_Y6_N22
\U1|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector75~0_combout\ = (\U1|Equal19~2_combout\ & (\U1|Equal18~2_combout\ & (!\U1|Equal17~9_combout\ & !\U1|Equal17~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal19~2_combout\,
	datab => \U1|Equal18~2_combout\,
	datac => \U1|Equal17~9_combout\,
	datad => \U1|Equal17~4_combout\,
	combout => \U1|Selector75~0_combout\);

-- Location: LCCOMB_X5_Y10_N28
\U1|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector78~0_combout\ = (\U1|shi[5]~1_combout\ & (\U1|Add22~8_combout\ & ((!\U1|Equal28~2_combout\)))) # (!\U1|shi[5]~1_combout\ & (((\U1|Add23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add22~8_combout\,
	datab => \U1|Add23~8_combout\,
	datac => \U1|Equal28~2_combout\,
	datad => \U1|shi[5]~1_combout\,
	combout => \U1|Selector78~0_combout\);

-- Location: FF_X5_Y10_N29
\U1|shi[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector78~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|shi[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|shi\(4));

-- Location: LCCOMB_X8_Y7_N26
\U1|Add22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add22~10_combout\ = (\U1|shi\(5) & (!\U1|Add22~9\)) # (!\U1|shi\(5) & ((\U1|Add22~9\) # (GND)))
-- \U1|Add22~11\ = CARRY((!\U1|Add22~9\) # (!\U1|shi\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(5),
	datad => VCC,
	cin => \U1|Add22~9\,
	combout => \U1|Add22~10_combout\,
	cout => \U1|Add22~11\);

-- Location: LCCOMB_X8_Y7_N30
\U1|Add22~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add22~14_combout\ = \U1|Add22~13\ $ (\U1|shi\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|shi\(7),
	cin => \U1|Add22~13\,
	combout => \U1|Add22~14_combout\);

-- Location: LCCOMB_X13_Y12_N24
\U1|Selector75~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector75~1_combout\ = (!\U1|flag\(1) & ((\U1|Selector75~0_combout\ & (\U1|Add22~14_combout\)) # (!\U1|Selector75~0_combout\ & ((\U1|shi\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|Selector75~0_combout\,
	datac => \U1|Add22~14_combout\,
	datad => \U1|shi\(7),
	combout => \U1|Selector75~1_combout\);

-- Location: LCCOMB_X13_Y12_N10
\U1|Selector75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector75~2_combout\ = (!\key3_out~q\ & ((\key2_out~q\ & ((\U1|Add22~14_combout\))) # (!\key2_out~q\ & (\U1|shi\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(7),
	datab => \key3_out~q\,
	datac => \U1|Add22~14_combout\,
	datad => \key2_out~q\,
	combout => \U1|Selector75~2_combout\);

-- Location: LCCOMB_X13_Y12_N4
\U1|Selector75~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector75~4_combout\ = (\U1|Selector75~1_combout\) # ((\U1|flag\(1) & ((\U1|Selector75~3_combout\) # (\U1|Selector75~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector75~3_combout\,
	datab => \U1|Selector75~1_combout\,
	datac => \U1|flag\(1),
	datad => \U1|Selector75~2_combout\,
	combout => \U1|Selector75~4_combout\);

-- Location: LCCOMB_X12_Y8_N22
\U1|shi[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|shi[7]~4_combout\ = (!\U1|flag\(3) & (!\U1|flag\(0) & (\U1|flag\(1) $ (!\U1|flag\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|flag\(2),
	datac => \U1|flag\(3),
	datad => \U1|flag\(0),
	combout => \U1|shi[7]~4_combout\);

-- Location: LCCOMB_X13_Y12_N6
\U1|shi[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|shi[7]~6_combout\ = (\U1|Selector75~5_combout\ & (\U1|shi\(7))) # (!\U1|Selector75~5_combout\ & (((\U1|Selector75~4_combout\ & \U1|shi[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(7),
	datab => \U1|Selector75~5_combout\,
	datac => \U1|Selector75~4_combout\,
	datad => \U1|shi[7]~4_combout\,
	combout => \U1|shi[7]~6_combout\);

-- Location: FF_X5_Y10_N13
\U1|shi[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|shi[7]~6_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|shi\(7));

-- Location: LCCOMB_X8_Y9_N24
\U1|Equal28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal28~0_combout\ = (!\U1|shi\(5) & (!\U1|shi\(3) & (!\U1|shi\(6) & !\U1|shi\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(5),
	datab => \U1|shi\(3),
	datac => \U1|shi\(6),
	datad => \U1|shi\(7),
	combout => \U1|Equal28~0_combout\);

-- Location: LCCOMB_X9_Y9_N20
\U1|Equal28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal28~2_combout\ = (\U1|Equal28~1_combout\ & \U1|Equal28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Equal28~1_combout\,
	datad => \U1|Equal28~0_combout\,
	combout => \U1|Equal28~2_combout\);

-- Location: LCCOMB_X13_Y12_N0
\U1|dat[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat[7]~4_combout\ = (!\U1|dat[7]~3_combout\ & ((\U1|flag\(2)) # ((\U1|Equal28~2_combout\ & \U1|Selector75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat[7]~3_combout\,
	datab => \U1|Equal28~2_combout\,
	datac => \U1|Selector75~0_combout\,
	datad => \U1|flag\(2),
	combout => \U1|dat[7]~4_combout\);

-- Location: FF_X16_Y13_N1
\U1|dat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector91~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|dat[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|dat\(3));

-- Location: LCCOMB_X12_Y12_N6
\U1|Equal25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal25~1_combout\ = (!\U1|dat\(2) & (!\U1|dat\(3) & (!\U1|dat\(1) & \U1|dat\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(2),
	datab => \U1|dat\(3),
	datac => \U1|dat\(1),
	datad => \U1|dat\(0),
	combout => \U1|Equal25~1_combout\);

-- Location: LCCOMB_X17_Y8_N2
\U1|Equal25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal25~2_combout\ = (\U1|Equal25~0_combout\ & \U1|Equal25~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal25~0_combout\,
	datac => \U1|Equal25~1_combout\,
	combout => \U1|Equal25~2_combout\);

-- Location: LCCOMB_X16_Y14_N8
\U1|dat[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat[1]~0_combout\ = (\U1|Equal25~2_combout\ & (\U1|dat_flag\(1))) # (!\U1|Equal25~2_combout\ & ((\U1|Add19~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat_flag\(1),
	datab => \U1|Equal25~2_combout\,
	datad => \U1|Add19~2_combout\,
	combout => \U1|dat[1]~0_combout\);

-- Location: LCCOMB_X16_Y13_N4
\U1|Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add18~2_combout\ = (\U1|dat\(1) & (!\U1|Add18~1\)) # (!\U1|dat\(1) & ((\U1|Add18~1\) # (GND)))
-- \U1|Add18~3\ = CARRY((!\U1|Add18~1\) # (!\U1|dat\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(1),
	datad => VCC,
	cin => \U1|Add18~1\,
	combout => \U1|Add18~2_combout\,
	cout => \U1|Add18~3\);

-- Location: LCCOMB_X14_Y14_N12
\U1|dat[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat[2]~7_combout\ = (\U1|Equal20~2_combout\ & ((!\key3_out~q\) # (!\U1|flag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|flag\(2),
	datac => \key3_out~q\,
	datad => \U1|Equal20~2_combout\,
	combout => \U1|dat[2]~7_combout\);

-- Location: FF_X16_Y14_N9
\U1|dat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|dat[1]~0_combout\,
	asdata => \U1|Add18~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \U1|dat[2]~7_combout\,
	sload => \U1|shi[5]~1_combout\,
	ena => \U1|dat[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|dat\(1));

-- Location: LCCOMB_X16_Y13_N6
\U1|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add18~4_combout\ = (\U1|dat\(2) & (\U1|Add18~3\ $ (GND))) # (!\U1|dat\(2) & (!\U1|Add18~3\ & VCC))
-- \U1|Add18~5\ = CARRY((\U1|dat\(2) & !\U1|Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(2),
	datad => VCC,
	cin => \U1|Add18~3\,
	combout => \U1|Add18~4_combout\,
	cout => \U1|Add18~5\);

-- Location: LCCOMB_X16_Y13_N30
\U1|Selector92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector92~0_combout\ = (\U1|shi[5]~1_combout\ & (((!\U1|Equal20~2_combout\ & \U1|Add18~4_combout\)))) # (!\U1|shi[5]~1_combout\ & (\U1|Add19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add19~4_combout\,
	datab => \U1|Equal20~2_combout\,
	datac => \U1|shi[5]~1_combout\,
	datad => \U1|Add18~4_combout\,
	combout => \U1|Selector92~0_combout\);

-- Location: FF_X16_Y13_N31
\U1|dat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector92~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|dat[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|dat\(2));

-- Location: LCCOMB_X16_Y13_N20
\U1|Selector90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector90~0_combout\ = (\U1|shi[5]~1_combout\ & (((!\U1|Equal20~2_combout\ & \U1|Add18~8_combout\)))) # (!\U1|shi[5]~1_combout\ & (\U1|Add19~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add19~8_combout\,
	datab => \U1|Equal20~2_combout\,
	datac => \U1|shi[5]~1_combout\,
	datad => \U1|Add18~8_combout\,
	combout => \U1|Selector90~0_combout\);

-- Location: FF_X14_Y13_N19
\U1|dat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector90~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|dat[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|dat\(4));

-- Location: LCCOMB_X14_Y14_N2
\U1|Selector89~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector89~6_combout\ = (!\U1|Equal20~2_combout\ & ((!\key3_out~q\) # (!\U1|flag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|flag\(2),
	datac => \key3_out~q\,
	datad => \U1|Equal20~2_combout\,
	combout => \U1|Selector89~6_combout\);

-- Location: LCCOMB_X16_Y14_N20
\U1|Add19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add19~10_combout\ = (\U1|dat\(5) & (\U1|Add19~9\ & VCC)) # (!\U1|dat\(5) & (!\U1|Add19~9\))
-- \U1|Add19~11\ = CARRY((!\U1|dat\(5) & !\U1|Add19~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(5),
	datad => VCC,
	cin => \U1|Add19~9\,
	combout => \U1|Add19~10_combout\,
	cout => \U1|Add19~11\);

-- Location: LCCOMB_X14_Y14_N0
\U1|Selector89~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector89~4_combout\ = (\U1|Add18~10_combout\ & ((\U1|Selector89~6_combout\) # ((\U1|Selector89~5_combout\ & \U1|Add19~10_combout\)))) # (!\U1|Add18~10_combout\ & (((\U1|Selector89~5_combout\ & \U1|Add19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add18~10_combout\,
	datab => \U1|Selector89~6_combout\,
	datac => \U1|Selector89~5_combout\,
	datad => \U1|Add19~10_combout\,
	combout => \U1|Selector89~4_combout\);

-- Location: FF_X13_Y13_N21
\U1|dat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector89~4_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|dat[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|dat\(5));

-- Location: LCCOMB_X16_Y13_N28
\U1|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal25~0_combout\ = (!\U1|dat\(7) & (!\U1|dat\(4) & (!\U1|dat\(6) & !\U1|dat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(7),
	datab => \U1|dat\(4),
	datac => \U1|dat\(6),
	datad => \U1|dat\(5),
	combout => \U1|Equal25~0_combout\);

-- Location: LCCOMB_X17_Y8_N0
\U1|Selector89~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector89~5_combout\ = (\key3_out~q\ & (\U1|flag\(2) & ((!\U1|Equal25~0_combout\) # (!\U1|Equal25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal25~1_combout\,
	datab => \key3_out~q\,
	datac => \U1|Equal25~0_combout\,
	datad => \U1|flag\(2),
	combout => \U1|Selector89~5_combout\);

-- Location: LCCOMB_X16_Y14_N22
\U1|Add19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add19~12_combout\ = (\U1|dat\(6) & ((GND) # (!\U1|Add19~11\))) # (!\U1|dat\(6) & (\U1|Add19~11\ $ (GND)))
-- \U1|Add19~13\ = CARRY((\U1|dat\(6)) # (!\U1|Add19~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(6),
	datad => VCC,
	cin => \U1|Add19~11\,
	combout => \U1|Add19~12_combout\,
	cout => \U1|Add19~13\);

-- Location: LCCOMB_X14_Y14_N30
\U1|Selector88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector88~0_combout\ = (\U1|Add18~12_combout\ & ((\U1|Selector89~6_combout\) # ((\U1|Selector89~5_combout\ & \U1|Add19~12_combout\)))) # (!\U1|Add18~12_combout\ & (((\U1|Selector89~5_combout\ & \U1|Add19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add18~12_combout\,
	datab => \U1|Selector89~6_combout\,
	datac => \U1|Selector89~5_combout\,
	datad => \U1|Add19~12_combout\,
	combout => \U1|Selector88~0_combout\);

-- Location: FF_X13_Y13_N11
\U1|dat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector88~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|dat[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|dat\(6));

-- Location: LCCOMB_X16_Y13_N24
\U1|Equal20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal20~1_combout\ = (!\U1|dat\(7) & (\U1|dat\(4) & (!\U1|dat\(6) & !\U1|dat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(7),
	datab => \U1|dat\(4),
	datac => \U1|dat\(6),
	datad => \U1|dat\(5),
	combout => \U1|Equal20~1_combout\);

-- Location: LCCOMB_X16_Y13_N18
\U1|Equal20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal20~2_combout\ = (\U1|Equal20~0_combout\ & (\U1|dat\(2) & (\U1|Equal20~1_combout\ & \U1|dat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal20~0_combout\,
	datab => \U1|dat\(2),
	datac => \U1|Equal20~1_combout\,
	datad => \U1|dat\(3),
	combout => \U1|Equal20~2_combout\);

-- Location: LCCOMB_X17_Y8_N18
\U1|Selector94~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector94~3_combout\ = (\U1|Selector86~0_combout\ & ((\U1|Add18~0_combout\) # ((\U1|Equal20~2_combout\)))) # (!\U1|Selector86~0_combout\ & (((!\U1|dat\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector86~0_combout\,
	datab => \U1|Add18~0_combout\,
	datac => \U1|Equal20~2_combout\,
	datad => \U1|dat\(0),
	combout => \U1|Selector94~3_combout\);

-- Location: LCCOMB_X17_Y8_N12
\U1|Selector94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector94~0_combout\ = (\key3_out~q\ & ((\U1|Equal25~2_combout\ & (\U1|dat_flag\(0))) # (!\U1|Equal25~2_combout\ & ((\U1|Add19~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat_flag\(0),
	datab => \key3_out~q\,
	datac => \U1|Equal25~2_combout\,
	datad => \U1|Add19~0_combout\,
	combout => \U1|Selector94~0_combout\);

-- Location: LCCOMB_X17_Y8_N16
\U1|Selector94~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector94~2_combout\ = (\U1|flag\(2) & ((\U1|Selector94~0_combout\) # ((\U1|Selector94~1_combout\ & !\key3_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector94~1_combout\,
	datab => \key3_out~q\,
	datac => \U1|flag\(2),
	datad => \U1|Selector94~0_combout\,
	combout => \U1|Selector94~2_combout\);

-- Location: LCCOMB_X17_Y8_N4
\U1|Selector94~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector94~4_combout\ = (\U1|Selector94~2_combout\) # ((\U1|Selector94~3_combout\ & !\U1|flag\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Selector94~3_combout\,
	datac => \U1|flag\(2),
	datad => \U1|Selector94~2_combout\,
	combout => \U1|Selector94~4_combout\);

-- Location: LCCOMB_X17_Y7_N6
\U1|dat[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat[0]~5_combout\ = (!\U1|flag\(1) & (!\U1|flag\(3) & !\U1|flag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|flag\(3),
	datad => \U1|flag\(0),
	combout => \U1|dat[0]~5_combout\);

-- Location: LCCOMB_X17_Y7_N10
\U1|dat[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|dat[0]~6_combout\ = (\U1|dat[0]~5_combout\ & (((!\U1|Selector95~0_combout\) # (!\U1|Selector94~4_combout\)))) # (!\U1|dat[0]~5_combout\ & (\U1|dat\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(0),
	datab => \U1|Selector94~4_combout\,
	datac => \U1|Selector95~0_combout\,
	datad => \U1|dat[0]~5_combout\,
	combout => \U1|dat[0]~6_combout\);

-- Location: FF_X16_Y7_N17
\U1|dat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|dat[0]~6_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|dat\(0));

-- Location: LCCOMB_X16_Y7_N16
\U1|one_10[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_10[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|dat\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|one_10[0]~1_combout\,
	datac => \U1|dat\(0),
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_10[0]~1_combout\);

-- Location: LCCOMB_X12_Y11_N12
\U1|one_10[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[0]~2_combout\ = (\rst~input_o\ & (\U1|one_10[0]~_emulated_q\ $ ((\U1|one_10[0]~1_combout\)))) # (!\rst~input_o\ & (((!\U1|dat\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_10[0]~_emulated_q\,
	datab => \rst~input_o\,
	datac => \U1|one_10[0]~1_combout\,
	datad => \U1|dat\(0),
	combout => \U1|one_10[0]~2_combout\);

-- Location: LCCOMB_X12_Y11_N30
\U1|Selector126~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~7_combout\ = (\U1|one_9[0]~2_combout\ & ((\U1|next.data8~q\) # ((\U1|next.data9~q\ & \U1|one_10[0]~2_combout\)))) # (!\U1|one_9[0]~2_combout\ & (((\U1|next.data9~q\ & \U1|one_10[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_9[0]~2_combout\,
	datab => \U1|next.data8~q\,
	datac => \U1|next.data9~q\,
	datad => \U1|one_10[0]~2_combout\,
	combout => \U1|Selector126~7_combout\);

-- Location: LCCOMB_X1_Y10_N0
\U1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~0_combout\ = \U1|count2\(0) $ (VCC)
-- \U1|Add2~1\ = CARRY(\U1|count2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(0),
	datad => VCC,
	combout => \U1|Add2~0_combout\,
	cout => \U1|Add2~1\);

-- Location: LCCOMB_X1_Y10_N2
\U1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~2_combout\ = (\U1|count2\(1) & (!\U1|Add2~1\)) # (!\U1|count2\(1) & ((\U1|Add2~1\) # (GND)))
-- \U1|Add2~3\ = CARRY((!\U1|Add2~1\) # (!\U1|count2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(1),
	datad => VCC,
	cin => \U1|Add2~1\,
	combout => \U1|Add2~2_combout\,
	cout => \U1|Add2~3\);

-- Location: FF_X1_Y10_N3
\U1|count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~2_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(1));

-- Location: LCCOMB_X1_Y10_N4
\U1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~4_combout\ = (\U1|count2\(2) & (\U1|Add2~3\ $ (GND))) # (!\U1|count2\(2) & (!\U1|Add2~3\ & VCC))
-- \U1|Add2~5\ = CARRY((\U1|count2\(2) & !\U1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(2),
	datad => VCC,
	cin => \U1|Add2~3\,
	combout => \U1|Add2~4_combout\,
	cout => \U1|Add2~5\);

-- Location: FF_X1_Y10_N5
\U1|count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~4_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(2));

-- Location: LCCOMB_X1_Y10_N6
\U1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~6_combout\ = (\U1|count2\(3) & (!\U1|Add2~5\)) # (!\U1|count2\(3) & ((\U1|Add2~5\) # (GND)))
-- \U1|Add2~7\ = CARRY((!\U1|Add2~5\) # (!\U1|count2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(3),
	datad => VCC,
	cin => \U1|Add2~5\,
	combout => \U1|Add2~6_combout\,
	cout => \U1|Add2~7\);

-- Location: LCCOMB_X1_Y10_N8
\U1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~8_combout\ = (\U1|count2\(4) & (\U1|Add2~7\ $ (GND))) # (!\U1|count2\(4) & (!\U1|Add2~7\ & VCC))
-- \U1|Add2~9\ = CARRY((\U1|count2\(4) & !\U1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(4),
	datad => VCC,
	cin => \U1|Add2~7\,
	combout => \U1|Add2~8_combout\,
	cout => \U1|Add2~9\);

-- Location: FF_X1_Y10_N9
\U1|count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~8_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(4));

-- Location: LCCOMB_X1_Y10_N16
\U1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~16_combout\ = (\U1|count2\(8) & (\U1|Add2~15\ $ (GND))) # (!\U1|count2\(8) & (!\U1|Add2~15\ & VCC))
-- \U1|Add2~17\ = CARRY((\U1|count2\(8) & !\U1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(8),
	datad => VCC,
	cin => \U1|Add2~15\,
	combout => \U1|Add2~16_combout\,
	cout => \U1|Add2~17\);

-- Location: FF_X1_Y10_N17
\U1|count2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~16_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(8));

-- Location: LCCOMB_X1_Y10_N18
\U1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~18_combout\ = (\U1|count2\(9) & (!\U1|Add2~17\)) # (!\U1|count2\(9) & ((\U1|Add2~17\) # (GND)))
-- \U1|Add2~19\ = CARRY((!\U1|Add2~17\) # (!\U1|count2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(9),
	datad => VCC,
	cin => \U1|Add2~17\,
	combout => \U1|Add2~18_combout\,
	cout => \U1|Add2~19\);

-- Location: LCCOMB_X2_Y10_N30
\U1|count2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count2~6_combout\ = (!\U1|Equal1~10_combout\ & \U1|Add2~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal1~10_combout\,
	datad => \U1|Add2~18_combout\,
	combout => \U1|count2~6_combout\);

-- Location: FF_X1_Y10_N19
\U1|count2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|count2~6_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(9));

-- Location: LCCOMB_X1_Y10_N22
\U1|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~22_combout\ = (\U1|count2\(11) & (!\U1|Add2~21\)) # (!\U1|count2\(11) & ((\U1|Add2~21\) # (GND)))
-- \U1|Add2~23\ = CARRY((!\U1|Add2~21\) # (!\U1|count2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(11),
	datad => VCC,
	cin => \U1|Add2~21\,
	combout => \U1|Add2~22_combout\,
	cout => \U1|Add2~23\);

-- Location: LCCOMB_X1_Y10_N28
\U1|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~28_combout\ = (\U1|count2\(14) & (\U1|Add2~27\ $ (GND))) # (!\U1|count2\(14) & (!\U1|Add2~27\ & VCC))
-- \U1|Add2~29\ = CARRY((\U1|count2\(14) & !\U1|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(14),
	datad => VCC,
	cin => \U1|Add2~27\,
	combout => \U1|Add2~28_combout\,
	cout => \U1|Add2~29\);

-- Location: FF_X1_Y10_N29
\U1|count2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~28_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(14));

-- Location: LCCOMB_X1_Y10_N30
\U1|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~30_combout\ = (\U1|count2\(15) & (!\U1|Add2~29\)) # (!\U1|count2\(15) & ((\U1|Add2~29\) # (GND)))
-- \U1|Add2~31\ = CARRY((!\U1|Add2~29\) # (!\U1|count2\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(15),
	datad => VCC,
	cin => \U1|Add2~29\,
	combout => \U1|Add2~30_combout\,
	cout => \U1|Add2~31\);

-- Location: LCCOMB_X2_Y10_N12
\U1|count2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count2~3_combout\ = (!\U1|Equal1~10_combout\ & \U1|Add2~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal1~10_combout\,
	datac => \U1|Add2~30_combout\,
	combout => \U1|count2~3_combout\);

-- Location: FF_X1_Y10_N15
\U1|count2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|count2~3_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(15));

-- Location: LCCOMB_X1_Y9_N0
\U1|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~32_combout\ = (\U1|count2\(16) & (\U1|Add2~31\ $ (GND))) # (!\U1|count2\(16) & (!\U1|Add2~31\ & VCC))
-- \U1|Add2~33\ = CARRY((\U1|count2\(16) & !\U1|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(16),
	datad => VCC,
	cin => \U1|Add2~31\,
	combout => \U1|Add2~32_combout\,
	cout => \U1|Add2~33\);

-- Location: FF_X1_Y9_N1
\U1|count2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~32_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(16));

-- Location: LCCOMB_X1_Y9_N2
\U1|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~34_combout\ = (\U1|count2\(17) & (!\U1|Add2~33\)) # (!\U1|count2\(17) & ((\U1|Add2~33\) # (GND)))
-- \U1|Add2~35\ = CARRY((!\U1|Add2~33\) # (!\U1|count2\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(17),
	datad => VCC,
	cin => \U1|Add2~33\,
	combout => \U1|Add2~34_combout\,
	cout => \U1|Add2~35\);

-- Location: FF_X1_Y9_N3
\U1|count2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~34_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(17));

-- Location: LCCOMB_X1_Y9_N4
\U1|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~36_combout\ = (\U1|count2\(18) & (\U1|Add2~35\ $ (GND))) # (!\U1|count2\(18) & (!\U1|Add2~35\ & VCC))
-- \U1|Add2~37\ = CARRY((\U1|count2\(18) & !\U1|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(18),
	datad => VCC,
	cin => \U1|Add2~35\,
	combout => \U1|Add2~36_combout\,
	cout => \U1|Add2~37\);

-- Location: FF_X1_Y9_N5
\U1|count2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~36_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(18));

-- Location: LCCOMB_X1_Y9_N6
\U1|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~38_combout\ = (\U1|count2\(19) & (!\U1|Add2~37\)) # (!\U1|count2\(19) & ((\U1|Add2~37\) # (GND)))
-- \U1|Add2~39\ = CARRY((!\U1|Add2~37\) # (!\U1|count2\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(19),
	datad => VCC,
	cin => \U1|Add2~37\,
	combout => \U1|Add2~38_combout\,
	cout => \U1|Add2~39\);

-- Location: LCCOMB_X1_Y9_N8
\U1|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~40_combout\ = (\U1|count2\(20) & (\U1|Add2~39\ $ (GND))) # (!\U1|count2\(20) & (!\U1|Add2~39\ & VCC))
-- \U1|Add2~41\ = CARRY((\U1|count2\(20) & !\U1|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(20),
	datad => VCC,
	cin => \U1|Add2~39\,
	combout => \U1|Add2~40_combout\,
	cout => \U1|Add2~41\);

-- Location: LCCOMB_X2_Y9_N30
\U1|count2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count2~1_combout\ = (!\U1|Equal1~10_combout\ & \U1|Add2~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Equal1~10_combout\,
	datad => \U1|Add2~40_combout\,
	combout => \U1|count2~1_combout\);

-- Location: FF_X1_Y9_N15
\U1|count2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|count2~1_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(20));

-- Location: LCCOMB_X1_Y9_N10
\U1|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~42_combout\ = (\U1|count2\(21) & (!\U1|Add2~41\)) # (!\U1|count2\(21) & ((\U1|Add2~41\) # (GND)))
-- \U1|Add2~43\ = CARRY((!\U1|Add2~41\) # (!\U1|count2\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(21),
	datad => VCC,
	cin => \U1|Add2~41\,
	combout => \U1|Add2~42_combout\,
	cout => \U1|Add2~43\);

-- Location: LCCOMB_X1_Y9_N14
\U1|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~46_combout\ = (\U1|count2\(23) & (!\U1|Add2~45\)) # (!\U1|count2\(23) & ((\U1|Add2~45\) # (GND)))
-- \U1|Add2~47\ = CARRY((!\U1|Add2~45\) # (!\U1|count2\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(23),
	datad => VCC,
	cin => \U1|Add2~45\,
	combout => \U1|Add2~46_combout\,
	cout => \U1|Add2~47\);

-- Location: LCCOMB_X1_Y11_N12
\U1|count2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count2~0_combout\ = (\U1|Add2~46_combout\ & !\U1|Equal1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Add2~46_combout\,
	datad => \U1|Equal1~10_combout\,
	combout => \U1|count2~0_combout\);

-- Location: FF_X1_Y11_N13
\U1|count2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count2~0_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(23));

-- Location: LCCOMB_X1_Y9_N16
\U1|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~48_combout\ = (\U1|count2\(24) & (\U1|Add2~47\ $ (GND))) # (!\U1|count2\(24) & (!\U1|Add2~47\ & VCC))
-- \U1|Add2~49\ = CARRY((\U1|count2\(24) & !\U1|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(24),
	datad => VCC,
	cin => \U1|Add2~47\,
	combout => \U1|Add2~48_combout\,
	cout => \U1|Add2~49\);

-- Location: FF_X1_Y9_N17
\U1|count2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~48_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(24));

-- Location: LCCOMB_X1_Y9_N18
\U1|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~50_combout\ = (\U1|count2\(25) & (!\U1|Add2~49\)) # (!\U1|count2\(25) & ((\U1|Add2~49\) # (GND)))
-- \U1|Add2~51\ = CARRY((!\U1|Add2~49\) # (!\U1|count2\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(25),
	datad => VCC,
	cin => \U1|Add2~49\,
	combout => \U1|Add2~50_combout\,
	cout => \U1|Add2~51\);

-- Location: FF_X1_Y9_N19
\U1|count2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~50_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(25));

-- Location: LCCOMB_X1_Y9_N20
\U1|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~52_combout\ = (\U1|count2\(26) & (\U1|Add2~51\ $ (GND))) # (!\U1|count2\(26) & (!\U1|Add2~51\ & VCC))
-- \U1|Add2~53\ = CARRY((\U1|count2\(26) & !\U1|Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(26),
	datad => VCC,
	cin => \U1|Add2~51\,
	combout => \U1|Add2~52_combout\,
	cout => \U1|Add2~53\);

-- Location: FF_X1_Y9_N21
\U1|count2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~52_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(26));

-- Location: LCCOMB_X1_Y9_N24
\U1|Add2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~56_combout\ = (\U1|count2\(28) & (\U1|Add2~55\ $ (GND))) # (!\U1|count2\(28) & (!\U1|Add2~55\ & VCC))
-- \U1|Add2~57\ = CARRY((\U1|count2\(28) & !\U1|Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(28),
	datad => VCC,
	cin => \U1|Add2~55\,
	combout => \U1|Add2~56_combout\,
	cout => \U1|Add2~57\);

-- Location: FF_X1_Y9_N25
\U1|count2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~56_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(28));

-- Location: LCCOMB_X1_Y9_N26
\U1|Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~58_combout\ = (\U1|count2\(29) & (!\U1|Add2~57\)) # (!\U1|count2\(29) & ((\U1|Add2~57\) # (GND)))
-- \U1|Add2~59\ = CARRY((!\U1|Add2~57\) # (!\U1|count2\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(29),
	datad => VCC,
	cin => \U1|Add2~57\,
	combout => \U1|Add2~58_combout\,
	cout => \U1|Add2~59\);

-- Location: LCCOMB_X1_Y9_N28
\U1|Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~60_combout\ = (\U1|count2\(30) & (\U1|Add2~59\ $ (GND))) # (!\U1|count2\(30) & (!\U1|Add2~59\ & VCC))
-- \U1|Add2~61\ = CARRY((\U1|count2\(30) & !\U1|Add2~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count2\(30),
	datad => VCC,
	cin => \U1|Add2~59\,
	combout => \U1|Add2~60_combout\,
	cout => \U1|Add2~61\);

-- Location: FF_X1_Y9_N29
\U1|count2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~60_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(30));

-- Location: FF_X1_Y9_N27
\U1|count2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~58_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(29));

-- Location: LCCOMB_X1_Y9_N30
\U1|Add2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add2~62_combout\ = \U1|count2\(31) $ (\U1|Add2~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(31),
	cin => \U1|Add2~61\,
	combout => \U1|Add2~62_combout\);

-- Location: FF_X1_Y9_N31
\U1|count2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~62_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(31));

-- Location: LCCOMB_X2_Y9_N20
\U1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal1~0_combout\ = (!\U1|count2\(28) & (!\U1|count2\(30) & (!\U1|count2\(29) & !\U1|count2\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(28),
	datab => \U1|count2\(30),
	datac => \U1|count2\(29),
	datad => \U1|count2\(31),
	combout => \U1|Equal1~0_combout\);

-- Location: FF_X1_Y9_N11
\U1|count2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~42_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(21));

-- Location: LCCOMB_X2_Y9_N4
\U1|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal1~2_combout\ = (!\U1|count2\(22) & (!\U1|count2\(21) & (\U1|count2\(23) & \U1|count2\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(22),
	datab => \U1|count2\(21),
	datac => \U1|count2\(23),
	datad => \U1|count2\(20),
	combout => \U1|Equal1~2_combout\);

-- Location: LCCOMB_X2_Y9_N8
\U1|count2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count2~2_combout\ = (!\U1|Equal1~10_combout\ & \U1|Add2~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal1~10_combout\,
	datad => \U1|Add2~38_combout\,
	combout => \U1|count2~2_combout\);

-- Location: FF_X1_Y9_N7
\U1|count2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|count2~2_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(19));

-- Location: LCCOMB_X2_Y9_N2
\U1|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal1~3_combout\ = (!\U1|count2\(16) & (\U1|count2\(19) & (!\U1|count2\(18) & !\U1|count2\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(16),
	datab => \U1|count2\(19),
	datac => \U1|count2\(18),
	datad => \U1|count2\(17),
	combout => \U1|Equal1~3_combout\);

-- Location: LCCOMB_X2_Y9_N0
\U1|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal1~4_combout\ = (\U1|Equal1~1_combout\ & (\U1|Equal1~0_combout\ & (\U1|Equal1~2_combout\ & \U1|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal1~1_combout\,
	datab => \U1|Equal1~0_combout\,
	datac => \U1|Equal1~2_combout\,
	datad => \U1|Equal1~3_combout\,
	combout => \U1|Equal1~4_combout\);

-- Location: FF_X1_Y10_N7
\U1|count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~6_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(3));

-- Location: LCCOMB_X2_Y10_N0
\U1|count2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count2~8_combout\ = (\U1|Add2~0_combout\ & !\U1|Equal1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Add2~0_combout\,
	datad => \U1|Equal1~10_combout\,
	combout => \U1|count2~8_combout\);

-- Location: FF_X1_Y10_N31
\U1|count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|count2~8_combout\,
	sload => VCC,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(0));

-- Location: LCCOMB_X2_Y10_N8
\U1|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal1~9_combout\ = (!\U1|count2\(1) & (!\U1|count2\(2) & (!\U1|count2\(3) & !\U1|count2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|count2\(1),
	datab => \U1|count2\(2),
	datac => \U1|count2\(3),
	datad => \U1|count2\(0),
	combout => \U1|Equal1~9_combout\);

-- Location: LCCOMB_X2_Y11_N4
\U1|count2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count2~5_combout\ = (\U1|Add2~20_combout\ & !\U1|Equal1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add2~20_combout\,
	datad => \U1|Equal1~10_combout\,
	combout => \U1|count2~5_combout\);

-- Location: FF_X2_Y11_N5
\U1|count2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count2~5_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(10));

-- Location: FF_X1_Y10_N23
\U1|count2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add2~22_combout\,
	ena => \rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count2\(11));

-- Location: LCCOMB_X2_Y10_N20
\U1|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal1~6_combout\ = (\U1|count2\(10) & !\U1|count2\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|count2\(10),
	datad => \U1|count2\(11),
	combout => \U1|Equal1~6_combout\);

-- Location: LCCOMB_X2_Y10_N2
\U1|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal1~7_combout\ = (\U1|Equal1~5_combout\ & (\U1|count2\(9) & (!\U1|count2\(8) & \U1|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal1~5_combout\,
	datab => \U1|count2\(9),
	datac => \U1|count2\(8),
	datad => \U1|Equal1~6_combout\,
	combout => \U1|Equal1~7_combout\);

-- Location: LCCOMB_X2_Y10_N10
\U1|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal1~10_combout\ = (\U1|Equal1~8_combout\ & (\U1|Equal1~4_combout\ & (\U1|Equal1~9_combout\ & \U1|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal1~8_combout\,
	datab => \U1|Equal1~4_combout\,
	datac => \U1|Equal1~9_combout\,
	datad => \U1|Equal1~7_combout\,
	combout => \U1|Equal1~10_combout\);

-- Location: LCCOMB_X2_Y10_N24
\U1|scan_flag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|scan_flag~0_combout\ = \U1|scan_flag~q\ $ (\U1|Equal1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|scan_flag~q\,
	datad => \U1|Equal1~10_combout\,
	combout => \U1|scan_flag~0_combout\);

-- Location: FF_X2_Y10_N25
\U1|scan_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|scan_flag~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|scan_flag~q\);

-- Location: LCCOMB_X17_Y9_N18
\U1|year[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|year[4]~0_combout\ = (!\key3_out~q\) # (!\U1|flag\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|flag\(1),
	datac => \key3_out~q\,
	combout => \U1|year[4]~0_combout\);

-- Location: LCCOMB_X11_Y6_N0
\U1|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add16~0_combout\ = \U1|month\(0) $ (GND)
-- \U1|Add16~1\ = CARRY(!\U1|month\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(0),
	datad => VCC,
	combout => \U1|Add16~0_combout\,
	cout => \U1|Add16~1\);

-- Location: LCCOMB_X11_Y6_N2
\U1|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add16~2_combout\ = (\U1|month\(1) & (!\U1|Add16~1\)) # (!\U1|month\(1) & ((\U1|Add16~1\) # (GND)))
-- \U1|Add16~3\ = CARRY((!\U1|Add16~1\) # (!\U1|month\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(1),
	datad => VCC,
	cin => \U1|Add16~1\,
	combout => \U1|Add16~2_combout\,
	cout => \U1|Add16~3\);

-- Location: LCCOMB_X11_Y6_N4
\U1|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add16~4_combout\ = (\U1|month\(2) & (\U1|Add16~3\ $ (GND))) # (!\U1|month\(2) & (!\U1|Add16~3\ & VCC))
-- \U1|Add16~5\ = CARRY((\U1|month\(2) & !\U1|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(2),
	datad => VCC,
	cin => \U1|Add16~3\,
	combout => \U1|Add16~4_combout\,
	cout => \U1|Add16~5\);

-- Location: LCCOMB_X11_Y7_N14
\U1|Selector100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector100~0_combout\ = (\U1|year[4]~0_combout\ & (((\U1|Add16~4_combout\ & !\U1|Equal23~2_combout\)))) # (!\U1|year[4]~0_combout\ & (\U1|Add17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add17~4_combout\,
	datab => \U1|year[4]~0_combout\,
	datac => \U1|Add16~4_combout\,
	datad => \U1|Equal23~2_combout\,
	combout => \U1|Selector100~0_combout\);

-- Location: LCCOMB_X8_Y6_N2
\U1|month[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|month[2]~5_combout\ = (\U1|flag\(0) & (\key2_out~q\)) # (!\U1|flag\(0) & ((\U1|Equal20~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key2_out~q\,
	datac => \U1|Equal20~2_combout\,
	datad => \U1|flag\(0),
	combout => \U1|month[2]~5_combout\);

-- Location: LCCOMB_X8_Y6_N0
\U1|month[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|month[2]~6_combout\ = (\U1|Add3~0_combout\) # (((!\key3_out~q\ & !\U1|month[2]~5_combout\)) # (!\U1|count1[10]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add3~0_combout\,
	datab => \key3_out~q\,
	datac => \U1|count1[10]~32_combout\,
	datad => \U1|month[2]~5_combout\,
	combout => \U1|month[2]~6_combout\);

-- Location: LCCOMB_X8_Y6_N14
\U1|month[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|month[2]~7_combout\ = (!\U1|month[2]~6_combout\ & ((\U1|flag\(1)) # ((\U1|Selector86~0_combout\ & \U1|month[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector86~0_combout\,
	datab => \U1|month[2]~6_combout\,
	datac => \U1|flag\(1),
	datad => \U1|month[2]~5_combout\,
	combout => \U1|month[2]~7_combout\);

-- Location: FF_X11_Y7_N15
\U1|month[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector100~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|month[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|month\(2));

-- Location: LCCOMB_X14_Y6_N4
\U1|Equal23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal23~1_combout\ = (!\U1|month\(1) & (\U1|month\(2) & (\U1|month\(0) & \U1|month\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(1),
	datab => \U1|month\(2),
	datac => \U1|month\(0),
	datad => \U1|month\(3),
	combout => \U1|Equal23~1_combout\);

-- Location: LCCOMB_X13_Y6_N28
\U1|Equal23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal23~2_combout\ = (\U1|Equal23~0_combout\ & \U1|Equal23~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Equal23~0_combout\,
	datad => \U1|Equal23~1_combout\,
	combout => \U1|Equal23~2_combout\);

-- Location: LCCOMB_X11_Y7_N18
\U1|Add17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add17~2_combout\ = (\U1|month\(1) & (\U1|Add17~1\ & VCC)) # (!\U1|month\(1) & (!\U1|Add17~1\))
-- \U1|Add17~3\ = CARRY((!\U1|month\(1) & !\U1|Add17~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(1),
	datad => VCC,
	cin => \U1|Add17~1\,
	combout => \U1|Add17~2_combout\,
	cout => \U1|Add17~3\);

-- Location: LCCOMB_X11_Y7_N22
\U1|Add17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add17~6_combout\ = (\U1|month\(3) & (\U1|Add17~5\ & VCC)) # (!\U1|month\(3) & (!\U1|Add17~5\))
-- \U1|Add17~7\ = CARRY((!\U1|month\(3) & !\U1|Add17~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(3),
	datad => VCC,
	cin => \U1|Add17~5\,
	combout => \U1|Add17~6_combout\,
	cout => \U1|Add17~7\);

-- Location: LCCOMB_X11_Y7_N12
\U1|Selector99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector99~0_combout\ = (\U1|year[4]~0_combout\ & (\U1|Add16~6_combout\ & (!\U1|Equal23~2_combout\))) # (!\U1|year[4]~0_combout\ & (((\U1|Add17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add16~6_combout\,
	datab => \U1|Equal23~2_combout\,
	datac => \U1|Add17~6_combout\,
	datad => \U1|year[4]~0_combout\,
	combout => \U1|Selector99~0_combout\);

-- Location: FF_X11_Y7_N13
\U1|month[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector99~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|month[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|month\(3));

-- Location: LCCOMB_X11_Y7_N24
\U1|Add17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add17~8_combout\ = (\U1|month\(4) & ((GND) # (!\U1|Add17~7\))) # (!\U1|month\(4) & (\U1|Add17~7\ $ (GND)))
-- \U1|Add17~9\ = CARRY((\U1|month\(4)) # (!\U1|Add17~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(4),
	datad => VCC,
	cin => \U1|Add17~7\,
	combout => \U1|Add17~8_combout\,
	cout => \U1|Add17~9\);

-- Location: LCCOMB_X11_Y7_N8
\U1|Selector98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector98~0_combout\ = (\U1|Add16~8_combout\ & ((\U1|year[4]~0_combout\) # ((\U1|Selector101~3_combout\ & \U1|Add17~8_combout\)))) # (!\U1|Add16~8_combout\ & (((\U1|Selector101~3_combout\ & \U1|Add17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add16~8_combout\,
	datab => \U1|year[4]~0_combout\,
	datac => \U1|Selector101~3_combout\,
	datad => \U1|Add17~8_combout\,
	combout => \U1|Selector98~0_combout\);

-- Location: FF_X11_Y7_N9
\U1|month[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector98~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|month[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|month\(4));

-- Location: LCCOMB_X11_Y7_N26
\U1|Add17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add17~10_combout\ = (\U1|month\(5) & (\U1|Add17~9\ & VCC)) # (!\U1|month\(5) & (!\U1|Add17~9\))
-- \U1|Add17~11\ = CARRY((!\U1|month\(5) & !\U1|Add17~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(5),
	datad => VCC,
	cin => \U1|Add17~9\,
	combout => \U1|Add17~10_combout\,
	cout => \U1|Add17~11\);

-- Location: LCCOMB_X11_Y6_N26
\U1|Selector97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector97~0_combout\ = (\U1|Add16~10_combout\ & ((\U1|year[4]~0_combout\) # ((\U1|Selector101~3_combout\ & \U1|Add17~10_combout\)))) # (!\U1|Add16~10_combout\ & (\U1|Selector101~3_combout\ & ((\U1|Add17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add16~10_combout\,
	datab => \U1|Selector101~3_combout\,
	datac => \U1|year[4]~0_combout\,
	datad => \U1|Add17~10_combout\,
	combout => \U1|Selector97~0_combout\);

-- Location: FF_X12_Y6_N1
\U1|month[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector97~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|month[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|month\(5));

-- Location: LCCOMB_X11_Y6_N28
\U1|Selector96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector96~0_combout\ = (\U1|Add16~12_combout\ & ((\U1|year[4]~0_combout\) # ((\U1|Selector101~3_combout\ & \U1|Add17~12_combout\)))) # (!\U1|Add16~12_combout\ & (\U1|Selector101~3_combout\ & ((\U1|Add17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add16~12_combout\,
	datab => \U1|Selector101~3_combout\,
	datac => \U1|year[4]~0_combout\,
	datad => \U1|Add17~12_combout\,
	combout => \U1|Selector96~0_combout\);

-- Location: FF_X12_Y6_N25
\U1|month[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector96~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|month[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|month\(6));

-- Location: LCCOMB_X11_Y6_N18
\U1|Equal23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal23~0_combout\ = (!\U1|month\(7) & (!\U1|month\(5) & (!\U1|month\(4) & !\U1|month\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(7),
	datab => \U1|month\(5),
	datac => \U1|month\(4),
	datad => \U1|month\(6),
	combout => \U1|Equal23~0_combout\);

-- Location: LCCOMB_X13_Y6_N20
\U1|Equal24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal24~0_combout\ = (!\U1|month\(2) & (\U1|month\(0) & (\U1|Equal23~0_combout\ & !\U1|month\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(2),
	datab => \U1|month\(0),
	datac => \U1|Equal23~0_combout\,
	datad => \U1|month\(3),
	combout => \U1|Equal24~0_combout\);

-- Location: LCCOMB_X13_Y6_N2
\U1|Selector101~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector101~3_combout\ = (\key3_out~q\ & (\U1|flag\(1) & ((\U1|month\(1)) # (!\U1|Equal24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3_out~q\,
	datab => \U1|month\(1),
	datac => \U1|flag\(1),
	datad => \U1|Equal24~0_combout\,
	combout => \U1|Selector101~3_combout\);

-- Location: LCCOMB_X11_Y6_N20
\U1|Selector101~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector101~2_combout\ = (\U1|year[4]~0_combout\ & ((\U1|Add16~2_combout\) # ((\U1|Selector101~3_combout\ & \U1|Add17~2_combout\)))) # (!\U1|year[4]~0_combout\ & (\U1|Selector101~3_combout\ & (\U1|Add17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year[4]~0_combout\,
	datab => \U1|Selector101~3_combout\,
	datac => \U1|Add17~2_combout\,
	datad => \U1|Add16~2_combout\,
	combout => \U1|Selector101~2_combout\);

-- Location: FF_X11_Y6_N21
\U1|month[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector101~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|month[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|month\(1));

-- Location: LCCOMB_X13_Y6_N14
\U1|Equal24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal24~1_combout\ = (!\U1|month\(1) & \U1|Equal24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(1),
	datad => \U1|Equal24~0_combout\,
	combout => \U1|Equal24~1_combout\);

-- Location: LCCOMB_X13_Y6_N24
\U1|Selector102~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector102~1_combout\ = (\key2_out~q\ & (!\U1|Equal23~2_combout\ & (\U1|Add16~0_combout\))) # (!\key2_out~q\ & (((!\U1|month\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key2_out~q\,
	datab => \U1|Equal23~2_combout\,
	datac => \U1|Add16~0_combout\,
	datad => \U1|month\(0),
	combout => \U1|Selector102~1_combout\);

-- Location: LCCOMB_X13_Y6_N4
\U1|Selector102~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector102~2_combout\ = (\key3_out~q\ & (\U1|Add17~0_combout\ & (!\U1|Equal24~1_combout\))) # (!\key3_out~q\ & (((\U1|Selector102~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add17~0_combout\,
	datab => \key3_out~q\,
	datac => \U1|Equal24~1_combout\,
	datad => \U1|Selector102~1_combout\,
	combout => \U1|Selector102~2_combout\);

-- Location: LCCOMB_X13_Y6_N6
\U1|Selector102~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector102~3_combout\ = (!\U1|Selector102~0_combout\ & ((!\U1|flag\(1)) # (!\U1|Selector102~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector102~0_combout\,
	datab => \U1|Selector102~2_combout\,
	datac => \U1|flag\(1),
	combout => \U1|Selector102~3_combout\);

-- Location: LCCOMB_X8_Y6_N20
\U1|Selector95~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector95~1_combout\ = (\U1|count1[10]~32_combout\ & ((\U1|flag\(1) & (\U1|flag\(0))) # (!\U1|flag\(1) & (!\U1|flag\(0) & !\U1|Equal17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|flag\(0),
	datac => \U1|count1[10]~32_combout\,
	datad => \U1|Equal17~10_combout\,
	combout => \U1|Selector95~1_combout\);

-- Location: FF_X16_Y7_N9
\U1|month[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector102~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|Selector95~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|month\(0));

-- Location: LCCOMB_X12_Y8_N30
\U1|Decoder2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder2~8_combout\ = (\U1|flag\(1) & (!\U1|flag\(2) & (!\U1|flag\(3) & \U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|flag\(2),
	datac => \U1|flag\(3),
	datad => \U1|flag\(0),
	combout => \U1|Decoder2~8_combout\);

-- Location: LCCOMB_X16_Y7_N2
\U1|one_7[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[0]~3_combout\ = \U1|one_7[0]~1_combout\ $ (((!\U1|month\(0) & ((\U1|scan_flag~q\) # (!\U1|Decoder2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_7[0]~1_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|month\(0),
	datad => \U1|Decoder2~8_combout\,
	combout => \U1|one_7[0]~3_combout\);

-- Location: FF_X16_Y7_N3
\U1|one_7[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_7[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_7[0]~_emulated_q\);

-- Location: LCCOMB_X16_Y7_N10
\U1|one_7[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_7[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|month\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_7[0]~1_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|month\(0),
	combout => \U1|one_7[0]~1_combout\);

-- Location: LCCOMB_X16_Y7_N8
\U1|one_7[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[0]~2_combout\ = (\rst~input_o\ & (\U1|one_7[0]~_emulated_q\ $ (((\U1|one_7[0]~1_combout\))))) # (!\rst~input_o\ & (((!\U1|month\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_7[0]~_emulated_q\,
	datac => \U1|month\(0),
	datad => \U1|one_7[0]~1_combout\,
	combout => \U1|one_7[0]~2_combout\);

-- Location: LCCOMB_X12_Y7_N30
\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X12_Y7_N0
\U1|Div6|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|month\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|month\(6),
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X12_Y7_N8
\U1|Div6|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|month\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|month\(5),
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X11_Y7_N6
\U1|Div6|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\U1|month\(4) & !\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(4),
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X12_Y7_N12
\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Div6|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Div6|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Div6|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Div6|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X12_Y7_N16
\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Div6|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[17]~38_combout\)))) # (!\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Div6|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[17]~38_combout\)))))
-- \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Div6|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[17]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X12_Y7_N4
\U1|Div6|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|month\(7) & \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(7),
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X12_Y7_N18
\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Div6|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\U1|Div6|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y7_N20
\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y7_N0
\U1|Div6|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X13_Y7_N2
\U1|Div6|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|month\(5)))) # 
-- (!\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|month\(5),
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X13_Y7_N24
\U1|Div6|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\U1|month\(4) & \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|month\(4),
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X13_Y7_N4
\U1|Div6|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\U1|month\(3) & \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|month\(3),
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X13_Y7_N16
\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Div6|auto_generated|divider|divider|StageOut[21]~47_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[21]~46_combout\)))) # (!\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Div6|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- (!\U1|Div6|auto_generated|divider|divider|StageOut[21]~46_combout\)))
-- \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Div6|auto_generated|divider|divider|StageOut[21]~47_combout\ & (!\U1|Div6|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- !\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X13_Y7_N20
\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Div6|auto_generated|divider|divider|StageOut[23]~64_combout\ & (!\U1|Div6|auto_generated|divider|divider|StageOut[23]~44_combout\ & 
-- !\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y7_N22
\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y7_N0
\U1|Div6|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|month\(4))) # 
-- (!\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(4),
	datab => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X13_Y7_N6
\U1|Div6|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div6|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|StageOut[22]~65_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X13_Y7_N28
\U1|Div6|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X14_Y7_N4
\U1|Div6|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\U1|month\(3) & \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(3),
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X14_Y7_N24
\U1|Div6|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|month\(2) & \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|month\(2),
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X14_Y7_N16
\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Div6|auto_generated|divider|divider|StageOut[28]~50_combout\ & (!\U1|Div6|auto_generated|divider|divider|StageOut[28]~62_combout\ & 
-- !\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y7_N18
\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y7_N22
\U1|Div6|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div6|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Div6|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X14_Y7_N2
\U1|Div6|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|month\(3)))) # 
-- (!\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|month\(3),
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X14_Y7_N6
\U1|Div6|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\U1|month\(2) & \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|month\(2),
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X16_Y7_N0
\U1|Div6|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\U1|month\(1) & \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|month\(1),
	datad => \U1|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div6|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X16_Y7_N18
\U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\U1|Div6|auto_generated|divider|divider|StageOut[30]~61_combout\) # (\U1|Div6|auto_generated|divider|divider|StageOut[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datad => VCC,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X16_Y7_N20
\U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\U1|Div6|auto_generated|divider|divider|StageOut[31]~59_combout\ & (!\U1|Div6|auto_generated|divider|divider|StageOut[31]~58_combout\ & 
-- !\U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X16_Y7_N22
\U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\U1|Div6|auto_generated|divider|divider|StageOut[32]~57_combout\) # 
-- (\U1|Div6|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X16_Y7_N24
\U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Div6|auto_generated|divider|divider|StageOut[33]~56_combout\ & (!\U1|Div6|auto_generated|divider|divider|StageOut[33]~63_combout\ & 
-- !\U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \U1|Div6|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datad => VCC,
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y7_N26
\U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y7_N28
\U1|one_6[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_6[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_6[0]~1_combout\,
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_6[0]~1_combout\);

-- Location: LCCOMB_X16_Y7_N12
\U1|one_6[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[0]~2_combout\ = (\rst~input_o\ & (\U1|one_6[0]~_emulated_q\ $ (((\U1|one_6[0]~1_combout\))))) # (!\rst~input_o\ & (((!\U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_6[0]~_emulated_q\,
	datab => \U1|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \U1|one_6[0]~1_combout\,
	datad => \rst~input_o\,
	combout => \U1|one_6[0]~2_combout\);

-- Location: LCCOMB_X16_Y7_N4
\U1|Selector126~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~8_combout\ = (\U1|next.data6~q\ & ((\U1|one_7[0]~2_combout\) # ((\U1|next.data5~q\ & \U1|one_6[0]~2_combout\)))) # (!\U1|next.data6~q\ & (((\U1|next.data5~q\ & \U1|one_6[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data6~q\,
	datab => \U1|one_7[0]~2_combout\,
	datac => \U1|next.data5~q\,
	datad => \U1|one_6[0]~2_combout\,
	combout => \U1|Selector126~8_combout\);

-- Location: LCCOMB_X12_Y11_N14
\U1|Selector126~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~9_combout\ = (\U1|Selector126~6_combout\) # ((\U1|Selector126~5_combout\) # ((\U1|Selector126~7_combout\) # (\U1|Selector126~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector126~6_combout\,
	datab => \U1|Selector126~5_combout\,
	datac => \U1|Selector126~7_combout\,
	datad => \U1|Selector126~8_combout\,
	combout => \U1|Selector126~9_combout\);

-- Location: LCCOMB_X16_Y11_N16
\U1|next.data19~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data19~feeder_combout\ = \U1|next.data18~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|next.data18~q\,
	combout => \U1|next.data19~feeder_combout\);

-- Location: FF_X16_Y11_N17
\U1|next.data19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data19~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data19~q\);

-- Location: FF_X14_Y11_N27
\U1|next.data20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data19~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data20~q\);

-- Location: FF_X16_Y11_N27
\U1|next.data21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data20~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data21~q\);

-- Location: FF_X16_Y11_N5
\U1|next.data22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data21~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data22~q\);

-- Location: LCCOMB_X13_Y8_N22
\U1|next.data23~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data23~feeder_combout\ = \U1|next.data22~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.data22~q\,
	combout => \U1|next.data23~feeder_combout\);

-- Location: FF_X13_Y8_N23
\U1|next.data23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data23~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data23~q\);

-- Location: FF_X16_Y10_N9
\U1|next.data24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data23~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data24~q\);

-- Location: FF_X12_Y10_N15
\U1|next.data25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data24~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data25~q\);

-- Location: LCCOMB_X9_Y10_N8
\U1|two_8[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_8[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|shi\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|two_8[0]~1_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|shi\(0),
	combout => \U1|two_8[0]~1_combout\);

-- Location: LCCOMB_X9_Y10_N24
\U1|two_8[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[0]~2_combout\ = (\rst~input_o\ & (\U1|two_8[0]~_emulated_q\ $ (((\U1|two_8[0]~1_combout\))))) # (!\rst~input_o\ & (((\U1|shi\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_8[0]~_emulated_q\,
	datab => \U1|shi\(0),
	datac => \rst~input_o\,
	datad => \U1|two_8[0]~1_combout\,
	combout => \U1|two_8[0]~2_combout\);

-- Location: LCCOMB_X13_Y19_N8
\U1|Add25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add25~0_combout\ = \U1|fen\(0) $ (VCC)
-- \U1|Add25~1\ = CARRY(\U1|fen\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(0),
	datad => VCC,
	combout => \U1|Add25~0_combout\,
	cout => \U1|Add25~1\);

-- Location: LCCOMB_X13_Y18_N8
\U1|Add24~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~23_combout\ = (\U1|flag\(2) & ((\key3_out~q\ & ((\U1|Add25~0_combout\))) # (!\key3_out~q\ & (\U1|Add24~4_combout\)))) # (!\U1|flag\(2) & (\U1|Add24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add24~4_combout\,
	datab => \U1|flag\(2),
	datac => \key3_out~q\,
	datad => \U1|Add25~0_combout\,
	combout => \U1|Add24~23_combout\);

-- Location: LCCOMB_X13_Y6_N10
\U1|fen[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|fen[2]~0_combout\ = (\U1|flag\(2) & (((!\key2_out~q\ & !\key3_out~q\)) # (!\U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key2_out~q\,
	datab => \key3_out~q\,
	datac => \U1|flag\(2),
	datad => \U1|flag\(0),
	combout => \U1|fen[2]~0_combout\);

-- Location: LCCOMB_X13_Y6_N16
\U1|fen[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|fen[2]~1_combout\ = (\U1|flag\(3)) # ((\U1|fen[2]~0_combout\) # (\U1|flag\(1) $ (\U1|flag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datab => \U1|flag\(1),
	datac => \U1|flag\(2),
	datad => \U1|fen[2]~0_combout\,
	combout => \U1|fen[2]~1_combout\);

-- Location: LCCOMB_X13_Y6_N18
\U1|fen[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|fen[2]~2_combout\ = (!\U1|fen[2]~1_combout\ & ((\U1|flag\(2)) # ((\U1|Selector75~6_combout\ & !\U1|flag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector75~6_combout\,
	datab => \U1|flag\(0),
	datac => \U1|flag\(2),
	datad => \U1|fen[2]~1_combout\,
	combout => \U1|fen[2]~2_combout\);

-- Location: FF_X14_Y15_N29
\U1|fen[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Add24~23_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|fen[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|fen\(0));

-- Location: LCCOMB_X13_Y19_N10
\U1|Add25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add25~2_combout\ = (\U1|fen\(1) & (\U1|Add25~1\ & VCC)) # (!\U1|fen\(1) & (!\U1|Add25~1\))
-- \U1|Add25~3\ = CARRY((!\U1|fen\(1) & !\U1|Add25~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(1),
	datad => VCC,
	cin => \U1|Add25~1\,
	combout => \U1|Add25~2_combout\,
	cout => \U1|Add25~3\);

-- Location: LCCOMB_X14_Y15_N16
\U1|Add24~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~24_combout\ = (\key3_out~q\ & ((\U1|flag\(2) & ((\U1|Add25~2_combout\))) # (!\U1|flag\(2) & (\U1|Add24~6_combout\)))) # (!\key3_out~q\ & (\U1|Add24~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add24~6_combout\,
	datab => \key3_out~q\,
	datac => \U1|flag\(2),
	datad => \U1|Add25~2_combout\,
	combout => \U1|Add24~24_combout\);

-- Location: FF_X13_Y15_N1
\U1|fen[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Add24~24_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|fen[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|fen\(1));

-- Location: LCCOMB_X13_Y18_N16
\U1|Add24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~8_combout\ = (\U1|fen\(2) & (\U1|Add24~7\ $ (GND))) # (!\U1|fen\(2) & (!\U1|Add24~7\ & VCC))
-- \U1|Add24~9\ = CARRY((\U1|fen\(2) & !\U1|Add24~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(2),
	datad => VCC,
	cin => \U1|Add24~7\,
	combout => \U1|Add24~8_combout\,
	cout => \U1|Add24~9\);

-- Location: LCCOMB_X13_Y18_N30
\U1|Selector72~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector72~3_combout\ = (\U1|Add24~8_combout\ & ((!\key3_out~q\) # (!\U1|flag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|flag\(2),
	datac => \key3_out~q\,
	datad => \U1|Add24~8_combout\,
	combout => \U1|Selector72~3_combout\);

-- Location: LCCOMB_X13_Y19_N12
\U1|Add25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add25~4_combout\ = (\U1|fen\(2) & ((GND) # (!\U1|Add25~3\))) # (!\U1|fen\(2) & (\U1|Add25~3\ $ (GND)))
-- \U1|Add25~5\ = CARRY((\U1|fen\(2)) # (!\U1|Add25~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(2),
	datad => VCC,
	cin => \U1|Add25~3\,
	combout => \U1|Add25~4_combout\,
	cout => \U1|Add25~5\);

-- Location: LCCOMB_X13_Y19_N26
\U1|Selector72~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector72~2_combout\ = (!\U1|fen[2]~3_combout\ & ((\U1|Selector72~3_combout\) # ((\U1|Add24~12_combout\ & \U1|Add25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add24~12_combout\,
	datab => \U1|fen[2]~3_combout\,
	datac => \U1|Selector72~3_combout\,
	datad => \U1|Add25~4_combout\,
	combout => \U1|Selector72~2_combout\);

-- Location: FF_X13_Y19_N27
\U1|fen[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector72~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|fen[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|fen\(2));

-- Location: LCCOMB_X13_Y19_N14
\U1|Add25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add25~6_combout\ = (\U1|fen\(3) & (\U1|Add25~5\ & VCC)) # (!\U1|fen\(3) & (!\U1|Add25~5\))
-- \U1|Add25~7\ = CARRY((!\U1|fen\(3) & !\U1|Add25~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(3),
	datad => VCC,
	cin => \U1|Add25~5\,
	combout => \U1|Add25~6_combout\,
	cout => \U1|Add25~7\);

-- Location: LCCOMB_X13_Y18_N18
\U1|Add24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~10_combout\ = (\U1|fen\(3) & (!\U1|Add24~9\)) # (!\U1|fen\(3) & ((\U1|Add24~9\) # (GND)))
-- \U1|Add24~11\ = CARRY((!\U1|Add24~9\) # (!\U1|fen\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(3),
	datad => VCC,
	cin => \U1|Add24~9\,
	combout => \U1|Add24~10_combout\,
	cout => \U1|Add24~11\);

-- Location: LCCOMB_X13_Y19_N24
\U1|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector71~0_combout\ = (!\U1|fen[2]~3_combout\ & ((\U1|shi[5]~1_combout\ & ((\U1|Add24~10_combout\))) # (!\U1|shi[5]~1_combout\ & (\U1|Add25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi[5]~1_combout\,
	datab => \U1|Add25~6_combout\,
	datac => \U1|Add24~10_combout\,
	datad => \U1|fen[2]~3_combout\,
	combout => \U1|Selector71~0_combout\);

-- Location: FF_X13_Y19_N25
\U1|fen[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector71~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|fen[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|fen\(3));

-- Location: LCCOMB_X13_Y18_N22
\U1|Add24~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~15_combout\ = (\U1|fen\(5) & (!\U1|Add24~14\)) # (!\U1|fen\(5) & ((\U1|Add24~14\) # (GND)))
-- \U1|Add24~16\ = CARRY((!\U1|Add24~14\) # (!\U1|fen\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(5),
	datad => VCC,
	cin => \U1|Add24~14\,
	combout => \U1|Add24~15_combout\,
	cout => \U1|Add24~16\);

-- Location: LCCOMB_X13_Y18_N24
\U1|Add24~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~17_combout\ = (\U1|fen\(6) & (\U1|Add24~16\ $ (GND))) # (!\U1|fen\(6) & (!\U1|Add24~16\ & VCC))
-- \U1|Add24~18\ = CARRY((\U1|fen\(6) & !\U1|Add24~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(6),
	datad => VCC,
	cin => \U1|Add24~16\,
	combout => \U1|Add24~17_combout\,
	cout => \U1|Add24~18\);

-- Location: LCCOMB_X13_Y19_N16
\U1|Add25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add25~8_combout\ = (\U1|fen\(4) & ((GND) # (!\U1|Add25~7\))) # (!\U1|fen\(4) & (\U1|Add25~7\ $ (GND)))
-- \U1|Add25~9\ = CARRY((\U1|fen\(4)) # (!\U1|Add25~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(4),
	datad => VCC,
	cin => \U1|Add25~7\,
	combout => \U1|Add25~8_combout\,
	cout => \U1|Add25~9\);

-- Location: LCCOMB_X13_Y19_N4
\U1|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector70~0_combout\ = (!\U1|fen[2]~3_combout\ & ((\U1|shi[5]~1_combout\ & (\U1|Add24~13_combout\)) # (!\U1|shi[5]~1_combout\ & ((\U1|Add25~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add24~13_combout\,
	datab => \U1|shi[5]~1_combout\,
	datac => \U1|fen[2]~3_combout\,
	datad => \U1|Add25~8_combout\,
	combout => \U1|Selector70~0_combout\);

-- Location: FF_X13_Y19_N5
\U1|fen[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector70~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|fen[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|fen\(4));

-- Location: LCCOMB_X13_Y19_N20
\U1|Add25~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add25~12_combout\ = (\U1|fen\(6) & ((GND) # (!\U1|Add25~11\))) # (!\U1|fen\(6) & (\U1|Add25~11\ $ (GND)))
-- \U1|Add25~13\ = CARRY((\U1|fen\(6)) # (!\U1|Add25~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(6),
	datad => VCC,
	cin => \U1|Add25~11\,
	combout => \U1|Add25~12_combout\,
	cout => \U1|Add25~13\);

-- Location: LCCOMB_X13_Y18_N28
\U1|Add24~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~19_combout\ = (\U1|Add24~12_combout\ & ((\U1|Add25~12_combout\) # ((\U1|Add24~17_combout\ & \U1|shi[5]~1_combout\)))) # (!\U1|Add24~12_combout\ & (\U1|Add24~17_combout\ & ((\U1|shi[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add24~12_combout\,
	datab => \U1|Add24~17_combout\,
	datac => \U1|Add25~12_combout\,
	datad => \U1|shi[5]~1_combout\,
	combout => \U1|Add24~19_combout\);

-- Location: FF_X11_Y16_N3
\U1|fen[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Add24~19_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|fen[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|fen\(6));

-- Location: LCCOMB_X13_Y18_N0
\U1|Equal19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal19~0_combout\ = (!\U1|fen\(7) & (!\U1|fen\(2) & !\U1|fen\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(7),
	datac => \U1|fen\(2),
	datad => \U1|fen\(6),
	combout => \U1|Equal19~0_combout\);

-- Location: LCCOMB_X13_Y19_N2
\U1|fen[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|fen[2]~3_combout\ = (\U1|Equal19~1_combout\ & (\U1|Equal19~0_combout\ & (\U1|fen\(5) & \U1|shi[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal19~1_combout\,
	datab => \U1|Equal19~0_combout\,
	datac => \U1|fen\(5),
	datad => \U1|shi[5]~1_combout\,
	combout => \U1|fen[2]~3_combout\);

-- Location: LCCOMB_X13_Y19_N0
\U1|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector69~0_combout\ = (!\U1|fen[2]~3_combout\ & ((\U1|shi[5]~1_combout\ & ((\U1|Add24~15_combout\))) # (!\U1|shi[5]~1_combout\ & (\U1|Add25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add25~10_combout\,
	datab => \U1|fen[2]~3_combout\,
	datac => \U1|Add24~15_combout\,
	datad => \U1|shi[5]~1_combout\,
	combout => \U1|Selector69~0_combout\);

-- Location: FF_X11_Y16_N29
\U1|fen[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector69~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|fen[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|fen\(5));

-- Location: LCCOMB_X12_Y19_N4
\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|fen\(5) $ (VCC)
-- \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|fen\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(5),
	datad => VCC,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X12_Y19_N6
\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|fen\(6) & (\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|fen\(6) & 
-- (!\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|fen\(6) & !\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(6),
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X12_Y19_N8
\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|fen\(7) & (\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|fen\(7) & 
-- (!\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|fen\(7) & !\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(7),
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X12_Y19_N10
\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X12_Y19_N18
\U1|Div1|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X12_Y19_N0
\U1|Div1|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\U1|fen\(4) & !\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(4),
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X12_Y19_N24
\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\U1|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X12_Y19_N2
\U1|Div1|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X12_Y19_N14
\U1|Div1|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X12_Y19_N28
\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ & (!\U1|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ & 
-- !\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y19_N30
\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y19_N2
\U1|Div1|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|fen\(6))) # 
-- (!\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(6),
	datab => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X11_Y19_N24
\U1|Div1|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|fen\(5))) # 
-- (!\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(5),
	datab => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X11_Y19_N0
\U1|Div1|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|fen\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|fen\(4),
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X11_Y19_N28
\U1|Div1|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|fen\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|fen\(3),
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X11_Y19_N16
\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\)))) # (!\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- (!\U1|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\)))
-- \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ & (!\U1|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- !\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X11_Y19_N20
\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\U1|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- !\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X11_Y19_N22
\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y19_N8
\U1|Div1|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X10_Y19_N24
\U1|Div1|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X10_Y19_N16
\U1|Div1|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\U1|fen\(3) & \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|fen\(3),
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X10_Y19_N28
\U1|Div1|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|fen\(2) & \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|fen\(2),
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X10_Y19_N2
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\)))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datad => VCC,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X10_Y19_N6
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\)))) # (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\)))))
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X10_Y19_N8
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ & (!\U1|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ & 
-- !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y19_N10
\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X9_Y19_N14
\U1|Div1|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ = (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X9_Y19_N4
\U1|Div1|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|fen\(3)))) # 
-- (!\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \U1|fen\(3),
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X9_Y19_N8
\U1|Div1|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ = (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X9_Y19_N28
\U1|Div1|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\ = (\U1|fen\(1) & !\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(1),
	datac => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X9_Y19_N16
\U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\U1|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\) # (\U1|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datad => VCC,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X9_Y19_N18
\U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\U1|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ & (!\U1|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ & 
-- !\U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X9_Y19_N20
\U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\U1|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\) # 
-- (\U1|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X9_Y19_N22
\U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ & (!\U1|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ & 
-- !\U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datad => VCC,
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X9_Y19_N24
\U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X9_Y19_N2
\U1|two_10[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_10[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|two_10[0]~1_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|two_10[0]~1_combout\);

-- Location: LCCOMB_X14_Y17_N4
\U1|Add31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add31~0_combout\ = \U1|alarm_fen\(0) $ (GND)
-- \U1|Add31~1\ = CARRY(!\U1|alarm_fen\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(0),
	datad => VCC,
	combout => \U1|Add31~0_combout\,
	cout => \U1|Add31~1\);

-- Location: LCCOMB_X14_Y17_N6
\U1|Add31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add31~2_combout\ = (\U1|alarm_fen\(1) & ((\U1|Add31~1\) # (GND))) # (!\U1|alarm_fen\(1) & (!\U1|Add31~1\))
-- \U1|Add31~3\ = CARRY((\U1|alarm_fen\(1)) # (!\U1|Add31~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(1),
	datad => VCC,
	cin => \U1|Add31~1\,
	combout => \U1|Add31~2_combout\,
	cout => \U1|Add31~3\);

-- Location: LCCOMB_X13_Y17_N8
\U1|alarm_fen~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_fen~0_combout\ = (\key3_out~q\ & (!\U1|Add32~2_combout\)) # (!\key3_out~q\ & ((!\U1|Add31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add32~2_combout\,
	datac => \key3_out~q\,
	datad => \U1|Add31~2_combout\,
	combout => \U1|alarm_fen~0_combout\);

-- Location: LCCOMB_X14_Y10_N18
\U1|Decoder2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder2~1_combout\ = (\U1|flag\(3) & (!\U1|flag\(2) & (\U1|flag\(1) & \U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datab => \U1|flag\(2),
	datac => \U1|flag\(1),
	datad => \U1|flag\(0),
	combout => \U1|Decoder2~1_combout\);

-- Location: LCCOMB_X13_Y17_N2
\U1|alarm_fen[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_fen[7]~1_combout\ = (\U1|Decoder2~1_combout\ & ((\key3_out~q\) # (\key2_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3_out~q\,
	datab => \key2_out~q\,
	datac => \U1|Decoder2~1_combout\,
	combout => \U1|alarm_fen[7]~1_combout\);

-- Location: FF_X13_Y17_N9
\U1|alarm_fen[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|alarm_fen~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|alarm_fen[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_fen\(1));

-- Location: LCCOMB_X13_Y17_N10
\U1|Add32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add32~0_combout\ = \U1|alarm_fen\(0) $ (GND)
-- \U1|Add32~1\ = CARRY(!\U1|alarm_fen\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(0),
	datad => VCC,
	combout => \U1|Add32~0_combout\,
	cout => \U1|Add32~1\);

-- Location: LCCOMB_X13_Y17_N16
\U1|Add32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add32~6_combout\ = (\U1|alarm_fen\(3) & (!\U1|Add32~5\)) # (!\U1|alarm_fen\(3) & (\U1|Add32~5\ & VCC))
-- \U1|Add32~7\ = CARRY((\U1|alarm_fen\(3) & !\U1|Add32~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(3),
	datad => VCC,
	cin => \U1|Add32~5\,
	combout => \U1|Add32~6_combout\,
	cout => \U1|Add32~7\);

-- Location: LCCOMB_X13_Y17_N18
\U1|Add32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add32~8_combout\ = (\U1|alarm_fen\(4) & (\U1|Add32~7\ $ (GND))) # (!\U1|alarm_fen\(4) & ((GND) # (!\U1|Add32~7\)))
-- \U1|Add32~9\ = CARRY((!\U1|Add32~7\) # (!\U1|alarm_fen\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(4),
	datad => VCC,
	cin => \U1|Add32~7\,
	combout => \U1|Add32~8_combout\,
	cout => \U1|Add32~9\);

-- Location: LCCOMB_X14_Y17_N8
\U1|Add31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add31~4_combout\ = (\U1|alarm_fen\(2) & (\U1|Add31~3\ $ (GND))) # (!\U1|alarm_fen\(2) & (!\U1|Add31~3\ & VCC))
-- \U1|Add31~5\ = CARRY((\U1|alarm_fen\(2) & !\U1|Add31~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(2),
	datad => VCC,
	cin => \U1|Add31~3\,
	combout => \U1|Add31~4_combout\,
	cout => \U1|Add31~5\);

-- Location: LCCOMB_X14_Y17_N10
\U1|Add31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add31~6_combout\ = (\U1|alarm_fen\(3) & ((\U1|Add31~5\) # (GND))) # (!\U1|alarm_fen\(3) & (!\U1|Add31~5\))
-- \U1|Add31~7\ = CARRY((\U1|alarm_fen\(3)) # (!\U1|Add31~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(3),
	datad => VCC,
	cin => \U1|Add31~5\,
	combout => \U1|Add31~6_combout\,
	cout => \U1|Add31~7\);

-- Location: LCCOMB_X14_Y17_N12
\U1|Add31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add31~8_combout\ = (\U1|alarm_fen\(4) & (!\U1|Add31~7\ & VCC)) # (!\U1|alarm_fen\(4) & (\U1|Add31~7\ $ (GND)))
-- \U1|Add31~9\ = CARRY((!\U1|alarm_fen\(4) & !\U1|Add31~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(4),
	datad => VCC,
	cin => \U1|Add31~7\,
	combout => \U1|Add31~8_combout\,
	cout => \U1|Add31~9\);

-- Location: LCCOMB_X14_Y17_N14
\U1|Add31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add31~10_combout\ = (\U1|alarm_fen\(5) & ((\U1|Add31~9\) # (GND))) # (!\U1|alarm_fen\(5) & (!\U1|Add31~9\))
-- \U1|Add31~11\ = CARRY((\U1|alarm_fen\(5)) # (!\U1|Add31~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(5),
	datad => VCC,
	cin => \U1|Add31~9\,
	combout => \U1|Add31~10_combout\,
	cout => \U1|Add31~11\);

-- Location: LCCOMB_X14_Y17_N20
\U1|alarm_fen~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_fen~7_combout\ = (\U1|alarm_fen~3_combout\ & (!\U1|Add31~10_combout\ & ((!\key3_out~q\) # (!\U1|Add32~10_combout\)))) # (!\U1|alarm_fen~3_combout\ & (((!\key3_out~q\)) # (!\U1|Add32~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen~3_combout\,
	datab => \U1|Add32~10_combout\,
	datac => \U1|Add31~10_combout\,
	datad => \key3_out~q\,
	combout => \U1|alarm_fen~7_combout\);

-- Location: FF_X10_Y16_N17
\U1|alarm_fen[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|alarm_fen~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|alarm_fen[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_fen\(5));

-- Location: LCCOMB_X14_Y17_N26
\U1|alarm_fen~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_fen~6_combout\ = (\U1|alarm_fen~5_combout\) # ((\U1|Add31~4_combout\ & \U1|alarm_fen~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen~5_combout\,
	datac => \U1|Add31~4_combout\,
	datad => \U1|alarm_fen~3_combout\,
	combout => \U1|alarm_fen~6_combout\);

-- Location: FF_X10_Y16_N27
\U1|alarm_fen[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|alarm_fen~6_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|alarm_fen[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_fen\(2));

-- Location: LCCOMB_X14_Y17_N0
\U1|Equal35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal35~0_combout\ = (!\U1|alarm_fen\(7) & (\U1|alarm_fen\(5) & (!\U1|alarm_fen\(6) & !\U1|alarm_fen\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(7),
	datab => \U1|alarm_fen\(5),
	datac => \U1|alarm_fen\(6),
	datad => \U1|alarm_fen\(2),
	combout => \U1|Equal35~0_combout\);

-- Location: LCCOMB_X14_Y17_N28
\U1|alarm_fen~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_fen~2_combout\ = (\key3_out~q\ & ((!\U1|Add32~0_combout\))) # (!\key3_out~q\ & (!\U1|Add31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key3_out~q\,
	datac => \U1|Add31~0_combout\,
	datad => \U1|Add32~0_combout\,
	combout => \U1|alarm_fen~2_combout\);

-- Location: FF_X10_Y16_N13
\U1|alarm_fen[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|alarm_fen~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|alarm_fen[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_fen\(0));

-- Location: LCCOMB_X13_Y17_N28
\U1|Equal35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal35~1_combout\ = (\U1|alarm_fen\(3) & (\U1|alarm_fen\(1) & (\U1|alarm_fen\(4) & \U1|alarm_fen\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(3),
	datab => \U1|alarm_fen\(1),
	datac => \U1|alarm_fen\(4),
	datad => \U1|alarm_fen\(0),
	combout => \U1|Equal35~1_combout\);

-- Location: LCCOMB_X13_Y17_N0
\U1|alarm_fen~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_fen~9_combout\ = (\U1|Add32~12_combout\ & ((!\U1|Equal35~1_combout\) # (!\U1|Equal35~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add32~12_combout\,
	datab => \U1|Equal35~0_combout\,
	datad => \U1|Equal35~1_combout\,
	combout => \U1|alarm_fen~9_combout\);

-- Location: LCCOMB_X14_Y17_N16
\U1|Add31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add31~12_combout\ = (\U1|alarm_fen\(6) & (\U1|Add31~11\ $ (GND))) # (!\U1|alarm_fen\(6) & (!\U1|Add31~11\ & VCC))
-- \U1|Add31~13\ = CARRY((\U1|alarm_fen\(6) & !\U1|Add31~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(6),
	datad => VCC,
	cin => \U1|Add31~11\,
	combout => \U1|Add31~12_combout\,
	cout => \U1|Add31~13\);

-- Location: FF_X13_Y17_N1
\U1|alarm_fen[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|alarm_fen~9_combout\,
	asdata => \U1|Add31~12_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \ALT_INV_key3_out~q\,
	ena => \U1|alarm_fen[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_fen\(6));

-- Location: LCCOMB_X14_Y17_N22
\U1|Equal34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal34~0_combout\ = (!\U1|alarm_fen\(7) & (!\U1|alarm_fen\(5) & (!\U1|alarm_fen\(6) & !\U1|alarm_fen\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(7),
	datab => \U1|alarm_fen\(5),
	datac => \U1|alarm_fen\(6),
	datad => \U1|alarm_fen\(2),
	combout => \U1|Equal34~0_combout\);

-- Location: LCCOMB_X14_Y17_N24
\U1|Equal34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal34~1_combout\ = (!\U1|alarm_fen\(1) & (!\U1|alarm_fen\(4) & (!\U1|alarm_fen\(0) & !\U1|alarm_fen\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(1),
	datab => \U1|alarm_fen\(4),
	datac => \U1|alarm_fen\(0),
	datad => \U1|alarm_fen\(3),
	combout => \U1|Equal34~1_combout\);

-- Location: LCCOMB_X14_Y17_N2
\U1|alarm_fen~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_fen~3_combout\ = (!\key3_out~q\ & ((!\U1|Equal34~1_combout\) # (!\U1|Equal34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key3_out~q\,
	datac => \U1|Equal34~0_combout\,
	datad => \U1|Equal34~1_combout\,
	combout => \U1|alarm_fen~3_combout\);

-- Location: LCCOMB_X13_Y17_N6
\U1|alarm_fen~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_fen~4_combout\ = (\key3_out~q\ & (!\U1|Add32~6_combout\ & ((!\U1|alarm_fen~3_combout\) # (!\U1|Add31~6_combout\)))) # (!\key3_out~q\ & (((!\U1|alarm_fen~3_combout\) # (!\U1|Add31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3_out~q\,
	datab => \U1|Add32~6_combout\,
	datac => \U1|Add31~6_combout\,
	datad => \U1|alarm_fen~3_combout\,
	combout => \U1|alarm_fen~4_combout\);

-- Location: FF_X13_Y17_N7
\U1|alarm_fen[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|alarm_fen~4_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|alarm_fen[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_fen\(3));

-- Location: LCCOMB_X13_Y17_N4
\U1|alarm_fen~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_fen~8_combout\ = (\key3_out~q\ & (!\U1|Add32~8_combout\ & ((!\U1|alarm_fen~3_combout\) # (!\U1|Add31~8_combout\)))) # (!\key3_out~q\ & (((!\U1|alarm_fen~3_combout\) # (!\U1|Add31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3_out~q\,
	datab => \U1|Add32~8_combout\,
	datac => \U1|Add31~8_combout\,
	datad => \U1|alarm_fen~3_combout\,
	combout => \U1|alarm_fen~8_combout\);

-- Location: FF_X13_Y17_N5
\U1|alarm_fen[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|alarm_fen~8_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|alarm_fen[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_fen\(4));

-- Location: LCCOMB_X13_Y17_N30
\U1|alarm_fen~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_fen~10_combout\ = (\U1|Add32~14_combout\ & ((!\U1|Equal35~1_combout\) # (!\U1|Equal35~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add32~14_combout\,
	datab => \U1|Equal35~0_combout\,
	datad => \U1|Equal35~1_combout\,
	combout => \U1|alarm_fen~10_combout\);

-- Location: LCCOMB_X14_Y17_N18
\U1|Add31~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add31~14_combout\ = \U1|alarm_fen\(7) $ (\U1|Add31~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(7),
	cin => \U1|Add31~13\,
	combout => \U1|Add31~14_combout\);

-- Location: FF_X13_Y17_N31
\U1|alarm_fen[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|alarm_fen~10_combout\,
	asdata => \U1|Add31~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \ALT_INV_key3_out~q\,
	ena => \U1|alarm_fen[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_fen\(7));

-- Location: LCCOMB_X16_Y18_N16
\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|alarm_fen\(5) $ (GND)
-- \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(!\U1|alarm_fen\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(5),
	datad => VCC,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X16_Y18_N18
\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|alarm_fen\(6) & (\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|alarm_fen\(6) & 
-- (!\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|alarm_fen\(6) & !\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(6),
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X16_Y18_N22
\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X16_Y16_N24
\U1|Div8|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|alarm_fen\(7) & \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(7),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X16_Y16_N28
\U1|Div8|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X16_Y16_N18
\U1|Div8|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[16]~41_combout\ = (!\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X16_Y16_N0
\U1|Div8|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[15]~42_combout\ = (!\U1|alarm_fen\(4) & \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_fen\(4),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X16_Y16_N8
\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Div8|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\U1|Div8|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Div8|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\U1|Div8|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X16_Y16_N12
\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Div8|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Div8|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Div8|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X16_Y16_N14
\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Div8|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\U1|Div8|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y16_N16
\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y16_N20
\U1|Div8|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X16_Y16_N4
\U1|Div8|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((!\U1|alarm_fen\(5)))) # 
-- (!\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|alarm_fen\(5),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X17_Y16_N28
\U1|Div8|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[21]~47_combout\ = (!\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X17_Y16_N24
\U1|Div8|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\U1|alarm_fen\(3) & !\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(3),
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X17_Y16_N18
\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Div8|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[22]~65_combout\)))) # (!\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Div8|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[22]~65_combout\)))))
-- \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Div8|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X17_Y16_N20
\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Div8|auto_generated|divider|divider|StageOut[23]~64_combout\ & (!\U1|Div8|auto_generated|divider|divider|StageOut[23]~44_combout\ & 
-- !\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y16_N22
\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y16_N4
\U1|Div8|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\U1|alarm_fen\(4))) # 
-- (!\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|alarm_fen\(4),
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X18_Y16_N28
\U1|Div8|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X19_Y16_N26
\U1|Div8|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\U1|alarm_fen\(2) & !\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(2),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X18_Y16_N14
\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Div8|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Div8|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\U1|Div8|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Div8|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\U1|Div8|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X18_Y16_N16
\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Div8|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Div8|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Div8|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X17_Y16_N6
\U1|Div8|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[28]~50_combout\ = (!\U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X18_Y16_N18
\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Div8|auto_generated|divider|divider|StageOut[28]~62_combout\ & (!\U1|Div8|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y16_N20
\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y16_N6
\U1|Div8|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[33]~56_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X18_Y16_N4
\U1|Div8|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X18_Y16_N22
\U1|Div8|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[31]~59_combout\ = (\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X19_Y16_N24
\U1|Div8|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|StageOut[30]~60_combout\ = (!\U1|alarm_fen\(1) & \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_fen\(1),
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div8|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X19_Y16_N4
\U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\U1|Div8|auto_generated|divider|divider|StageOut[30]~61_combout\) # (\U1|Div8|auto_generated|divider|divider|StageOut[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datad => VCC,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X19_Y16_N6
\U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\U1|Div8|auto_generated|divider|divider|StageOut[31]~58_combout\ & (!\U1|Div8|auto_generated|divider|divider|StageOut[31]~59_combout\ & 
-- !\U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X19_Y16_N8
\U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\U1|Div8|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\U1|Div8|auto_generated|divider|divider|StageOut[32]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X19_Y16_N10
\U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Div8|auto_generated|divider|divider|StageOut[33]~63_combout\ & (!\U1|Div8|auto_generated|divider|divider|StageOut[33]~56_combout\ & 
-- !\U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div8|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datab => \U1|Div8|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datad => VCC,
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y16_N12
\U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y10_N16
\U1|two_11[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[2]~25_combout\ = (\U1|scan_flag~q\) # ((!\U1|flag\(0)) # (!\U1|flag\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|scan_flag~q\,
	datac => \U1|flag\(1),
	datad => \U1|flag\(0),
	combout => \U1|two_11[2]~25_combout\);

-- Location: LCCOMB_X14_Y10_N12
\U1|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux19~0_combout\ = (\U1|flag\(3) & (!\U1|flag\(2) & (!\U1|Selector95~0_combout\ & \U1|two_11[2]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datab => \U1|flag\(2),
	datac => \U1|Selector95~0_combout\,
	datad => \U1|two_11[2]~25_combout\,
	combout => \U1|Mux19~0_combout\);

-- Location: LCCOMB_X18_Y19_N12
\U1|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux22~0_combout\ = (!\U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \U1|Mux19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div8|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|Mux19~0_combout\,
	combout => \U1|Mux22~0_combout\);

-- Location: LCCOMB_X14_Y10_N22
\U1|two_11[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[2]~26_combout\ = (\U1|flag\(3) & ((\U1|flag\(2)) # ((\U1|Selector95~0_combout\)))) # (!\U1|flag\(3) & (((\U1|two_11[2]~25_combout\)) # (!\U1|flag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datab => \U1|flag\(2),
	datac => \U1|Selector95~0_combout\,
	datad => \U1|two_11[2]~25_combout\,
	combout => \U1|two_11[2]~26_combout\);

-- Location: LCCOMB_X9_Y19_N0
\U1|two_10[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[0]~3_combout\ = \U1|two_10[0]~1_combout\ $ (((\U1|Mux22~0_combout\) # ((!\U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \U1|two_11[2]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \U1|two_10[0]~1_combout\,
	datac => \U1|Mux22~0_combout\,
	datad => \U1|two_11[2]~26_combout\,
	combout => \U1|two_10[0]~3_combout\);

-- Location: FF_X9_Y19_N1
\U1|two_10[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_10[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_10[0]~_emulated_q\);

-- Location: LCCOMB_X9_Y19_N26
\U1|two_10[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[0]~2_combout\ = (\rst~input_o\ & ((\U1|two_10[0]~_emulated_q\ $ (\U1|two_10[0]~1_combout\)))) # (!\rst~input_o\ & (!\U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \U1|two_10[0]~_emulated_q\,
	datac => \rst~input_o\,
	datad => \U1|two_10[0]~1_combout\,
	combout => \U1|two_10[0]~2_combout\);

-- Location: LCCOMB_X11_Y8_N18
\U1|Selector126~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~2_combout\ = (\U1|next.data23~q\ & ((\U1|two_8[0]~2_combout\) # ((\U1|next.data25~q\ & \U1|two_10[0]~2_combout\)))) # (!\U1|next.data23~q\ & (\U1|next.data25~q\ & ((\U1|two_10[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data23~q\,
	datab => \U1|next.data25~q\,
	datac => \U1|two_8[0]~2_combout\,
	datad => \U1|two_10[0]~2_combout\,
	combout => \U1|Selector126~2_combout\);

-- Location: LCCOMB_X17_Y8_N26
\U1|shi[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|shi[7]~0_combout\ = (!\U1|flag\(3) & !\U1|flag\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datad => \U1|flag\(0),
	combout => \U1|shi[7]~0_combout\);

-- Location: LCCOMB_X13_Y8_N26
\U1|two_1[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_1[1]~0_combout\ = (!\U1|flag\(2) & (!\U1|flag\(1) & (\rst~input_o\ & \U1|shi[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(2),
	datab => \U1|flag\(1),
	datac => \rst~input_o\,
	datad => \U1|shi[7]~0_combout\,
	combout => \U1|two_1[1]~0_combout\);

-- Location: LCCOMB_X13_Y8_N16
\U1|two_1[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_1[1]~1_combout\ = (\U1|Selector47~0_combout\ & (((\U1|two_1\(1))))) # (!\U1|Selector47~0_combout\ & (!\U1|two_1[1]~0_combout\ & ((\rst~input_o\) # (\U1|two_1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|Selector47~0_combout\,
	datac => \U1|two_1\(1),
	datad => \U1|two_1[1]~0_combout\,
	combout => \U1|two_1[1]~1_combout\);

-- Location: FF_X13_Y8_N17
\U1|two_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_1\(1));

-- Location: LCCOMB_X8_Y9_N0
\U1|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector77~0_combout\ = (\U1|Add23~10_combout\ & ((\U1|Selector76~3_combout\) # ((\U1|shi[5]~1_combout\ & \U1|Add22~10_combout\)))) # (!\U1|Add23~10_combout\ & (\U1|shi[5]~1_combout\ & ((\U1|Add22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add23~10_combout\,
	datab => \U1|shi[5]~1_combout\,
	datac => \U1|Selector76~3_combout\,
	datad => \U1|Add22~10_combout\,
	combout => \U1|Selector77~0_combout\);

-- Location: LCCOMB_X5_Y10_N22
\U1|shi[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|shi[5]~feeder_combout\ = \U1|Selector77~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector77~0_combout\,
	combout => \U1|shi[5]~feeder_combout\);

-- Location: FF_X5_Y10_N23
\U1|shi[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|shi[5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|shi[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|shi\(5));

-- Location: LCCOMB_X4_Y9_N20
\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|shi\(5) $ (VCC)
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|shi\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|shi\(5),
	datad => VCC,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X4_Y9_N24
\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|shi\(7) & (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|shi\(7) & 
-- (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|shi\(7) & !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(7),
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X4_Y9_N26
\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X4_Y9_N16
\U1|Div0|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|shi\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|shi\(4),
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X4_Y9_N2
\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X4_Y9_N18
\U1|Div0|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|shi\(6) & \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(6),
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X4_Y9_N14
\U1|Div0|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ = (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X4_Y9_N4
\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\U1|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X4_Y9_N6
\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\)))) # (!\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\)))))
-- \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X4_Y9_N0
\U1|Div0|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X4_Y9_N8
\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ & (!\U1|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ & 
-- !\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X4_Y9_N10
\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X5_Y9_N28
\U1|Div0|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X5_Y9_N0
\U1|Div0|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X5_Y9_N24
\U1|Div0|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X5_Y9_N20
\U1|Div0|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\ = (\U1|shi\(3) & !\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(3),
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X5_Y9_N2
\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X5_Y9_N4
\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\U1|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\U1|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X5_Y9_N8
\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ & (!\U1|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ & 
-- !\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X5_Y9_N10
\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X6_Y9_N24
\U1|Div0|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|shi\(4))) # 
-- (!\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|shi\(4),
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X5_Y9_N22
\U1|Div0|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|shi\(5))) # 
-- (!\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(5),
	datab => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X6_Y9_N18
\U1|Div0|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((!\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X5_Y9_N18
\U1|Div0|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X6_Y9_N20
\U1|Div0|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|shi\(2) & \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(2),
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X6_Y9_N0
\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\)))
-- \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datad => VCC,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X6_Y9_N6
\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ & (!\U1|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ & 
-- !\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X6_Y9_N8
\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X7_Y9_N20
\U1|Div0|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((!\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X7_Y9_N18
\U1|Div0|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|shi\(3)))) # 
-- (!\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \U1|shi\(3),
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X6_Y9_N28
\U1|Div0|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ = (!\U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X7_Y9_N28
\U1|Div0|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\U1|shi\(1) & \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(1),
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X7_Y9_N2
\U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\U1|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\) # (\U1|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datad => VCC,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X7_Y9_N4
\U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\U1|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ & (!\U1|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ & 
-- !\U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X7_Y9_N6
\U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\U1|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\) # 
-- (\U1|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X7_Y9_N8
\U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ & (!\U1|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ & 
-- !\U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datad => VCC,
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X7_Y9_N10
\U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X7_Y9_N16
\U1|two_7[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_7[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|two_7[0]~1_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|two_7[0]~1_combout\);

-- Location: LCCOMB_X12_Y8_N24
\U1|two_7[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[4]~34_combout\ = (\U1|flag\(2) & (\U1|two_7[4]~33_combout\)) # (!\U1|flag\(2) & (((\U1|Selector95~0_combout\) # (!\U1|flag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_7[4]~33_combout\,
	datab => \U1|Selector95~0_combout\,
	datac => \U1|flag\(3),
	datad => \U1|flag\(2),
	combout => \U1|two_7[4]~34_combout\);

-- Location: LCCOMB_X4_Y10_N14
\U1|Add28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add28~10_combout\ = (\U1|alarm_shi\(5) & (!\U1|Add28~9\)) # (!\U1|alarm_shi\(5) & ((\U1|Add28~9\) # (GND)))
-- \U1|Add28~11\ = CARRY((!\U1|Add28~9\) # (!\U1|alarm_shi\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(5),
	datad => VCC,
	cin => \U1|Add28~9\,
	combout => \U1|Add28~10_combout\,
	cout => \U1|Add28~11\);

-- Location: LCCOMB_X4_Y10_N16
\U1|Add28~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add28~12_combout\ = (\U1|alarm_shi\(6) & (\U1|Add28~11\ $ (GND))) # (!\U1|alarm_shi\(6) & (!\U1|Add28~11\ & VCC))
-- \U1|Add28~13\ = CARRY((\U1|alarm_shi\(6) & !\U1|Add28~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(6),
	datad => VCC,
	cin => \U1|Add28~11\,
	combout => \U1|Add28~12_combout\,
	cout => \U1|Add28~13\);

-- Location: LCCOMB_X10_Y12_N28
\U1|alarm_shi[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_shi[0]~9_combout\ = !\U1|alarm_shi\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_shi\(0),
	combout => \U1|alarm_shi[0]~9_combout\);

-- Location: LCCOMB_X13_Y12_N20
\U1|Decoder2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder2~2_combout\ = (!\U1|flag\(2) & (\U1|flag\(3) & (\U1|flag\(1) & !\U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(2),
	datab => \U1|flag\(3),
	datac => \U1|flag\(1),
	datad => \U1|flag\(0),
	combout => \U1|Decoder2~2_combout\);

-- Location: LCCOMB_X13_Y12_N22
\U1|alarm_shi[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_shi[7]~0_combout\ = (\U1|Decoder2~2_combout\ & ((\key2_out~q\) # (\key3_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key2_out~q\,
	datac => \U1|Decoder2~2_combout\,
	datad => \key3_out~q\,
	combout => \U1|alarm_shi[7]~0_combout\);

-- Location: FF_X10_Y12_N29
\U1|alarm_shi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|alarm_shi[0]~9_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|alarm_shi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_shi\(0));

-- Location: LCCOMB_X10_Y12_N0
\U1|Add29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add29~1_cout\ = CARRY(!\U1|alarm_shi\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(0),
	datad => VCC,
	cout => \U1|Add29~1_cout\);

-- Location: LCCOMB_X10_Y12_N2
\U1|Add29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add29~2_combout\ = (\U1|alarm_shi\(1) & (!\U1|Add29~1_cout\)) # (!\U1|alarm_shi\(1) & (\U1|Add29~1_cout\ & VCC))
-- \U1|Add29~3\ = CARRY((\U1|alarm_shi\(1) & !\U1|Add29~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(1),
	datad => VCC,
	cin => \U1|Add29~1_cout\,
	combout => \U1|Add29~2_combout\,
	cout => \U1|Add29~3\);

-- Location: LCCOMB_X10_Y12_N4
\U1|Add29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add29~5_combout\ = (\U1|alarm_shi\(2) & (\U1|Add29~3\ $ (GND))) # (!\U1|alarm_shi\(2) & ((GND) # (!\U1|Add29~3\)))
-- \U1|Add29~6\ = CARRY((!\U1|Add29~3\) # (!\U1|alarm_shi\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(2),
	datad => VCC,
	cin => \U1|Add29~3\,
	combout => \U1|Add29~5_combout\,
	cout => \U1|Add29~6\);

-- Location: LCCOMB_X4_Y10_N4
\U1|Add28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add28~1_cout\ = CARRY(!\U1|alarm_shi\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(0),
	datad => VCC,
	cout => \U1|Add28~1_cout\);

-- Location: LCCOMB_X4_Y10_N6
\U1|Add28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add28~2_combout\ = (\U1|alarm_shi\(1) & ((\U1|Add28~1_cout\) # (GND))) # (!\U1|alarm_shi\(1) & (!\U1|Add28~1_cout\))
-- \U1|Add28~3\ = CARRY((\U1|alarm_shi\(1)) # (!\U1|Add28~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(1),
	datad => VCC,
	cin => \U1|Add28~1_cout\,
	combout => \U1|Add28~2_combout\,
	cout => \U1|Add28~3\);

-- Location: LCCOMB_X4_Y10_N8
\U1|Add28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add28~4_combout\ = (\U1|alarm_shi\(2) & (!\U1|Add28~3\ & VCC)) # (!\U1|alarm_shi\(2) & (\U1|Add28~3\ $ (GND)))
-- \U1|Add28~5\ = CARRY((!\U1|alarm_shi\(2) & !\U1|Add28~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(2),
	datad => VCC,
	cin => \U1|Add28~3\,
	combout => \U1|Add28~4_combout\,
	cout => \U1|Add28~5\);

-- Location: LCCOMB_X10_Y12_N20
\U1|Add29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add29~7_combout\ = (\key3_out~q\ & (!\U1|Add29~5_combout\)) # (!\key3_out~q\ & ((!\U1|Add28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key3_out~q\,
	datac => \U1|Add29~5_combout\,
	datad => \U1|Add28~4_combout\,
	combout => \U1|Add29~7_combout\);

-- Location: FF_X10_Y12_N21
\U1|alarm_shi[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add29~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|alarm_shi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_shi\(2));

-- Location: LCCOMB_X4_Y10_N2
\U1|Equal32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal32~1_combout\ = (!\U1|alarm_shi\(1) & (!\U1|alarm_shi\(4) & (!\U1|alarm_shi\(2) & !\U1|alarm_shi\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(1),
	datab => \U1|alarm_shi\(4),
	datac => \U1|alarm_shi\(2),
	datad => \U1|alarm_shi\(0),
	combout => \U1|Equal32~1_combout\);

-- Location: LCCOMB_X4_Y10_N28
\U1|alarm_shi[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_shi[7]~1_combout\ = (\U1|alarm_shi\(1) & (\U1|alarm_shi\(4) & (\U1|alarm_shi\(2) & \U1|alarm_shi\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(1),
	datab => \U1|alarm_shi\(4),
	datac => \U1|alarm_shi\(2),
	datad => \U1|alarm_shi\(0),
	combout => \U1|alarm_shi[7]~1_combout\);

-- Location: LCCOMB_X4_Y10_N22
\U1|alarm_shi[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_shi[7]~2_combout\ = (\U1|Equal32~0_combout\ & ((\key3_out~q\ & ((\U1|alarm_shi[7]~1_combout\))) # (!\key3_out~q\ & (\U1|Equal32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3_out~q\,
	datab => \U1|Equal32~0_combout\,
	datac => \U1|Equal32~1_combout\,
	datad => \U1|alarm_shi[7]~1_combout\,
	combout => \U1|alarm_shi[7]~2_combout\);

-- Location: LCCOMB_X4_Y10_N10
\U1|Add28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add28~6_combout\ = (\U1|alarm_shi\(3) & (!\U1|Add28~5\)) # (!\U1|alarm_shi\(3) & ((\U1|Add28~5\) # (GND)))
-- \U1|Add28~7\ = CARRY((!\U1|Add28~5\) # (!\U1|alarm_shi\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(3),
	datad => VCC,
	cin => \U1|Add28~5\,
	combout => \U1|Add28~6_combout\,
	cout => \U1|Add28~7\);

-- Location: LCCOMB_X10_Y12_N16
\U1|alarm_shi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_shi~3_combout\ = (!\U1|alarm_shi[7]~2_combout\ & ((\key3_out~q\ & (\U1|Add29~8_combout\)) # (!\key3_out~q\ & ((\U1|Add28~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add29~8_combout\,
	datab => \U1|alarm_shi[7]~2_combout\,
	datac => \U1|Add28~6_combout\,
	datad => \key3_out~q\,
	combout => \U1|alarm_shi~3_combout\);

-- Location: FF_X10_Y12_N17
\U1|alarm_shi[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|alarm_shi~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|alarm_shi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_shi\(3));

-- Location: LCCOMB_X10_Y12_N8
\U1|Add29~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add29~10_combout\ = (\U1|alarm_shi\(4) & (\U1|Add29~9\ $ (GND))) # (!\U1|alarm_shi\(4) & ((GND) # (!\U1|Add29~9\)))
-- \U1|Add29~11\ = CARRY((!\U1|Add29~9\) # (!\U1|alarm_shi\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(4),
	datad => VCC,
	cin => \U1|Add29~9\,
	combout => \U1|Add29~10_combout\,
	cout => \U1|Add29~11\);

-- Location: LCCOMB_X10_Y12_N10
\U1|Add29~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add29~12_combout\ = (\U1|alarm_shi\(5) & (\U1|Add29~11\ & VCC)) # (!\U1|alarm_shi\(5) & (!\U1|Add29~11\))
-- \U1|Add29~13\ = CARRY((!\U1|alarm_shi\(5) & !\U1|Add29~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(5),
	datad => VCC,
	cin => \U1|Add29~11\,
	combout => \U1|Add29~12_combout\,
	cout => \U1|Add29~13\);

-- Location: LCCOMB_X10_Y12_N12
\U1|Add29~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add29~14_combout\ = (\U1|alarm_shi\(6) & ((GND) # (!\U1|Add29~13\))) # (!\U1|alarm_shi\(6) & (\U1|Add29~13\ $ (GND)))
-- \U1|Add29~15\ = CARRY((\U1|alarm_shi\(6)) # (!\U1|Add29~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(6),
	datad => VCC,
	cin => \U1|Add29~13\,
	combout => \U1|Add29~14_combout\,
	cout => \U1|Add29~15\);

-- Location: LCCOMB_X4_Y10_N0
\U1|alarm_shi~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_shi~6_combout\ = (!\U1|alarm_shi[7]~2_combout\ & ((\key3_out~q\ & ((\U1|Add29~14_combout\))) # (!\key3_out~q\ & (\U1|Add28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3_out~q\,
	datab => \U1|Add28~12_combout\,
	datac => \U1|Add29~14_combout\,
	datad => \U1|alarm_shi[7]~2_combout\,
	combout => \U1|alarm_shi~6_combout\);

-- Location: FF_X4_Y10_N1
\U1|alarm_shi[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|alarm_shi~6_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|alarm_shi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_shi\(6));

-- Location: LCCOMB_X4_Y10_N18
\U1|Add28~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add28~14_combout\ = \U1|Add28~13\ $ (\U1|alarm_shi\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|alarm_shi\(7),
	cin => \U1|Add28~13\,
	combout => \U1|Add28~14_combout\);

-- Location: LCCOMB_X10_Y12_N14
\U1|Add29~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add29~16_combout\ = \U1|Add29~15\ $ (!\U1|alarm_shi\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|alarm_shi\(7),
	cin => \U1|Add29~15\,
	combout => \U1|Add29~16_combout\);

-- Location: LCCOMB_X4_Y10_N30
\U1|alarm_shi~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_shi~7_combout\ = (!\U1|alarm_shi[7]~2_combout\ & ((\key3_out~q\ & ((\U1|Add29~16_combout\))) # (!\key3_out~q\ & (\U1|Add28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3_out~q\,
	datab => \U1|Add28~14_combout\,
	datac => \U1|Add29~16_combout\,
	datad => \U1|alarm_shi[7]~2_combout\,
	combout => \U1|alarm_shi~7_combout\);

-- Location: FF_X4_Y10_N31
\U1|alarm_shi[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|alarm_shi~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|alarm_shi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_shi\(7));

-- Location: LCCOMB_X4_Y10_N24
\U1|Equal32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal32~0_combout\ = (!\U1|alarm_shi\(3) & (!\U1|alarm_shi\(6) & (!\U1|alarm_shi\(5) & !\U1|alarm_shi\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(3),
	datab => \U1|alarm_shi\(6),
	datac => \U1|alarm_shi\(5),
	datad => \U1|alarm_shi\(7),
	combout => \U1|Equal32~0_combout\);

-- Location: LCCOMB_X4_Y10_N12
\U1|Add28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add28~8_combout\ = (\U1|alarm_shi\(4) & (!\U1|Add28~7\ & VCC)) # (!\U1|alarm_shi\(4) & (\U1|Add28~7\ $ (GND)))
-- \U1|Add28~9\ = CARRY((!\U1|alarm_shi\(4) & !\U1|Add28~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(4),
	datad => VCC,
	cin => \U1|Add28~7\,
	combout => \U1|Add28~8_combout\,
	cout => \U1|Add28~9\);

-- Location: LCCOMB_X4_Y10_N20
\U1|alarm_shi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_shi~4_combout\ = ((\U1|Equal32~1_combout\ & \U1|Equal32~0_combout\)) # (!\U1|Add28~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal32~1_combout\,
	datab => \U1|Equal32~0_combout\,
	datad => \U1|Add28~8_combout\,
	combout => \U1|alarm_shi~4_combout\);

-- Location: LCCOMB_X5_Y10_N12
\U1|Add29~10_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add29~10_wirecell_combout\ = !\U1|Add29~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Add29~10_combout\,
	combout => \U1|Add29~10_wirecell_combout\);

-- Location: FF_X4_Y10_N21
\U1|alarm_shi[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|alarm_shi~4_combout\,
	asdata => \U1|Add29~10_wirecell_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \key3_out~q\,
	ena => \U1|alarm_shi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_shi\(4));

-- Location: LCCOMB_X4_Y10_N26
\U1|alarm_shi~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alarm_shi~5_combout\ = (!\U1|alarm_shi[7]~2_combout\ & ((\key3_out~q\ & ((\U1|Add29~12_combout\))) # (!\key3_out~q\ & (\U1|Add28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3_out~q\,
	datab => \U1|Add28~10_combout\,
	datac => \U1|Add29~12_combout\,
	datad => \U1|alarm_shi[7]~2_combout\,
	combout => \U1|alarm_shi~5_combout\);

-- Location: FF_X4_Y10_N27
\U1|alarm_shi[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|alarm_shi~5_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|alarm_shi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_shi\(5));

-- Location: LCCOMB_X16_Y10_N4
\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|alarm_shi\(7) & (\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|alarm_shi\(7) & 
-- (!\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|alarm_shi\(7) & !\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(7),
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X16_Y10_N6
\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X16_Y10_N18
\U1|Div9|auto_generated|divider|divider|StageOut[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[16]~50_combout\ = (\U1|alarm_shi\(5) & \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(5),
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[16]~50_combout\);

-- Location: LCCOMB_X17_Y10_N4
\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = !\U1|alarm_shi\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|alarm_shi\(4),
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X17_Y13_N20
\U1|Div9|auto_generated|divider|divider|StageOut[15]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[15]~53_combout\ = (!\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[15]~53_combout\);

-- Location: LCCOMB_X16_Y10_N22
\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Div9|auto_generated|divider|divider|StageOut[15]~52_combout\) # (\U1|Div9|auto_generated|divider|divider|StageOut[15]~53_combout\)))
-- \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Div9|auto_generated|divider|divider|StageOut[15]~52_combout\) # (\U1|Div9|auto_generated|divider|divider|StageOut[15]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[15]~52_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[15]~53_combout\,
	datad => VCC,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X16_Y10_N24
\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Div9|auto_generated|divider|divider|StageOut[16]~51_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[16]~50_combout\)))) # (!\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Div9|auto_generated|divider|divider|StageOut[16]~51_combout\ & 
-- (!\U1|Div9|auto_generated|divider|divider|StageOut[16]~50_combout\)))
-- \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Div9|auto_generated|divider|divider|StageOut[16]~51_combout\ & (!\U1|Div9|auto_generated|divider|divider|StageOut[16]~50_combout\ & 
-- !\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[16]~51_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[16]~50_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X16_Y11_N4
\U1|Div9|auto_generated|divider|divider|StageOut[17]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[17]~48_combout\ = (\U1|alarm_shi\(6) & \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(6),
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[17]~48_combout\);

-- Location: LCCOMB_X16_Y10_N26
\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Div9|auto_generated|divider|divider|StageOut[17]~49_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[17]~48_combout\)))) # (!\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Div9|auto_generated|divider|divider|StageOut[17]~49_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[17]~48_combout\)))))
-- \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Div9|auto_generated|divider|divider|StageOut[17]~49_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[17]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[17]~49_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[17]~48_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X16_Y10_N20
\U1|Div9|auto_generated|divider|divider|StageOut[18]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[18]~47_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[18]~47_combout\);

-- Location: LCCOMB_X16_Y10_N28
\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Div9|auto_generated|divider|divider|StageOut[18]~46_combout\ & (!\U1|Div9|auto_generated|divider|divider|StageOut[18]~47_combout\ & 
-- !\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[18]~46_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[18]~47_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y10_N30
\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y10_N16
\U1|Div9|auto_generated|divider|divider|StageOut[23]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[23]~54_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[23]~54_combout\);

-- Location: LCCOMB_X17_Y10_N2
\U1|Div9|auto_generated|divider|divider|StageOut[22]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[22]~55_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[22]~55_combout\);

-- Location: LCCOMB_X17_Y10_N28
\U1|Div9|auto_generated|divider|divider|StageOut[21]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[21]~56_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[21]~56_combout\);

-- Location: LCCOMB_X17_Y10_N14
\U1|Div9|auto_generated|divider|divider|StageOut[20]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[20]~57_combout\ = (\U1|alarm_shi\(3) & \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(3),
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[20]~57_combout\);

-- Location: LCCOMB_X17_Y10_N18
\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Div9|auto_generated|divider|divider|StageOut[20]~58_combout\) # (\U1|Div9|auto_generated|divider|divider|StageOut[20]~57_combout\)))
-- \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Div9|auto_generated|divider|divider|StageOut[20]~58_combout\) # (\U1|Div9|auto_generated|divider|divider|StageOut[20]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[20]~58_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[20]~57_combout\,
	datad => VCC,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X17_Y10_N20
\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Div9|auto_generated|divider|divider|StageOut[21]~75_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[21]~56_combout\)))) # (!\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Div9|auto_generated|divider|divider|StageOut[21]~75_combout\ & 
-- (!\U1|Div9|auto_generated|divider|divider|StageOut[21]~56_combout\)))
-- \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Div9|auto_generated|divider|divider|StageOut[21]~75_combout\ & (!\U1|Div9|auto_generated|divider|divider|StageOut[21]~56_combout\ & 
-- !\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[21]~75_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[21]~56_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X17_Y10_N24
\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Div9|auto_generated|divider|divider|StageOut[23]~73_combout\ & (!\U1|Div9|auto_generated|divider|divider|StageOut[23]~54_combout\ & 
-- !\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[23]~73_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[23]~54_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y10_N26
\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y10_N12
\U1|Div9|auto_generated|divider|divider|StageOut[28]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[28]~70_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div9|auto_generated|divider|divider|StageOut[22]~74_combout\) # 
-- ((\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[22]~74_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[28]~70_combout\);

-- Location: LCCOMB_X17_Y12_N24
\U1|Div9|auto_generated|divider|divider|StageOut[27]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[27]~60_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[27]~60_combout\);

-- Location: LCCOMB_X16_Y12_N18
\U1|Div9|auto_generated|divider|divider|StageOut[26]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[26]~62_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[26]~62_combout\);

-- Location: LCCOMB_X16_Y12_N28
\U1|Div9|auto_generated|divider|divider|StageOut[25]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[25]~63_combout\ = (!\U1|alarm_shi\(2) & \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_shi\(2),
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[25]~63_combout\);

-- Location: LCCOMB_X17_Y12_N14
\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Div9|auto_generated|divider|divider|StageOut[28]~59_combout\ & (!\U1|Div9|auto_generated|divider|divider|StageOut[28]~70_combout\ & 
-- !\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[28]~59_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[28]~70_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y12_N16
\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y12_N0
\U1|Div9|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[33]~65_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X16_Y12_N2
\U1|Div9|auto_generated|divider|divider|StageOut[32]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[32]~76_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|alarm_shi\(3))) # 
-- (!\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|alarm_shi\(3),
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[32]~76_combout\);

-- Location: LCCOMB_X16_Y12_N24
\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = !\U1|alarm_shi\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_shi\(2),
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X16_Y12_N0
\U1|Div9|auto_generated|divider|divider|StageOut[31]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[31]~77_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((!\U1|alarm_shi\(2)))) # 
-- (!\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \U1|alarm_shi\(2),
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[31]~77_combout\);

-- Location: LCCOMB_X10_Y12_N22
\U1|Add29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add29~4_combout\ = (\key3_out~q\ & ((!\U1|Add29~2_combout\))) # (!\key3_out~q\ & (!\U1|Add28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key3_out~q\,
	datac => \U1|Add28~2_combout\,
	datad => \U1|Add29~2_combout\,
	combout => \U1|Add29~4_combout\);

-- Location: FF_X10_Y12_N23
\U1|alarm_shi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add29~4_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|alarm_shi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alarm_shi\(1));

-- Location: LCCOMB_X16_Y12_N22
\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = !\U1|alarm_shi\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|alarm_shi\(1),
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X16_Y12_N20
\U1|Div9|auto_generated|divider|divider|StageOut[30]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|StageOut[30]~69_combout\ = (\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div9|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X16_Y12_N6
\U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\U1|Div9|auto_generated|divider|divider|StageOut[30]~68_combout\) # (\U1|Div9|auto_generated|divider|divider|StageOut[30]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[30]~68_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datad => VCC,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X16_Y12_N8
\U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\U1|Div9|auto_generated|divider|divider|StageOut[31]~67_combout\ & (!\U1|Div9|auto_generated|divider|divider|StageOut[31]~77_combout\ & 
-- !\U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[31]~67_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[31]~77_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X16_Y12_N10
\U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\U1|Div9|auto_generated|divider|divider|StageOut[32]~66_combout\) # 
-- (\U1|Div9|auto_generated|divider|divider|StageOut[32]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[32]~66_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[32]~76_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X16_Y12_N12
\U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Div9|auto_generated|divider|divider|StageOut[33]~72_combout\ & (!\U1|Div9|auto_generated|divider|divider|StageOut[33]~65_combout\ & 
-- !\U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|StageOut[33]~72_combout\,
	datab => \U1|Div9|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datad => VCC,
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y12_N14
\U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y9_N10
\U1|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux34~0_combout\ = (\U1|Mux28~0_combout\ & !\U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux28~0_combout\,
	datad => \U1|Div9|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mux34~0_combout\);

-- Location: LCCOMB_X7_Y9_N12
\U1|two_7[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[0]~3_combout\ = \U1|two_7[0]~1_combout\ $ (((\U1|Mux34~0_combout\) # ((!\U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \U1|two_7[4]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \U1|two_7[0]~1_combout\,
	datac => \U1|two_7[4]~34_combout\,
	datad => \U1|Mux34~0_combout\,
	combout => \U1|two_7[0]~3_combout\);

-- Location: FF_X7_Y9_N13
\U1|two_7[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_7[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_7[0]~_emulated_q\);

-- Location: LCCOMB_X8_Y11_N12
\U1|two_7[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[0]~2_combout\ = (\rst~input_o\ & ((\U1|two_7[0]~_emulated_q\ $ (\U1|two_7[0]~1_combout\)))) # (!\rst~input_o\ & (!\U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \U1|two_7[0]~_emulated_q\,
	datac => \rst~input_o\,
	datad => \U1|two_7[0]~1_combout\,
	combout => \U1|two_7[0]~2_combout\);

-- Location: LCCOMB_X13_Y11_N28
\U1|Selector126~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~3_combout\ = (\U1|next.data19~q\ & (((\U1|next.data22~q\ & \U1|two_7[0]~2_combout\)) # (!\U1|two_1\(1)))) # (!\U1|next.data19~q\ & (((\U1|next.data22~q\ & \U1|two_7[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data19~q\,
	datab => \U1|two_1\(1),
	datac => \U1|next.data22~q\,
	datad => \U1|two_7[0]~2_combout\,
	combout => \U1|Selector126~3_combout\);

-- Location: FF_X13_Y11_N25
\U1|next.data26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data25~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data26~q\);

-- Location: LCCOMB_X14_Y15_N30
\U1|two_11[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_11[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|fen\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_11[0]~1_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|fen\(0),
	combout => \U1|two_11[0]~1_combout\);

-- Location: LCCOMB_X14_Y15_N26
\U1|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux26~0_combout\ = (!\U1|alarm_fen\(0) & \U1|Mux19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_fen\(0),
	datad => \U1|Mux19~0_combout\,
	combout => \U1|Mux26~0_combout\);

-- Location: LCCOMB_X14_Y15_N14
\U1|two_11[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[0]~3_combout\ = \U1|two_11[0]~1_combout\ $ (((\U1|Mux26~0_combout\) # ((\U1|fen\(0) & \U1|two_11[2]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(0),
	datab => \U1|two_11[2]~26_combout\,
	datac => \U1|two_11[0]~1_combout\,
	datad => \U1|Mux26~0_combout\,
	combout => \U1|two_11[0]~3_combout\);

-- Location: FF_X14_Y15_N15
\U1|two_11[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_11[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_11[0]~_emulated_q\);

-- Location: LCCOMB_X14_Y15_N20
\U1|two_11[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_11[0]~2_combout\ = (\rst~input_o\ & ((\U1|two_11[0]~_emulated_q\ $ (\U1|two_11[0]~1_combout\)))) # (!\rst~input_o\ & (\U1|fen\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(0),
	datab => \U1|two_11[0]~_emulated_q\,
	datac => \U1|two_11[0]~1_combout\,
	datad => \rst~input_o\,
	combout => \U1|two_11[0]~2_combout\);

-- Location: LCCOMB_X25_Y6_N0
\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|miao\(5) $ (VCC)
-- \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|miao\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(5),
	datad => VCC,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X25_Y6_N2
\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|miao\(6) & (\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|miao\(6) & 
-- (!\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|miao\(6) & !\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(6),
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X25_Y6_N6
\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X24_Y6_N16
\U1|Div2|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|miao\(7) & \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(7),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X25_Y6_N10
\U1|Div2|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X24_Y6_N4
\U1|Div2|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\U1|miao\(5) & \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|miao\(5),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X24_Y6_N24
\U1|Div2|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\U1|miao\(4) & !\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(4),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X24_Y6_N6
\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X24_Y6_N8
\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\U1|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\U1|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X24_Y6_N12
\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Div2|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\U1|Div2|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y6_N14
\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y6_N28
\U1|Div2|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|miao\(6))) # 
-- (!\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(6),
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X24_Y6_N18
\U1|Div2|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|miao\(5))) # 
-- (!\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(5),
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X24_Y6_N28
\U1|Div2|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\ = (!\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X23_Y6_N4
\U1|Div2|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|miao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|miao\(3),
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X23_Y6_N14
\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\U1|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\U1|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X23_Y6_N18
\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Div2|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\U1|Div2|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- !\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y6_N20
\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y8_N10
\U1|Div2|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|miao\(4)))) # 
-- (!\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \U1|miao\(4),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X23_Y8_N14
\U1|Div2|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((!\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X23_Y6_N8
\U1|Div2|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X23_Y8_N16
\U1|Div2|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\U1|miao\(3) & \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(3),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X23_Y6_N22
\U1|Div2|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\U1|miao\(2) & !\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(2),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X23_Y8_N26
\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Div2|auto_generated|divider|divider|StageOut[28]~50_combout\ & (!\U1|Div2|auto_generated|divider|divider|StageOut[28]~62_combout\ & 
-- !\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y8_N28
\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y8_N28
\U1|Div2|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X22_Y8_N14
\U1|Div2|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|miao\(3)))) # 
-- (!\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \U1|miao\(3),
	datac => \U1|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X23_Y8_N0
\U1|Selector64~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector64~3_combout\ = (\U1|Add26~9_combout\ & ((!\U1|flag\(3)) # (!\key3_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3_out~q\,
	datac => \U1|flag\(3),
	datad => \U1|Add26~9_combout\,
	combout => \U1|Selector64~3_combout\);

-- Location: LCCOMB_X23_Y6_N6
\U1|Selector64~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector64~2_combout\ = (!\U1|miao[2]~5_combout\ & ((\U1|Selector64~3_combout\) # ((\U1|Add26~6_combout\ & \U1|Add27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao[2]~5_combout\,
	datab => \U1|Add26~6_combout\,
	datac => \U1|Add27~4_combout\,
	datad => \U1|Selector64~3_combout\,
	combout => \U1|Selector64~2_combout\);

-- Location: FF_X23_Y6_N7
\U1|miao[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector64~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|miao[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|miao\(2));

-- Location: LCCOMB_X23_Y8_N8
\U1|Div2|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\U1|miao\(2) & \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(2),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X23_Y8_N18
\U1|Div2|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\U1|miao\(1) & \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|miao\(1),
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Div2|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X22_Y8_N16
\U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\U1|Div2|auto_generated|divider|divider|StageOut[30]~61_combout\) # (\U1|Div2|auto_generated|divider|divider|StageOut[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datad => VCC,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X22_Y8_N18
\U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\U1|Div2|auto_generated|divider|divider|StageOut[31]~59_combout\ & (!\U1|Div2|auto_generated|divider|divider|StageOut[31]~58_combout\ & 
-- !\U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X22_Y8_N20
\U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\U1|Div2|auto_generated|divider|divider|StageOut[32]~57_combout\) # 
-- (\U1|Div2|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X22_Y8_N22
\U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Div2|auto_generated|divider|divider|StageOut[33]~56_combout\ & (!\U1|Div2|auto_generated|divider|divider|StageOut[33]~63_combout\ & 
-- !\U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div2|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \U1|Div2|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datad => VCC,
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y8_N24
\U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y8_N2
\U1|two_13[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_13[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|two_13[0]~1_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|two_13[0]~1_combout\);

-- Location: LCCOMB_X22_Y8_N10
\U1|two_13[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[0]~2_combout\ = (\rst~input_o\ & (\U1|two_13[0]~_emulated_q\ $ (((\U1|two_13[0]~1_combout\))))) # (!\rst~input_o\ & (((!\U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_13[0]~_emulated_q\,
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \rst~input_o\,
	datad => \U1|two_13[0]~1_combout\,
	combout => \U1|two_13[0]~2_combout\);

-- Location: LCCOMB_X13_Y11_N18
\U1|Selector126~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~1_combout\ = (\U1|next.data28~q\ & ((\U1|two_13[0]~2_combout\) # ((\U1|next.data26~q\ & \U1|two_11[0]~2_combout\)))) # (!\U1|next.data28~q\ & (\U1|next.data26~q\ & (\U1|two_11[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data28~q\,
	datab => \U1|next.data26~q\,
	datac => \U1|two_11[0]~2_combout\,
	datad => \U1|two_13[0]~2_combout\,
	combout => \U1|Selector126~1_combout\);

-- Location: LCCOMB_X12_Y8_N8
\U1|Selector126~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~4_combout\ = (\U1|Selector126~0_combout\) # ((\U1|Selector126~2_combout\) # ((\U1|Selector126~3_combout\) # (\U1|Selector126~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector126~0_combout\,
	datab => \U1|Selector126~2_combout\,
	datac => \U1|Selector126~3_combout\,
	datad => \U1|Selector126~1_combout\,
	combout => \U1|Selector126~4_combout\);

-- Location: LCCOMB_X18_Y7_N0
\U1|Selector126~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~10_combout\ = (\U1|one_4[0]~2_combout\ & \U1|next.data3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_4[0]~2_combout\,
	datad => \U1|next.data3~q\,
	combout => \U1|Selector126~10_combout\);

-- Location: LCCOMB_X9_Y6_N4
\U1|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~4_combout\ = (\U1|year\(2) & ((GND) # (!\U1|Add15~3\))) # (!\U1|year\(2) & (\U1|Add15~3\ $ (GND)))
-- \U1|Add15~5\ = CARRY((\U1|year\(2)) # (!\U1|Add15~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(2),
	datad => VCC,
	cin => \U1|Add15~3\,
	combout => \U1|Add15~4_combout\,
	cout => \U1|Add15~5\);

-- Location: LCCOMB_X10_Y5_N2
\U1|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~2_combout\ = (\U1|year\(1) & ((\U1|Add14~1\) # (GND))) # (!\U1|year\(1) & (!\U1|Add14~1\))
-- \U1|Add14~3\ = CARRY((\U1|year\(1)) # (!\U1|Add14~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(1),
	datad => VCC,
	cin => \U1|Add14~1\,
	combout => \U1|Add14~2_combout\,
	cout => \U1|Add14~3\);

-- Location: LCCOMB_X10_Y6_N10
\U1|Selector116~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector116~2_combout\ = (\key3_out~q\ & ((\U1|flag\(1) & (!\U1|Add15~2_combout\)) # (!\U1|flag\(1) & ((!\U1|Add14~2_combout\))))) # (!\key3_out~q\ & (((!\U1|Add14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add15~2_combout\,
	datab => \key3_out~q\,
	datac => \U1|flag\(1),
	datad => \U1|Add14~2_combout\,
	combout => \U1|Selector116~2_combout\);

-- Location: LCCOMB_X17_Y8_N28
\U1|year[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|year[4]~2_combout\ = (!\key3_out~q\ & (\U1|flag\(1) & !\key2_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key3_out~q\,
	datac => \U1|flag\(1),
	datad => \key2_out~q\,
	combout => \U1|year[4]~2_combout\);

-- Location: LCCOMB_X17_Y8_N22
\U1|year[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|year[4]~1_combout\ = (!\U1|flag\(1) & (((!\U1|Equal23~2_combout\) # (!\U1|Equal20~2_combout\)) # (!\U1|Selector86~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector86~0_combout\,
	datab => \U1|Equal20~2_combout\,
	datac => \U1|flag\(1),
	datad => \U1|Equal23~2_combout\,
	combout => \U1|year[4]~1_combout\);

-- Location: LCCOMB_X17_Y8_N30
\U1|year[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|year[4]~3_combout\ = (!\U1|flag\(2) & (!\U1|year[4]~2_combout\ & (\U1|shi[7]~0_combout\ & !\U1|year[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(2),
	datab => \U1|year[4]~2_combout\,
	datac => \U1|shi[7]~0_combout\,
	datad => \U1|year[4]~1_combout\,
	combout => \U1|year[4]~3_combout\);

-- Location: FF_X9_Y6_N7
\U1|year[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector116~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(1));

-- Location: LCCOMB_X10_Y5_N4
\U1|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~4_combout\ = (\U1|year\(2) & (\U1|Add14~3\ $ (GND))) # (!\U1|year\(2) & (!\U1|Add14~3\ & VCC))
-- \U1|Add14~5\ = CARRY((\U1|year\(2) & !\U1|Add14~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(2),
	datad => VCC,
	cin => \U1|Add14~3\,
	combout => \U1|Add14~4_combout\,
	cout => \U1|Add14~5\);

-- Location: LCCOMB_X10_Y6_N8
\U1|Selector115~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector115~2_combout\ = (\U1|flag\(1) & ((\key3_out~q\ & (\U1|Add15~4_combout\)) # (!\key3_out~q\ & ((\U1|Add14~4_combout\))))) # (!\U1|flag\(1) & (((\U1|Add14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \key3_out~q\,
	datac => \U1|Add15~4_combout\,
	datad => \U1|Add14~4_combout\,
	combout => \U1|Selector115~2_combout\);

-- Location: FF_X10_Y6_N9
\U1|year[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector115~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(2));

-- Location: LCCOMB_X9_Y6_N6
\U1|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~6_combout\ = (\U1|year\(3) & (\U1|Add15~5\ & VCC)) # (!\U1|year\(3) & (!\U1|Add15~5\))
-- \U1|Add15~7\ = CARRY((!\U1|year\(3) & !\U1|Add15~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(3),
	datad => VCC,
	cin => \U1|Add15~5\,
	combout => \U1|Add15~6_combout\,
	cout => \U1|Add15~7\);

-- Location: LCCOMB_X10_Y5_N6
\U1|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~6_combout\ = (\U1|year\(3) & (!\U1|Add14~5\)) # (!\U1|year\(3) & ((\U1|Add14~5\) # (GND)))
-- \U1|Add14~7\ = CARRY((!\U1|Add14~5\) # (!\U1|year\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(3),
	datad => VCC,
	cin => \U1|Add14~5\,
	combout => \U1|Add14~6_combout\,
	cout => \U1|Add14~7\);

-- Location: LCCOMB_X10_Y6_N12
\U1|Selector114~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector114~2_combout\ = (\U1|flag\(1) & ((\key3_out~q\ & (\U1|Add15~6_combout\)) # (!\key3_out~q\ & ((\U1|Add14~6_combout\))))) # (!\U1|flag\(1) & (((\U1|Add14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \key3_out~q\,
	datac => \U1|Add15~6_combout\,
	datad => \U1|Add14~6_combout\,
	combout => \U1|Selector114~2_combout\);

-- Location: FF_X9_Y6_N5
\U1|year[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector114~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(3));

-- Location: LCCOMB_X9_Y6_N8
\U1|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~8_combout\ = (\U1|year\(4) & ((GND) # (!\U1|Add15~7\))) # (!\U1|year\(4) & (\U1|Add15~7\ $ (GND)))
-- \U1|Add15~9\ = CARRY((\U1|year\(4)) # (!\U1|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(4),
	datad => VCC,
	cin => \U1|Add15~7\,
	combout => \U1|Add15~8_combout\,
	cout => \U1|Add15~9\);

-- Location: LCCOMB_X9_Y6_N10
\U1|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~10_combout\ = (\U1|year\(5) & (!\U1|Add15~9\)) # (!\U1|year\(5) & (\U1|Add15~9\ & VCC))
-- \U1|Add15~11\ = CARRY((\U1|year\(5) & !\U1|Add15~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(5),
	datad => VCC,
	cin => \U1|Add15~9\,
	combout => \U1|Add15~10_combout\,
	cout => \U1|Add15~11\);

-- Location: LCCOMB_X9_Y6_N12
\U1|Add15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~12_combout\ = (\U1|year\(6) & (\U1|Add15~11\ $ (GND))) # (!\U1|year\(6) & ((GND) # (!\U1|Add15~11\)))
-- \U1|Add15~13\ = CARRY((!\U1|Add15~11\) # (!\U1|year\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(6),
	datad => VCC,
	cin => \U1|Add15~11\,
	combout => \U1|Add15~12_combout\,
	cout => \U1|Add15~13\);

-- Location: LCCOMB_X9_Y6_N14
\U1|Add15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~14_combout\ = (\U1|year\(7) & (!\U1|Add15~13\)) # (!\U1|year\(7) & (\U1|Add15~13\ & VCC))
-- \U1|Add15~15\ = CARRY((\U1|year\(7) & !\U1|Add15~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(7),
	datad => VCC,
	cin => \U1|Add15~13\,
	combout => \U1|Add15~14_combout\,
	cout => \U1|Add15~15\);

-- Location: LCCOMB_X17_Y9_N8
\U1|Selector113~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector113~2_combout\ = (!\U1|year[4]~4_combout\ & ((\U1|Selector113~3_combout\) # ((\U1|Selector112~0_combout\ & \U1|Add15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector113~3_combout\,
	datab => \U1|Selector112~0_combout\,
	datac => \U1|Add15~8_combout\,
	datad => \U1|year[4]~4_combout\,
	combout => \U1|Selector113~2_combout\);

-- Location: FF_X17_Y9_N9
\U1|year[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector113~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(4));

-- Location: LCCOMB_X10_Y5_N10
\U1|Add14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~10_combout\ = (\U1|year\(5) & ((\U1|Add14~9\) # (GND))) # (!\U1|year\(5) & (!\U1|Add14~9\))
-- \U1|Add14~11\ = CARRY((\U1|year\(5)) # (!\U1|Add14~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(5),
	datad => VCC,
	cin => \U1|Add14~9\,
	combout => \U1|Add14~10_combout\,
	cout => \U1|Add14~11\);

-- Location: LCCOMB_X10_Y5_N12
\U1|Add14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~12_combout\ = (\U1|year\(6) & (!\U1|Add14~11\ & VCC)) # (!\U1|year\(6) & (\U1|Add14~11\ $ (GND)))
-- \U1|Add14~13\ = CARRY((!\U1|year\(6) & !\U1|Add14~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(6),
	datad => VCC,
	cin => \U1|Add14~11\,
	combout => \U1|Add14~12_combout\,
	cout => \U1|Add14~13\);

-- Location: LCCOMB_X10_Y6_N16
\U1|Selector111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector111~0_combout\ = (\U1|year[4]~0_combout\ & (!\U1|Add14~12_combout\ & ((!\U1|Add15~12_combout\) # (!\U1|Selector112~0_combout\)))) # (!\U1|year[4]~0_combout\ & (((!\U1|Add15~12_combout\)) # (!\U1|Selector112~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year[4]~0_combout\,
	datab => \U1|Selector112~0_combout\,
	datac => \U1|Add14~12_combout\,
	datad => \U1|Add15~12_combout\,
	combout => \U1|Selector111~0_combout\);

-- Location: FF_X11_Y6_N17
\U1|year[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector111~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(6));

-- Location: LCCOMB_X10_Y5_N14
\U1|Add14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~14_combout\ = (\U1|year\(7) & ((\U1|Add14~13\) # (GND))) # (!\U1|year\(7) & (!\U1|Add14~13\))
-- \U1|Add14~15\ = CARRY((\U1|year\(7)) # (!\U1|Add14~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(7),
	datad => VCC,
	cin => \U1|Add14~13\,
	combout => \U1|Add14~14_combout\,
	cout => \U1|Add14~15\);

-- Location: LCCOMB_X11_Y6_N30
\U1|Selector110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector110~0_combout\ = (\U1|year[4]~0_combout\ & (!\U1|Add14~14_combout\ & ((!\U1|Selector112~0_combout\) # (!\U1|Add15~14_combout\)))) # (!\U1|year[4]~0_combout\ & (((!\U1|Selector112~0_combout\)) # (!\U1|Add15~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year[4]~0_combout\,
	datab => \U1|Add15~14_combout\,
	datac => \U1|Selector112~0_combout\,
	datad => \U1|Add14~14_combout\,
	combout => \U1|Selector110~0_combout\);

-- Location: FF_X11_Y6_N31
\U1|year[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector110~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(7));

-- Location: LCCOMB_X9_Y6_N16
\U1|Add15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~16_combout\ = (\U1|year\(8) & (\U1|Add15~15\ $ (GND))) # (!\U1|year\(8) & ((GND) # (!\U1|Add15~15\)))
-- \U1|Add15~17\ = CARRY((!\U1|Add15~15\) # (!\U1|year\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(8),
	datad => VCC,
	cin => \U1|Add15~15\,
	combout => \U1|Add15~16_combout\,
	cout => \U1|Add15~17\);

-- Location: LCCOMB_X17_Y9_N22
\U1|Selector109~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector109~1_combout\ = (\U1|Add14~16_combout\ & (!\U1|Selector109~0_combout\ & ((\U1|year[4]~0_combout\) # (!\U1|Add15~16_combout\)))) # (!\U1|Add14~16_combout\ & ((\U1|year[4]~0_combout\) # ((!\U1|Add15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add14~16_combout\,
	datab => \U1|year[4]~0_combout\,
	datac => \U1|Add15~16_combout\,
	datad => \U1|Selector109~0_combout\,
	combout => \U1|Selector109~1_combout\);

-- Location: FF_X17_Y9_N23
\U1|year[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector109~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(8));

-- Location: LCCOMB_X9_Y6_N18
\U1|Add15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~18_combout\ = (\U1|year\(9) & (!\U1|Add15~17\)) # (!\U1|year\(9) & (\U1|Add15~17\ & VCC))
-- \U1|Add15~19\ = CARRY((\U1|year\(9) & !\U1|Add15~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(9),
	datad => VCC,
	cin => \U1|Add15~17\,
	combout => \U1|Add15~18_combout\,
	cout => \U1|Add15~19\);

-- Location: LCCOMB_X9_Y6_N20
\U1|Add15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~20_combout\ = (\U1|year\(10) & (\U1|Add15~19\ $ (GND))) # (!\U1|year\(10) & ((GND) # (!\U1|Add15~19\)))
-- \U1|Add15~21\ = CARRY((!\U1|Add15~19\) # (!\U1|year\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(10),
	datad => VCC,
	cin => \U1|Add15~19\,
	combout => \U1|Add15~20_combout\,
	cout => \U1|Add15~21\);

-- Location: LCCOMB_X10_Y5_N20
\U1|Add14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~20_combout\ = (\U1|year\(10) & (!\U1|Add14~19\ & VCC)) # (!\U1|year\(10) & (\U1|Add14~19\ $ (GND)))
-- \U1|Add14~21\ = CARRY((!\U1|year\(10) & !\U1|Add14~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(10),
	datad => VCC,
	cin => \U1|Add14~19\,
	combout => \U1|Add14~20_combout\,
	cout => \U1|Add14~21\);

-- Location: LCCOMB_X14_Y9_N0
\U1|Selector107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector107~0_combout\ = (\U1|Selector109~0_combout\ & (!\U1|Add14~20_combout\ & ((\U1|year[4]~0_combout\) # (!\U1|Add15~20_combout\)))) # (!\U1|Selector109~0_combout\ & (((\U1|year[4]~0_combout\)) # (!\U1|Add15~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector109~0_combout\,
	datab => \U1|Add15~20_combout\,
	datac => \U1|year[4]~0_combout\,
	datad => \U1|Add14~20_combout\,
	combout => \U1|Selector107~0_combout\);

-- Location: FF_X14_Y9_N1
\U1|year[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector107~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(10));

-- Location: LCCOMB_X17_Y9_N28
\U1|Equal21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal21~2_combout\ = (\U1|year\(13) & (!\U1|year\(9) & (!\U1|year\(8) & !\U1|year\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(13),
	datab => \U1|year\(9),
	datac => \U1|year\(8),
	datad => \U1|year\(10),
	combout => \U1|Equal21~2_combout\);

-- Location: LCCOMB_X17_Y9_N24
\U1|Selector109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector109~0_combout\ = (\U1|year[4]~0_combout\ & (((!\U1|Equal21~2_combout\) # (!\U1|Equal21~1_combout\)) # (!\U1|Equal21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal21~3_combout\,
	datab => \U1|year[4]~0_combout\,
	datac => \U1|Equal21~1_combout\,
	datad => \U1|Equal21~2_combout\,
	combout => \U1|Selector109~0_combout\);

-- Location: LCCOMB_X17_Y9_N0
\U1|Selector108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector108~0_combout\ = (\U1|Add14~18_combout\ & (!\U1|Selector109~0_combout\ & ((\U1|year[4]~0_combout\) # (!\U1|Add15~18_combout\)))) # (!\U1|Add14~18_combout\ & (((\U1|year[4]~0_combout\) # (!\U1|Add15~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add14~18_combout\,
	datab => \U1|Selector109~0_combout\,
	datac => \U1|Add15~18_combout\,
	datad => \U1|year[4]~0_combout\,
	combout => \U1|Selector108~0_combout\);

-- Location: FF_X17_Y9_N1
\U1|year[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector108~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(9));

-- Location: LCCOMB_X17_Y9_N16
\U1|Equal22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal22~0_combout\ = (!\U1|year\(13) & (\U1|year\(9) & (\U1|year\(8) & \U1|year\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(13),
	datab => \U1|year\(9),
	datac => \U1|year\(8),
	datad => \U1|year\(10),
	combout => \U1|Equal22~0_combout\);

-- Location: LCCOMB_X17_Y9_N6
\U1|Selector112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector112~0_combout\ = (!\U1|year[4]~0_combout\ & (((!\U1|Equal21~1_combout\) # (!\U1|Equal22~0_combout\)) # (!\U1|Equal22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal22~1_combout\,
	datab => \U1|Equal22~0_combout\,
	datac => \U1|Equal21~1_combout\,
	datad => \U1|year[4]~0_combout\,
	combout => \U1|Selector112~0_combout\);

-- Location: LCCOMB_X10_Y6_N6
\U1|Selector112~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector112~1_combout\ = (\U1|year[4]~0_combout\ & (!\U1|Add14~10_combout\ & ((!\U1|Add15~10_combout\) # (!\U1|Selector112~0_combout\)))) # (!\U1|year[4]~0_combout\ & (((!\U1|Add15~10_combout\)) # (!\U1|Selector112~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year[4]~0_combout\,
	datab => \U1|Selector112~0_combout\,
	datac => \U1|Add14~10_combout\,
	datad => \U1|Add15~10_combout\,
	combout => \U1|Selector112~1_combout\);

-- Location: LCCOMB_X9_Y6_N30
\U1|year[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|year[5]~feeder_combout\ = \U1|Selector112~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|Selector112~1_combout\,
	combout => \U1|year[5]~feeder_combout\);

-- Location: FF_X9_Y6_N31
\U1|year[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|year[5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(5));

-- Location: LCCOMB_X9_Y6_N22
\U1|Add15~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~22_combout\ = (\U1|year\(11) & (\U1|Add15~21\ & VCC)) # (!\U1|year\(11) & (!\U1|Add15~21\))
-- \U1|Add15~23\ = CARRY((!\U1|year\(11) & !\U1|Add15~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(11),
	datad => VCC,
	cin => \U1|Add15~21\,
	combout => \U1|Add15~22_combout\,
	cout => \U1|Add15~23\);

-- Location: LCCOMB_X9_Y6_N24
\U1|Add15~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~24_combout\ = (\U1|year\(12) & ((GND) # (!\U1|Add15~23\))) # (!\U1|year\(12) & (\U1|Add15~23\ $ (GND)))
-- \U1|Add15~25\ = CARRY((\U1|year\(12)) # (!\U1|Add15~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(12),
	datad => VCC,
	cin => \U1|Add15~23\,
	combout => \U1|Add15~24_combout\,
	cout => \U1|Add15~25\);

-- Location: LCCOMB_X9_Y6_N28
\U1|Add15~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add15~28_combout\ = \U1|Add15~27\ $ (\U1|year\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|year\(14),
	cin => \U1|Add15~27\,
	combout => \U1|Add15~28_combout\);

-- Location: LCCOMB_X10_Y6_N26
\U1|Selector103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector103~0_combout\ = (\U1|Add14~28_combout\ & ((\U1|year[4]~0_combout\) # ((\U1|Selector112~0_combout\ & \U1|Add15~28_combout\)))) # (!\U1|Add14~28_combout\ & (\U1|Selector112~0_combout\ & ((\U1|Add15~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add14~28_combout\,
	datab => \U1|Selector112~0_combout\,
	datac => \U1|year[4]~0_combout\,
	datad => \U1|Add15~28_combout\,
	combout => \U1|Selector103~0_combout\);

-- Location: FF_X14_Y9_N9
\U1|year[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector103~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(14));

-- Location: LCCOMB_X10_Y5_N22
\U1|Add14~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add14~22_combout\ = (\U1|year\(11) & (!\U1|Add14~21\)) # (!\U1|year\(11) & ((\U1|Add14~21\) # (GND)))
-- \U1|Add14~23\ = CARRY((!\U1|Add14~21\) # (!\U1|year\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(11),
	datad => VCC,
	cin => \U1|Add14~21\,
	combout => \U1|Add14~22_combout\,
	cout => \U1|Add14~23\);

-- Location: LCCOMB_X10_Y6_N30
\U1|Selector106~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector106~0_combout\ = (\U1|year[4]~0_combout\ & ((\U1|Add14~22_combout\) # ((\U1|Add15~22_combout\ & \U1|Selector112~0_combout\)))) # (!\U1|year[4]~0_combout\ & (\U1|Add15~22_combout\ & ((\U1|Selector112~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year[4]~0_combout\,
	datab => \U1|Add15~22_combout\,
	datac => \U1|Add14~22_combout\,
	datad => \U1|Selector112~0_combout\,
	combout => \U1|Selector106~0_combout\);

-- Location: FF_X14_Y9_N31
\U1|year[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector106~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(11));

-- Location: LCCOMB_X17_Y9_N20
\U1|Equal21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal21~0_combout\ = (!\U1|year\(12) & (!\U1|year\(14) & (\U1|year\(7) & !\U1|year\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(12),
	datab => \U1|year\(14),
	datac => \U1|year\(7),
	datad => \U1|year\(11),
	combout => \U1|Equal21~0_combout\);

-- Location: LCCOMB_X17_Y9_N2
\U1|Equal21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal21~1_combout\ = (\U1|year\(6) & (\U1|year\(5) & (!\U1|year\(4) & \U1|Equal21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(6),
	datab => \U1|year\(5),
	datac => \U1|year\(4),
	datad => \U1|Equal21~0_combout\,
	combout => \U1|Equal21~1_combout\);

-- Location: LCCOMB_X17_Y9_N10
\U1|year[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|year[4]~4_combout\ = (\U1|Equal21~3_combout\ & (\U1|year[4]~0_combout\ & (\U1|Equal21~1_combout\ & \U1|Equal21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal21~3_combout\,
	datab => \U1|year[4]~0_combout\,
	datac => \U1|Equal21~1_combout\,
	datad => \U1|Equal21~2_combout\,
	combout => \U1|year[4]~4_combout\);

-- Location: LCCOMB_X14_Y6_N26
\U1|Selector104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector104~0_combout\ = (!\U1|year[4]~4_combout\ & ((\U1|year[4]~0_combout\ & ((\U1|Add14~26_combout\))) # (!\U1|year[4]~0_combout\ & (\U1|Add15~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add15~26_combout\,
	datab => \U1|year[4]~4_combout\,
	datac => \U1|year[4]~0_combout\,
	datad => \U1|Add14~26_combout\,
	combout => \U1|Selector104~0_combout\);

-- Location: FF_X14_Y9_N27
\U1|year[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector104~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(13));

-- Location: LCCOMB_X12_Y17_N16
\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \U1|year\(8) $ (GND)
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(!\U1|year\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(8),
	datad => VCC,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X12_Y17_N18
\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\U1|year\(9) & (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\)) # (!\U1|year\(9) & (\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & 
-- VCC))
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((\U1|year\(9) & !\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(9),
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X12_Y17_N22
\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\U1|year\(11) & (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\U1|year\(11) & ((\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) 
-- # (GND)))
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\U1|year\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(11),
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X12_Y17_N24
\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\U1|year\(12) & (\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!\U1|year\(12) & 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\U1|year\(12) & !\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(12),
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X12_Y17_N26
\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\U1|year\(13) & (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!\U1|year\(13) & ((\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) 
-- # (GND)))
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!\U1|year\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(13),
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X12_Y17_N28
\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\U1|year\(14) & (\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\U1|year\(14) & 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\U1|year\(14) & !\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(14),
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X12_Y17_N30
\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X12_Y17_N10
\U1|Div3|auto_generated|divider|divider|StageOut[108]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[108]~127_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[108]~127_combout\);

-- Location: LCCOMB_X12_Y17_N0
\U1|Div3|auto_generated|divider|divider|StageOut[107]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[107]~129_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[107]~129_combout\);

-- Location: LCCOMB_X12_Y17_N14
\U1|Div3|auto_generated|divider|divider|StageOut[106]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[106]~131_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[106]~131_combout\);

-- Location: LCCOMB_X12_Y17_N12
\U1|Div3|auto_generated|divider|divider|StageOut[105]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[105]~133_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[105]~133_combout\);

-- Location: LCCOMB_X11_Y17_N24
\U1|Div3|auto_generated|divider|divider|StageOut[104]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[104]~134_combout\ = (!\U1|year\(10) & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(10),
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[104]~134_combout\);

-- Location: LCCOMB_X12_Y17_N8
\U1|Div3|auto_generated|divider|divider|StageOut[103]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[103]~136_combout\ = (!\U1|year\(9) & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(9),
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[103]~136_combout\);

-- Location: LCCOMB_X11_Y17_N28
\U1|Div3|auto_generated|divider|divider|StageOut[102]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[102]~138_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & !\U1|year\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|year\(8),
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[102]~138_combout\);

-- Location: LCCOMB_X11_Y17_N20
\U1|Div3|auto_generated|divider|divider|StageOut[101]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[101]~140_combout\ = (!\U1|year\(7) & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(7),
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[101]~140_combout\);

-- Location: LCCOMB_X11_Y17_N2
\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\U1|Div3|auto_generated|divider|divider|StageOut[101]~141_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[101]~140_combout\)))
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\U1|Div3|auto_generated|divider|divider|StageOut[101]~141_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[101]~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[101]~141_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[101]~140_combout\,
	datad => VCC,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X11_Y17_N4
\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[102]~139_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[102]~138_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[102]~139_combout\ & 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[102]~138_combout\)))
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\U1|Div3|auto_generated|divider|divider|StageOut[102]~139_combout\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[102]~138_combout\ & 
-- !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[102]~139_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[102]~138_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X11_Y17_N6
\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[103]~137_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[103]~136_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[103]~137_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[103]~136_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[103]~137_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[103]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[103]~137_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[103]~136_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X11_Y17_N8
\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[104]~135_combout\ & (((!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[104]~135_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[104]~134_combout\ & (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[104]~134_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\U1|Div3|auto_generated|divider|divider|StageOut[104]~135_combout\ & !\U1|Div3|auto_generated|divider|divider|StageOut[104]~134_combout\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[104]~135_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[104]~134_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X11_Y17_N10
\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[105]~132_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[105]~133_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[105]~132_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[105]~133_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[105]~132_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[105]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[105]~132_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[105]~133_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X11_Y17_N16
\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ = CARRY((!\U1|Div3|auto_generated|divider|divider|StageOut[108]~126_combout\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[108]~127_combout\ & 
-- !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[108]~126_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[108]~127_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\);

-- Location: LCCOMB_X11_Y17_N18
\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X10_Y17_N8
\U1|Div3|auto_generated|divider|divider|StageOut[119]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[119]~209_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\U1|year\(13)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U1|year\(13),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[119]~209_combout\);

-- Location: LCCOMB_X10_Y6_N4
\U1|Selector105~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector105~0_combout\ = (\U1|Add14~24_combout\ & ((\U1|year[4]~0_combout\) # ((\U1|Selector112~0_combout\ & \U1|Add15~24_combout\)))) # (!\U1|Add14~24_combout\ & (\U1|Selector112~0_combout\ & ((\U1|Add15~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add14~24_combout\,
	datab => \U1|Selector112~0_combout\,
	datac => \U1|year[4]~0_combout\,
	datad => \U1|Add15~24_combout\,
	combout => \U1|Selector105~0_combout\);

-- Location: FF_X14_Y9_N25
\U1|year[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector105~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|year[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|year\(12));

-- Location: LCCOMB_X10_Y17_N22
\U1|Div3|auto_generated|divider|divider|StageOut[118]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[118]~210_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\U1|year\(12)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U1|year\(12),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[118]~210_combout\);

-- Location: LCCOMB_X8_Y17_N10
\U1|Div3|auto_generated|divider|divider|StageOut[117]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[117]~211_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\U1|year\(11))) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U1|year\(11),
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[117]~211_combout\);

-- Location: LCCOMB_X7_Y17_N18
\U1|Div3|auto_generated|divider|divider|StageOut[116]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[116]~145_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[116]~145_combout\);

-- Location: LCCOMB_X7_Y17_N28
\U1|Div3|auto_generated|divider|divider|StageOut[115]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[115]~146_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[115]~146_combout\);

-- Location: LCCOMB_X10_Y17_N4
\U1|Div3|auto_generated|divider|divider|StageOut[114]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[114]~147_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[114]~147_combout\);

-- Location: LCCOMB_X10_Y17_N26
\U1|Div3|auto_generated|divider|divider|StageOut[113]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\);

-- Location: LCCOMB_X10_Y17_N24
\U1|Div3|auto_generated|divider|divider|StageOut[100]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[100]~151_combout\ = (!\U1|year\(6) & \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(6),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[100]~151_combout\);

-- Location: LCCOMB_X10_Y17_N6
\U1|Div3|auto_generated|divider|divider|StageOut[100]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[100]~152_combout\ = (!\U1|year\(6) & !\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(6),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[100]~152_combout\);

-- Location: LCCOMB_X10_Y17_N12
\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[100]~151_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[100]~152_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[100]~151_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[100]~152_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X7_Y17_N20
\U1|Div3|auto_generated|divider|divider|StageOut[112]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[112]~153_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[112]~153_combout\);

-- Location: LCCOMB_X7_Y17_N0
\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\U1|Div3|auto_generated|divider|divider|StageOut[112]~150_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[112]~153_combout\)))
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\U1|Div3|auto_generated|divider|divider|StageOut[112]~150_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[112]~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[112]~150_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[112]~153_combout\,
	datad => VCC,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X7_Y17_N2
\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[113]~148_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[113]~148_combout\ & 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\)))
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY((!\U1|Div3|auto_generated|divider|divider|StageOut[113]~148_combout\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\ & 
-- !\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[113]~148_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X7_Y17_N6
\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[115]~213_combout\ & (((!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[115]~213_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[115]~146_combout\ & (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[115]~146_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\U1|Div3|auto_generated|divider|divider|StageOut[115]~213_combout\ & !\U1|Div3|auto_generated|divider|divider|StageOut[115]~146_combout\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[115]~213_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[115]~146_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X7_Y17_N8
\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[116]~212_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[116]~145_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[116]~212_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[116]~145_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[116]~212_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[116]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[116]~212_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[116]~145_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X7_Y17_N12
\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[118]~143_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[118]~210_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[118]~143_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[118]~210_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[118]~143_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[118]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[118]~143_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[118]~210_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X7_Y17_N14
\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ = CARRY((!\U1|Div3|auto_generated|divider|divider|StageOut[119]~142_combout\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[119]~209_combout\ & 
-- !\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[119]~142_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[119]~209_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\);

-- Location: LCCOMB_X7_Y17_N16
\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\);

-- Location: LCCOMB_X7_Y17_N26
\U1|Div3|auto_generated|divider|divider|StageOut[130]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[130]~154_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[130]~154_combout\);

-- Location: LCCOMB_X8_Y17_N6
\U1|Div3|auto_generated|divider|divider|StageOut[129]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[129]~191_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[117]~211_combout\) # 
-- ((!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[117]~211_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[129]~191_combout\);

-- Location: LCCOMB_X8_Y17_N24
\U1|Div3|auto_generated|divider|divider|StageOut[128]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[128]~156_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[128]~156_combout\);

-- Location: LCCOMB_X6_Y17_N24
\U1|Div3|auto_generated|divider|divider|StageOut[127]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[127]~157_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[127]~157_combout\);

-- Location: LCCOMB_X11_Y17_N26
\U1|Div3|auto_generated|divider|divider|StageOut[114]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[114]~214_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (!\U1|year\(8))) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(8),
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[114]~214_combout\);

-- Location: LCCOMB_X10_Y17_N18
\U1|Div3|auto_generated|divider|divider|StageOut[126]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[126]~194_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[114]~214_combout\) # 
-- ((\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[114]~214_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[126]~194_combout\);

-- Location: LCCOMB_X10_Y17_N28
\U1|Div3|auto_generated|divider|divider|StageOut[125]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[125]~215_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((!\U1|year\(7)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datab => \U1|year\(7),
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[125]~215_combout\);

-- Location: LCCOMB_X7_Y17_N24
\U1|Div3|auto_generated|divider|divider|StageOut[124]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[124]~160_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[124]~160_combout\);

-- Location: LCCOMB_X8_Y17_N26
\U1|Div3|auto_generated|divider|divider|StageOut[99]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[99]~163_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & !\U1|year\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|year\(5),
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[99]~163_combout\);

-- Location: LCCOMB_X8_Y17_N28
\U1|Div3|auto_generated|divider|divider|StageOut[99]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[99]~162_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & !\U1|year\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|year\(5),
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[99]~162_combout\);

-- Location: LCCOMB_X8_Y17_N0
\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[99]~163_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[99]~162_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|StageOut[99]~163_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[99]~162_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X8_Y17_N18
\U1|Div3|auto_generated|divider|divider|StageOut[123]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[123]~217_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((!\U1|year\(5)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|year\(5),
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[123]~217_combout\);

-- Location: LCCOMB_X9_Y17_N8
\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ = (((\U1|Div3|auto_generated|divider|divider|StageOut[123]~165_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[123]~217_combout\)))
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ = CARRY((\U1|Div3|auto_generated|divider|divider|StageOut[123]~165_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[123]~217_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[123]~165_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[123]~217_combout\,
	datad => VCC,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\);

-- Location: LCCOMB_X9_Y17_N10
\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[124]~216_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[124]~160_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[124]~216_combout\ & 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[124]~160_combout\)))
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY((!\U1|Div3|auto_generated|divider|divider|StageOut[124]~216_combout\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[124]~160_combout\ & 
-- !\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[124]~216_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[124]~160_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~1\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: LCCOMB_X9_Y17_N14
\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[126]~158_combout\ & (((!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[126]~158_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[126]~194_combout\ & (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[126]~194_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\) # (GND)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY(((!\U1|Div3|auto_generated|divider|divider|StageOut[126]~158_combout\ & !\U1|Div3|auto_generated|divider|divider|StageOut[126]~194_combout\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[126]~158_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[126]~194_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X9_Y17_N18
\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[128]~192_combout\ & (((!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[128]~192_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[128]~156_combout\ & (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[128]~156_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\) # (GND)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY(((!\U1|Div3|auto_generated|divider|divider|StageOut[128]~192_combout\ & !\U1|Div3|auto_generated|divider|divider|StageOut[128]~156_combout\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[128]~192_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[128]~156_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X9_Y17_N20
\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[129]~155_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[129]~191_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[129]~155_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[129]~191_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[129]~155_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[129]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[129]~155_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[129]~191_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X9_Y17_N22
\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ = CARRY((!\U1|Div3|auto_generated|divider|divider|StageOut[130]~190_combout\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[130]~154_combout\ & 
-- !\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[130]~190_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[130]~154_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\);

-- Location: LCCOMB_X9_Y17_N24
\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ = \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\);

-- Location: LCCOMB_X10_Y13_N8
\U1|Div3|auto_generated|divider|divider|StageOut[141]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[141]~166_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[141]~166_combout\);

-- Location: LCCOMB_X7_Y17_N30
\U1|Div3|auto_generated|divider|divider|StageOut[128]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[128]~192_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[116]~212_combout\) # 
-- ((\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[116]~212_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[128]~192_combout\);

-- Location: LCCOMB_X9_Y17_N30
\U1|Div3|auto_generated|divider|divider|StageOut[140]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[140]~196_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[128]~192_combout\) # 
-- ((!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[128]~192_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[140]~196_combout\);

-- Location: LCCOMB_X8_Y17_N20
\U1|Div3|auto_generated|divider|divider|StageOut[115]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[115]~213_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (!\U1|year\(9))) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U1|year\(9),
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[115]~213_combout\);

-- Location: LCCOMB_X8_Y17_N16
\U1|Div3|auto_generated|divider|divider|StageOut[127]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[127]~193_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[115]~213_combout\) # 
-- ((\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[115]~213_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[127]~193_combout\);

-- Location: LCCOMB_X8_Y17_N4
\U1|Div3|auto_generated|divider|divider|StageOut[139]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[139]~197_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[127]~193_combout\) # 
-- ((!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[127]~193_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[139]~197_combout\);

-- Location: LCCOMB_X10_Y11_N8
\U1|Div3|auto_generated|divider|divider|StageOut[138]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[138]~169_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[138]~169_combout\);

-- Location: LCCOMB_X9_Y17_N28
\U1|Div3|auto_generated|divider|divider|StageOut[137]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[137]~199_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[125]~215_combout\) # 
-- ((!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[125]~215_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[137]~199_combout\);

-- Location: LCCOMB_X13_Y11_N8
\U1|Div3|auto_generated|divider|divider|StageOut[136]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[136]~171_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[136]~171_combout\);

-- Location: LCCOMB_X13_Y11_N26
\U1|Div3|auto_generated|divider|divider|StageOut[135]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[135]~172_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[135]~172_combout\);

-- Location: LCCOMB_X7_Y18_N20
\U1|Div3|auto_generated|divider|divider|StageOut[110]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[110]~175_combout\ = (\U1|year\(4) & !\U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(4),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[110]~175_combout\);

-- Location: LCCOMB_X7_Y18_N18
\U1|Div3|auto_generated|divider|divider|StageOut[110]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[110]~174_combout\ = (\U1|year\(4) & \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(4),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[110]~174_combout\);

-- Location: LCCOMB_X7_Y18_N24
\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[110]~175_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[110]~174_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[110]~175_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[110]~174_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\);

-- Location: LCCOMB_X10_Y16_N18
\U1|Div3|auto_generated|divider|divider|StageOut[134]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[134]~218_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (\U1|year\(4))) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U1|year\(4),
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[134]~218_combout\);

-- Location: LCCOMB_X9_Y11_N14
\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[137]~170_combout\ & (((!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[137]~170_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[137]~199_combout\ & (!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[137]~199_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\) # (GND)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ = CARRY(((!\U1|Div3|auto_generated|divider|divider|StageOut[137]~170_combout\ & !\U1|Div3|auto_generated|divider|divider|StageOut[137]~199_combout\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[137]~170_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[137]~199_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\);

-- Location: LCCOMB_X9_Y11_N16
\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & (((\U1|Div3|auto_generated|divider|divider|StageOut[138]~198_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[138]~169_combout\)))) # (!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & ((((\U1|Div3|auto_generated|divider|divider|StageOut[138]~198_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[138]~169_combout\)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[138]~198_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[138]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[138]~198_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[138]~169_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\);

-- Location: LCCOMB_X9_Y11_N18
\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[139]~168_combout\ & (((!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\)))) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[139]~168_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[139]~197_combout\ & (!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|StageOut[139]~197_combout\ & ((\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\) # (GND)))))
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ = CARRY(((!\U1|Div3|auto_generated|divider|divider|StageOut[139]~168_combout\ & !\U1|Div3|auto_generated|divider|divider|StageOut[139]~197_combout\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[139]~168_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[139]~197_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\);

-- Location: LCCOMB_X9_Y11_N22
\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\ = CARRY((!\U1|Div3|auto_generated|divider|divider|StageOut[141]~195_combout\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[141]~166_combout\ & 
-- !\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[141]~195_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[141]~166_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[9]~13\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\);

-- Location: LCCOMB_X9_Y11_N24
\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ = \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\);

-- Location: LCCOMB_X10_Y13_N12
\U1|Div3|auto_generated|divider|divider|StageOut[152]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[152]~202_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[140]~196_combout\) # 
-- ((!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[140]~196_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[152]~202_combout\);

-- Location: LCCOMB_X9_Y11_N28
\U1|Div3|auto_generated|divider|divider|StageOut[151]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[151]~179_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[151]~179_combout\);

-- Location: LCCOMB_X10_Y11_N0
\U1|Div3|auto_generated|divider|divider|StageOut[150]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[150]~180_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[150]~180_combout\);

-- Location: LCCOMB_X9_Y11_N6
\U1|Div3|auto_generated|divider|divider|StageOut[149]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[149]~181_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[149]~181_combout\);

-- Location: LCCOMB_X10_Y11_N2
\U1|Div3|auto_generated|divider|divider|StageOut[148]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[148]~182_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[148]~182_combout\);

-- Location: LCCOMB_X10_Y11_N4
\U1|Div3|auto_generated|divider|divider|StageOut[147]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[147]~183_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[147]~183_combout\);

-- Location: LCCOMB_X7_Y18_N22
\U1|Div3|auto_generated|divider|divider|StageOut[122]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[122]~176_combout\ = (!\U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[122]~176_combout\);

-- Location: LCCOMB_X7_Y18_N28
\U1|Div3|auto_generated|divider|divider|StageOut[122]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[122]~173_combout\ = (\U1|year\(4) & \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(4),
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[122]~173_combout\);

-- Location: LCCOMB_X7_Y18_N30
\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ = (\U1|Div3|auto_generated|divider|divider|StageOut[122]~176_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[122]~173_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div3|auto_generated|divider|divider|StageOut[122]~176_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|StageOut[122]~173_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\);

-- Location: LCCOMB_X9_Y11_N30
\U1|Div3|auto_generated|divider|divider|StageOut[146]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[146]~208_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[134]~218_combout\) # 
-- ((!\U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|StageOut[134]~218_combout\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[146]~208_combout\);

-- Location: LCCOMB_X13_Y11_N12
\U1|Div3|auto_generated|divider|divider|StageOut[145]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|StageOut[145]~189_combout\ = (\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\ & !\U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\,
	datac => \U1|Div3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Div3|auto_generated|divider|divider|StageOut[145]~189_combout\);

-- Location: LCCOMB_X10_Y11_N14
\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~1_cout\ = CARRY((\U1|Div3|auto_generated|divider|divider|StageOut[145]~219_combout\) # (\U1|Div3|auto_generated|divider|divider|StageOut[145]~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[145]~219_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[145]~189_combout\,
	datad => VCC,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~1_cout\);

-- Location: LCCOMB_X10_Y11_N16
\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~3_cout\ = CARRY((!\U1|Div3|auto_generated|divider|divider|StageOut[146]~184_combout\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[146]~208_combout\ & 
-- !\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[146]~184_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[146]~208_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~1_cout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~3_cout\);

-- Location: LCCOMB_X10_Y11_N18
\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~5_cout\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~3_cout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[147]~207_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[147]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[147]~207_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[147]~183_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~3_cout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~5_cout\);

-- Location: LCCOMB_X10_Y11_N20
\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~7_cout\ = CARRY(((!\U1|Div3|auto_generated|divider|divider|StageOut[148]~206_combout\ & !\U1|Div3|auto_generated|divider|divider|StageOut[148]~182_combout\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[148]~206_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[148]~182_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~5_cout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~7_cout\);

-- Location: LCCOMB_X10_Y11_N22
\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~9_cout\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~7_cout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[149]~205_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[149]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[149]~205_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[149]~181_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~7_cout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~9_cout\);

-- Location: LCCOMB_X10_Y11_N24
\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~11_cout\ = CARRY(((!\U1|Div3|auto_generated|divider|divider|StageOut[150]~204_combout\ & !\U1|Div3|auto_generated|divider|divider|StageOut[150]~180_combout\)) # 
-- (!\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[150]~204_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[150]~180_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~9_cout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~11_cout\);

-- Location: LCCOMB_X10_Y11_N26
\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~13_cout\ = CARRY((!\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~11_cout\ & ((\U1|Div3|auto_generated|divider|divider|StageOut[151]~203_combout\) # 
-- (\U1|Div3|auto_generated|divider|divider|StageOut[151]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[151]~203_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[151]~179_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~11_cout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~13_cout\);

-- Location: LCCOMB_X10_Y11_N28
\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout\ = CARRY((!\U1|Div3|auto_generated|divider|divider|StageOut[152]~178_combout\ & (!\U1|Div3|auto_generated|divider|divider|StageOut[152]~202_combout\ & 
-- !\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div3|auto_generated|divider|divider|StageOut[152]~178_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|StageOut[152]~202_combout\,
	datad => VCC,
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[9]~13_cout\,
	cout => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout\);

-- Location: LCCOMB_X10_Y11_N30
\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ = \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout\,
	combout => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\);

-- Location: LCCOMB_X7_Y8_N30
\U1|one_1[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_1[0]~1_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datac => \U1|one_1[0]~1_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_1[0]~1_combout\);

-- Location: LCCOMB_X7_Y8_N22
\U1|one_1[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[0]~3_combout\ = \U1|one_1[0]~1_combout\ $ (((!\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~7_combout\,
	datab => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datac => \U1|one_1[0]~1_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_1[0]~3_combout\);

-- Location: FF_X7_Y8_N23
\U1|one_1[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_1[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_1[0]~_emulated_q\);

-- Location: LCCOMB_X7_Y8_N20
\U1|one_1[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[0]~2_combout\ = (\rst~input_o\ & (\U1|one_1[0]~1_combout\ $ ((\U1|one_1[0]~_emulated_q\)))) # (!\rst~input_o\ & (((!\U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_1[0]~1_combout\,
	datab => \rst~input_o\,
	datac => \U1|one_1[0]~_emulated_q\,
	datad => \U1|Div3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	combout => \U1|one_1[0]~2_combout\);

-- Location: LCCOMB_X14_Y5_N4
\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \U1|year\(8) $ (GND)
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(!\U1|year\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(8),
	datad => VCC,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X14_Y5_N8
\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\U1|year\(10) & (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC)) # (!\U1|year\(10) & 
-- (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((!\U1|year\(10) & !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(10),
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X14_Y5_N10
\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\U1|year\(11) & (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\U1|year\(11) & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) 
-- # (GND)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\U1|year\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(11),
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X14_Y5_N12
\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\U1|year\(12) & (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!\U1|year\(12) & 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\U1|year\(12) & !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(12),
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X14_Y5_N18
\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X13_Y5_N4
\U1|Mod3|auto_generated|divider|divider|StageOut[108]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[108]~148_combout\ = (\U1|year\(14) & \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(14),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[108]~148_combout\);

-- Location: LCCOMB_X13_Y5_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[107]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[107]~150_combout\ = (\U1|year\(13) & \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(13),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[107]~150_combout\);

-- Location: LCCOMB_X14_Y5_N22
\U1|Mod3|auto_generated|divider|divider|StageOut[106]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[106]~153_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[106]~153_combout\);

-- Location: LCCOMB_X13_Y5_N8
\U1|Mod3|auto_generated|divider|divider|StageOut[105]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[105]~154_combout\ = (\U1|year\(11) & \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(11),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[105]~154_combout\);

-- Location: LCCOMB_X13_Y5_N28
\U1|Mod3|auto_generated|divider|divider|StageOut[104]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[104]~156_combout\ = (!\U1|year\(10) & \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(10),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[104]~156_combout\);

-- Location: LCCOMB_X14_Y5_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[103]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[103]~158_combout\ = (!\U1|year\(9) & \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(9),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[103]~158_combout\);

-- Location: LCCOMB_X14_Y5_N24
\U1|Mod3|auto_generated|divider|divider|StageOut[102]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[102]~161_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[102]~161_combout\);

-- Location: LCCOMB_X13_Y5_N2
\U1|Mod3|auto_generated|divider|divider|StageOut[101]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[101]~162_combout\ = (!\U1|year\(7) & \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(7),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[101]~162_combout\);

-- Location: LCCOMB_X13_Y5_N10
\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\U1|Mod3|auto_generated|divider|divider|StageOut[101]~163_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[101]~162_combout\)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\U1|Mod3|auto_generated|divider|divider|StageOut[101]~163_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[101]~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[101]~163_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[101]~162_combout\,
	datad => VCC,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X13_Y5_N12
\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[102]~160_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[102]~161_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[102]~160_combout\ & 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[102]~161_combout\)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|StageOut[102]~160_combout\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[102]~161_combout\ & 
-- !\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[102]~160_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[102]~161_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X13_Y5_N14
\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[103]~159_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[103]~158_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[103]~159_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[103]~158_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[103]~159_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[103]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[103]~159_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[103]~158_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X13_Y5_N18
\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[105]~155_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[105]~154_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[105]~155_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[105]~154_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[105]~155_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[105]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[105]~155_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[105]~154_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X13_Y5_N20
\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[106]~152_combout\ & (((!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[106]~152_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[106]~153_combout\ & (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[106]~153_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\U1|Mod3|auto_generated|divider|divider|StageOut[106]~152_combout\ & !\U1|Mod3|auto_generated|divider|divider|StageOut[106]~153_combout\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[106]~152_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[106]~153_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X13_Y5_N24
\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|StageOut[108]~149_combout\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[108]~148_combout\ & 
-- !\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[108]~149_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[108]~148_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\);

-- Location: LCCOMB_X13_Y5_N26
\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X12_Y5_N8
\U1|Mod3|auto_generated|divider|divider|StageOut[116]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[116]~253_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (!\U1|year\(10))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U1|year\(10),
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[116]~253_combout\);

-- Location: LCCOMB_X12_Y5_N10
\U1|Mod3|auto_generated|divider|divider|StageOut[115]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[115]~254_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((!\U1|year\(9)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U1|year\(9),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[115]~254_combout\);

-- Location: LCCOMB_X12_Y5_N22
\U1|Mod3|auto_generated|divider|divider|StageOut[114]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[114]~169_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[114]~169_combout\);

-- Location: LCCOMB_X12_Y5_N24
\U1|Mod3|auto_generated|divider|divider|StageOut[113]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[113]~170_combout\ = (!\U1|year\(7) & \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(7),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[113]~170_combout\);

-- Location: LCCOMB_X12_Y5_N16
\U1|Mod3|auto_generated|divider|divider|StageOut[112]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[112]~172_combout\ = (!\U1|year\(6) & \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(6),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[112]~172_combout\);

-- Location: LCCOMB_X11_Y5_N6
\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\U1|Mod3|auto_generated|divider|divider|StageOut[112]~175_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[112]~172_combout\)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\U1|Mod3|auto_generated|divider|divider|StageOut[112]~175_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[112]~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[112]~175_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[112]~172_combout\,
	datad => VCC,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X11_Y5_N8
\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[113]~171_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[113]~170_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[113]~171_combout\ & 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[113]~170_combout\)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|StageOut[113]~171_combout\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[113]~170_combout\ & 
-- !\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[113]~171_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[113]~170_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X11_Y5_N12
\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[115]~168_combout\ & (((!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[115]~168_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[115]~254_combout\ & (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[115]~254_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\U1|Mod3|auto_generated|divider|divider|StageOut[115]~168_combout\ & !\U1|Mod3|auto_generated|divider|divider|StageOut[115]~254_combout\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[115]~168_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[115]~254_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X11_Y5_N14
\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[116]~167_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[116]~253_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[116]~167_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[116]~253_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[116]~167_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[116]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[116]~167_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[116]~253_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X11_Y5_N24
\U1|Mod3|auto_generated|divider|divider|StageOut[119]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[119]~250_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\U1|year\(13)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datab => \U1|year\(13),
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[119]~250_combout\);

-- Location: LCCOMB_X11_Y5_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[118]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[118]~165_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[118]~165_combout\);

-- Location: LCCOMB_X11_Y5_N2
\U1|Mod3|auto_generated|divider|divider|StageOut[117]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[117]~166_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[117]~166_combout\);

-- Location: LCCOMB_X11_Y5_N18
\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[118]~251_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[118]~165_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[118]~251_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[118]~165_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[118]~251_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[118]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[118]~251_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[118]~165_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X11_Y5_N20
\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|StageOut[119]~164_combout\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[119]~250_combout\ & 
-- !\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[119]~164_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[119]~250_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\);

-- Location: LCCOMB_X11_Y5_N22
\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\);

-- Location: LCCOMB_X11_Y5_N28
\U1|Mod3|auto_generated|divider|divider|StageOut[130]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[130]~176_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[130]~176_combout\);

-- Location: LCCOMB_X14_Y5_N26
\U1|Mod3|auto_generated|divider|divider|StageOut[117]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[117]~252_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\U1|year\(11))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(11),
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[117]~252_combout\);

-- Location: LCCOMB_X11_Y4_N4
\U1|Mod3|auto_generated|divider|divider|StageOut[129]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[129]~225_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[117]~252_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[117]~252_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[129]~225_combout\);

-- Location: LCCOMB_X11_Y4_N2
\U1|Mod3|auto_generated|divider|divider|StageOut[128]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[128]~226_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[116]~253_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[116]~253_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[128]~226_combout\);

-- Location: LCCOMB_X12_Y5_N28
\U1|Mod3|auto_generated|divider|divider|StageOut[127]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[127]~227_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[115]~254_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[115]~254_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[127]~227_combout\);

-- Location: LCCOMB_X12_Y5_N30
\U1|Mod3|auto_generated|divider|divider|StageOut[126]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[126]~228_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[114]~255_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[114]~255_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[126]~228_combout\);

-- Location: LCCOMB_X10_Y4_N30
\U1|Mod3|auto_generated|divider|divider|StageOut[125]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[125]~181_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[125]~181_combout\);

-- Location: LCCOMB_X14_Y4_N4
\U1|Mod3|auto_generated|divider|divider|StageOut[100]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[100]~174_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & !\U1|year\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|year\(6),
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[100]~174_combout\);

-- Location: LCCOMB_X14_Y4_N18
\U1|Mod3|auto_generated|divider|divider|StageOut[100]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[100]~173_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & !\U1|year\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U1|year\(6),
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[100]~173_combout\);

-- Location: LCCOMB_X14_Y4_N24
\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[100]~174_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[100]~173_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[100]~174_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[100]~173_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X14_Y4_N26
\U1|Mod3|auto_generated|divider|divider|StageOut[124]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[124]~257_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (!\U1|year\(6))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(6),
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[124]~257_combout\);

-- Location: LCCOMB_X12_Y4_N4
\U1|Mod3|auto_generated|divider|divider|StageOut[99]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[99]~185_combout\ = (!\U1|year\(5) & !\U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(5),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[99]~185_combout\);

-- Location: LCCOMB_X12_Y4_N10
\U1|Mod3|auto_generated|divider|divider|StageOut[99]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\ = (!\U1|year\(5) & \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(5),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\);

-- Location: LCCOMB_X12_Y4_N8
\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[99]~185_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[99]~185_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[99]~184_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X12_Y4_N30
\U1|Mod3|auto_generated|divider|divider|StageOut[111]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[111]~186_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[111]~186_combout\);

-- Location: LCCOMB_X12_Y4_N28
\U1|Mod3|auto_generated|divider|divider|StageOut[111]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[111]~183_combout\ = (!\U1|year\(5) & \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(5),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[111]~183_combout\);

-- Location: LCCOMB_X12_Y4_N18
\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[111]~186_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[111]~183_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[111]~186_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[111]~183_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\);

-- Location: LCCOMB_X11_Y4_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[123]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[123]~187_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[123]~187_combout\);

-- Location: LCCOMB_X11_Y4_N18
\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[125]~256_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[125]~181_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[125]~256_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[125]~181_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[125]~256_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[125]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[125]~256_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[125]~181_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X11_Y4_N22
\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[127]~179_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[127]~227_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[127]~179_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[127]~227_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[127]~179_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[127]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[127]~179_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[127]~227_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X11_Y4_N26
\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[129]~177_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[129]~225_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[129]~177_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[129]~225_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[129]~177_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[129]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[129]~177_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[129]~225_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X11_Y4_N28
\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|StageOut[130]~224_combout\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[130]~176_combout\ & 
-- !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[130]~224_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[130]~176_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\);

-- Location: LCCOMB_X11_Y4_N30
\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ = \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\);

-- Location: LCCOMB_X11_Y4_N8
\U1|Mod3|auto_generated|divider|divider|StageOut[140]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[140]~230_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[128]~226_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[128]~226_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[140]~230_combout\);

-- Location: LCCOMB_X13_Y4_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[139]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[139]~190_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[139]~190_combout\);

-- Location: LCCOMB_X12_Y4_N22
\U1|Mod3|auto_generated|divider|divider|StageOut[138]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[138]~232_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[126]~228_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[126]~228_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[138]~232_combout\);

-- Location: LCCOMB_X14_Y4_N12
\U1|Mod3|auto_generated|divider|divider|StageOut[137]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[137]~192_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[137]~192_combout\);

-- Location: LCCOMB_X14_Y4_N14
\U1|Mod3|auto_generated|divider|divider|StageOut[136]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[136]~234_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[124]~257_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[124]~257_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[136]~234_combout\);

-- Location: LCCOMB_X12_Y4_N20
\U1|Mod3|auto_generated|divider|divider|StageOut[135]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[135]~194_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[135]~194_combout\);

-- Location: LCCOMB_X14_Y4_N22
\U1|Mod3|auto_generated|divider|divider|StageOut[110]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[110]~196_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U1|year\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U1|year\(4),
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[110]~196_combout\);

-- Location: LCCOMB_X10_Y4_N18
\U1|Mod3|auto_generated|divider|divider|StageOut[110]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[110]~197_combout\ = (\U1|year\(4) & !\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(4),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[110]~197_combout\);

-- Location: LCCOMB_X10_Y4_N8
\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[110]~196_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[110]~197_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[110]~196_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[110]~197_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\);

-- Location: LCCOMB_X10_Y4_N4
\U1|Mod3|auto_generated|divider|divider|StageOut[122]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[122]~198_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[122]~198_combout\);

-- Location: LCCOMB_X10_Y4_N24
\U1|Mod3|auto_generated|divider|divider|StageOut[122]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[122]~195_combout\ = (\U1|year\(4) & \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(4),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[122]~195_combout\);

-- Location: LCCOMB_X10_Y4_N10
\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[122]~198_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[122]~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[122]~198_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[122]~195_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\);

-- Location: LCCOMB_X10_Y4_N22
\U1|Mod3|auto_generated|divider|divider|StageOut[134]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[134]~199_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[134]~199_combout\);

-- Location: LCCOMB_X13_Y4_N14
\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ = (((\U1|Mod3|auto_generated|divider|divider|StageOut[134]~259_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[134]~199_combout\)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ = CARRY((\U1|Mod3|auto_generated|divider|divider|StageOut[134]~259_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[134]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[134]~259_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[134]~199_combout\,
	datad => VCC,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\);

-- Location: LCCOMB_X13_Y4_N16
\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[135]~235_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[135]~194_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[135]~235_combout\ & 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[135]~194_combout\)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|StageOut[135]~235_combout\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[135]~194_combout\ & 
-- !\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[135]~235_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[135]~194_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~1\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\);

-- Location: LCCOMB_X13_Y4_N18
\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[136]~193_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[136]~234_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[136]~193_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[136]~234_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[136]~193_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[136]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[136]~193_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[136]~234_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~3\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\);

-- Location: LCCOMB_X13_Y4_N20
\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[137]~233_combout\ & (((!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[137]~233_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[137]~192_combout\ & (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[137]~192_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\) # (GND)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ = CARRY(((!\U1|Mod3|auto_generated|divider|divider|StageOut[137]~233_combout\ & !\U1|Mod3|auto_generated|divider|divider|StageOut[137]~192_combout\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[137]~233_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[137]~192_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~5\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\);

-- Location: LCCOMB_X13_Y4_N22
\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[138]~191_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[138]~232_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[138]~191_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[138]~232_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[138]~191_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[138]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[138]~191_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[138]~232_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~7\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\);

-- Location: LCCOMB_X13_Y4_N24
\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[139]~231_combout\ & (((!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[139]~231_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[139]~190_combout\ & (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[139]~190_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\) # (GND)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ = CARRY(((!\U1|Mod3|auto_generated|divider|divider|StageOut[139]~231_combout\ & !\U1|Mod3|auto_generated|divider|divider|StageOut[139]~190_combout\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[139]~231_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[139]~190_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~9\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\);

-- Location: LCCOMB_X13_Y4_N26
\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[140]~189_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[140]~230_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[140]~189_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[140]~230_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[140]~189_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[140]~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[140]~189_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[140]~230_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~11\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~13\);

-- Location: LCCOMB_X13_Y4_N10
\U1|Mod3|auto_generated|divider|divider|StageOut[152]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[152]~200_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[152]~200_combout\);

-- Location: LCCOMB_X12_Y4_N24
\U1|Mod3|auto_generated|divider|divider|StageOut[141]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[141]~188_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[141]~188_combout\);

-- Location: LCCOMB_X13_Y4_N28
\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|StageOut[141]~229_combout\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[141]~188_combout\ & 
-- !\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[141]~229_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[141]~188_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[9]~13\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\);

-- Location: LCCOMB_X13_Y4_N30
\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ = \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\);

-- Location: LCCOMB_X13_Y4_N4
\U1|Mod3|auto_generated|divider|divider|StageOut[151]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[151]~201_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[151]~201_combout\);

-- Location: LCCOMB_X9_Y4_N8
\U1|Mod3|auto_generated|divider|divider|StageOut[150]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[150]~202_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[150]~202_combout\);

-- Location: LCCOMB_X14_Y4_N28
\U1|Mod3|auto_generated|divider|divider|StageOut[125]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[125]~256_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (!\U1|year\(7))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U1|year\(7),
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[125]~256_combout\);

-- Location: LCCOMB_X14_Y4_N20
\U1|Mod3|auto_generated|divider|divider|StageOut[137]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[137]~233_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[125]~256_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[125]~256_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[137]~233_combout\);

-- Location: LCCOMB_X14_Y4_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[149]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[149]~239_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[137]~233_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[137]~233_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[149]~239_combout\);

-- Location: LCCOMB_X10_Y4_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[148]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[148]~204_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[148]~204_combout\);

-- Location: LCCOMB_X9_Y4_N2
\U1|Mod3|auto_generated|divider|divider|StageOut[147]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[147]~205_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[147]~205_combout\);

-- Location: LCCOMB_X9_Y4_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[146]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[146]~206_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[146]~206_combout\);

-- Location: LCCOMB_X5_Y4_N8
\U1|Mod3|auto_generated|divider|divider|StageOut[121]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[121]~209_combout\ = (\U1|year\(3) & !\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(3),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[121]~209_combout\);

-- Location: LCCOMB_X5_Y4_N10
\U1|Mod3|auto_generated|divider|divider|StageOut[121]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\ = (\U1|year\(3) & \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(3),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\);

-- Location: LCCOMB_X5_Y4_N4
\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[121]~209_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[121]~209_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[121]~208_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\);

-- Location: LCCOMB_X5_Y4_N26
\U1|Mod3|auto_generated|divider|divider|StageOut[133]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[133]~210_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[133]~210_combout\);

-- Location: LCCOMB_X5_Y4_N24
\U1|Mod3|auto_generated|divider|divider|StageOut[133]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[133]~207_combout\ = (\U1|year\(3) & \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(3),
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[133]~207_combout\);

-- Location: LCCOMB_X5_Y4_N2
\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[133]~210_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[133]~207_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[133]~210_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[133]~207_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\);

-- Location: LCCOMB_X5_Y4_N28
\U1|Mod3|auto_generated|divider|divider|StageOut[145]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[145]~211_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[145]~211_combout\);

-- Location: LCCOMB_X9_Y4_N12
\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\ = (((\U1|Mod3|auto_generated|divider|divider|StageOut[145]~260_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[145]~211_combout\)))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~1\ = CARRY((\U1|Mod3|auto_generated|divider|divider|StageOut[145]~260_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[145]~211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[145]~260_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[145]~211_combout\,
	datad => VCC,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~1\);

-- Location: LCCOMB_X9_Y4_N16
\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~3\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[147]~241_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[147]~205_combout\)))) # (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~3\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[147]~241_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[147]~205_combout\)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~5\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~3\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[147]~241_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[147]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[147]~241_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[147]~205_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~3\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~5\);

-- Location: LCCOMB_X9_Y4_N18
\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[148]~240_combout\ & (((!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~5\)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[148]~240_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[148]~204_combout\ & (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~5\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[148]~204_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~5\) # (GND)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~7\ = CARRY(((!\U1|Mod3|auto_generated|divider|divider|StageOut[148]~240_combout\ & !\U1|Mod3|auto_generated|divider|divider|StageOut[148]~204_combout\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[148]~240_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[148]~204_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~5\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~7\);

-- Location: LCCOMB_X9_Y4_N22
\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[150]~238_combout\ & (((!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~9\)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[150]~238_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[150]~202_combout\ & (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~9\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[150]~202_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~9\) # (GND)))))
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~11\ = CARRY(((!\U1|Mod3|auto_generated|divider|divider|StageOut[150]~238_combout\ & !\U1|Mod3|auto_generated|divider|divider|StageOut[150]~202_combout\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[150]~238_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[150]~202_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[7]~9\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~11\);

-- Location: LCCOMB_X9_Y4_N26
\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout\ = CARRY((!\U1|Mod3|auto_generated|divider|divider|StageOut[152]~236_combout\ & (!\U1|Mod3|auto_generated|divider|divider|StageOut[152]~200_combout\ & 
-- !\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[152]~236_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[152]~200_combout\,
	datad => VCC,
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[9]~13\,
	cout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout\);

-- Location: LCCOMB_X9_Y4_N28
\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ = \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[10]~15_cout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\);

-- Location: LCCOMB_X8_Y5_N8
\U1|Mod3|auto_generated|divider|divider|StageOut[161]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[161]~245_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[149]~239_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[149]~239_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[161]~245_combout\);

-- Location: LCCOMB_X14_Y4_N30
\U1|Mod3|auto_generated|divider|divider|StageOut[148]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[148]~240_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[136]~234_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[136]~234_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[148]~240_combout\);

-- Location: LCCOMB_X9_Y4_N10
\U1|Mod3|auto_generated|divider|divider|StageOut[160]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[160]~246_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[148]~240_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[148]~240_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[160]~246_combout\);

-- Location: LCCOMB_X12_Y4_N12
\U1|Mod3|auto_generated|divider|divider|StageOut[135]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[135]~235_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[123]~258_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[123]~258_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[135]~235_combout\);

-- Location: LCCOMB_X12_Y4_N16
\U1|Mod3|auto_generated|divider|divider|StageOut[147]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[147]~241_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[135]~235_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[135]~235_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[147]~241_combout\);

-- Location: LCCOMB_X8_Y4_N24
\U1|Mod3|auto_generated|divider|divider|StageOut[159]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[159]~247_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[147]~241_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[147]~241_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[159]~247_combout\);

-- Location: LCCOMB_X8_Y4_N12
\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\U1|Mod3|auto_generated|divider|divider|StageOut[159]~216_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[159]~247_combout\)))
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\U1|Mod3|auto_generated|divider|divider|StageOut[159]~216_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[159]~247_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[159]~216_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[159]~247_combout\,
	datad => VCC,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X8_Y4_N16
\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[161]~214_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[161]~245_combout\))))) # (!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[161]~214_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|StageOut[161]~245_combout\) # (GND))))
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U1|Mod3|auto_generated|divider|divider|StageOut[161]~214_combout\) # ((\U1|Mod3|auto_generated|divider|divider|StageOut[161]~245_combout\) # 
-- (!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[161]~214_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[161]~245_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X13_Y4_N6
\U1|Mod3|auto_generated|divider|divider|StageOut[139]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[139]~231_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[127]~227_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[127]~227_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[139]~231_combout\);

-- Location: LCCOMB_X13_Y4_N8
\U1|Mod3|auto_generated|divider|divider|StageOut[151]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[151]~237_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[139]~231_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[139]~231_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[151]~237_combout\);

-- Location: LCCOMB_X8_Y4_N8
\U1|Mod3|auto_generated|divider|divider|StageOut[163]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[163]~243_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[151]~237_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[151]~237_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[163]~243_combout\);

-- Location: LCCOMB_X8_Y4_N28
\U1|Mod3|auto_generated|divider|divider|StageOut[162]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[162]~213_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[162]~213_combout\);

-- Location: LCCOMB_X8_Y4_N18
\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[162]~244_combout\ & (((!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[162]~244_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[162]~213_combout\ & (!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\U1|Mod3|auto_generated|divider|divider|StageOut[162]~213_combout\ & ((\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\U1|Mod3|auto_generated|divider|divider|StageOut[162]~244_combout\ & !\U1|Mod3|auto_generated|divider|divider|StageOut[162]~213_combout\)) # 
-- (!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[162]~244_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[162]~213_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X8_Y4_N20
\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & (((\U1|Mod3|auto_generated|divider|divider|StageOut[163]~212_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[163]~243_combout\)))) # (!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((((\U1|Mod3|auto_generated|divider|divider|StageOut[163]~212_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[163]~243_combout\)))))
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[163]~212_combout\) # 
-- (\U1|Mod3|auto_generated|divider|divider|StageOut[163]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[163]~212_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[163]~243_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X8_Y4_N22
\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X7_Y4_N24
\U1|Div4|auto_generated|divider|divider|StageOut[52]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[52]~42_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[52]~42_combout\);

-- Location: LCCOMB_X7_Y5_N28
\U1|Div4|auto_generated|divider|divider|StageOut[51]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[51]~63_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[160]~246_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|StageOut[160]~246_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[51]~63_combout\);

-- Location: LCCOMB_X7_Y4_N20
\U1|Div4|auto_generated|divider|divider|StageOut[50]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[50]~64_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[159]~247_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[159]~247_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[50]~64_combout\);

-- Location: LCCOMB_X10_Y4_N14
\U1|Mod3|auto_generated|divider|divider|StageOut[158]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[158]~217_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[158]~217_combout\);

-- Location: LCCOMB_X10_Y4_N2
\U1|Mod3|auto_generated|divider|divider|StageOut[134]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[134]~259_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (\U1|year\(4))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U1|year\(4),
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[134]~259_combout\);

-- Location: LCCOMB_X10_Y4_N6
\U1|Mod3|auto_generated|divider|divider|StageOut[146]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[146]~242_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[134]~259_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[134]~259_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[146]~242_combout\);

-- Location: LCCOMB_X10_Y4_N16
\U1|Mod3|auto_generated|divider|divider|StageOut[158]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[158]~248_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[146]~242_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[146]~242_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[158]~248_combout\);

-- Location: LCCOMB_X10_Y4_N20
\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[158]~217_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[158]~248_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[158]~217_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[158]~248_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X10_Y4_N12
\U1|Div4|auto_generated|divider|divider|StageOut[49]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[49]~45_combout\ = (!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[49]~45_combout\);

-- Location: LCCOMB_X7_Y4_N4
\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\U1|Div4|auto_generated|divider|divider|StageOut[49]~65_combout\) # (\U1|Div4|auto_generated|divider|divider|StageOut[49]~45_combout\)))
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\U1|Div4|auto_generated|divider|divider|StageOut[49]~65_combout\) # (\U1|Div4|auto_generated|divider|divider|StageOut[49]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[49]~65_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[49]~45_combout\,
	datad => VCC,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X7_Y4_N8
\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\U1|Div4|auto_generated|divider|divider|StageOut[51]~43_combout\) # 
-- (\U1|Div4|auto_generated|divider|divider|StageOut[51]~63_combout\))))) # (!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[51]~43_combout\) # 
-- ((\U1|Div4|auto_generated|divider|divider|StageOut[51]~63_combout\) # (GND))))
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\U1|Div4|auto_generated|divider|divider|StageOut[51]~43_combout\) # ((\U1|Div4|auto_generated|divider|divider|StageOut[51]~63_combout\) # 
-- (!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[51]~43_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[51]~63_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X7_Y4_N10
\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\U1|Div4|auto_generated|divider|divider|StageOut[52]~62_combout\ & (((!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\U1|Div4|auto_generated|divider|divider|StageOut[52]~62_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[52]~42_combout\ & (!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\U1|Div4|auto_generated|divider|divider|StageOut[52]~42_combout\ & ((\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\U1|Div4|auto_generated|divider|divider|StageOut[52]~62_combout\ & !\U1|Div4|auto_generated|divider|divider|StageOut[52]~42_combout\)) # 
-- (!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[52]~62_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[52]~42_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X8_Y4_N10
\U1|Div4|auto_generated|divider|divider|StageOut[54]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[54]~40_combout\ = (!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[54]~40_combout\);

-- Location: LCCOMB_X8_Y4_N0
\U1|Div4|auto_generated|divider|divider|StageOut[53]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[53]~41_combout\ = (!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[53]~41_combout\);

-- Location: LCCOMB_X7_Y4_N12
\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\U1|Div4|auto_generated|divider|divider|StageOut[53]~61_combout\) # 
-- (\U1|Div4|auto_generated|divider|divider|StageOut[53]~41_combout\)))) # (!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\U1|Div4|auto_generated|divider|divider|StageOut[53]~61_combout\) # 
-- (\U1|Div4|auto_generated|divider|divider|StageOut[53]~41_combout\)))))
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[53]~61_combout\) # 
-- (\U1|Div4|auto_generated|divider|divider|StageOut[53]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[53]~61_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[53]~41_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X7_Y4_N14
\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\U1|Div4|auto_generated|divider|divider|StageOut[54]~60_combout\ & (!\U1|Div4|auto_generated|divider|divider|StageOut[54]~40_combout\ & 
-- !\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[54]~60_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[54]~40_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X7_Y4_N16
\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X6_Y4_N8
\U1|Div4|auto_generated|divider|divider|StageOut[61]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[61]~47_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[61]~47_combout\);

-- Location: LCCOMB_X7_Y4_N28
\U1|Div4|auto_generated|divider|divider|StageOut[60]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[60]~48_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[60]~48_combout\);

-- Location: LCCOMB_X7_Y4_N0
\U1|Div4|auto_generated|divider|divider|StageOut[59]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[59]~69_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[50]~64_combout\) # 
-- ((!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[50]~64_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[59]~69_combout\);

-- Location: LCCOMB_X10_Y4_N28
\U1|Div4|auto_generated|divider|divider|StageOut[58]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[58]~70_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[49]~65_combout\) # 
-- ((\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[49]~65_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[58]~70_combout\);

-- Location: LCCOMB_X5_Y4_N14
\U1|Mod3|auto_generated|divider|divider|StageOut[145]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[145]~260_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & (\U1|year\(3))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U1|year\(3),
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~20_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[145]~260_combout\);

-- Location: LCCOMB_X5_Y4_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[157]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[157]~249_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[145]~260_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[145]~260_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~18_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[157]~249_combout\);

-- Location: LCCOMB_X5_Y4_N22
\U1|Div4|auto_generated|divider|divider|StageOut[48]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[48]~71_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[157]~249_combout\) # 
-- ((!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[157]~249_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[48]~71_combout\);

-- Location: LCCOMB_X5_Y4_N20
\U1|Div4|auto_generated|divider|divider|StageOut[48]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[48]~51_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[48]~51_combout\);

-- Location: LCCOMB_X5_Y4_N18
\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\U1|Div4|auto_generated|divider|divider|StageOut[48]~71_combout\) # (\U1|Div4|auto_generated|divider|divider|StageOut[48]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|StageOut[48]~71_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|StageOut[48]~51_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X5_Y4_N6
\U1|Div4|auto_generated|divider|divider|StageOut[57]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[57]~52_combout\ = (!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[57]~52_combout\);

-- Location: LCCOMB_X6_Y4_N22
\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U1|Div4|auto_generated|divider|divider|StageOut[60]~68_combout\ & (((!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\U1|Div4|auto_generated|divider|divider|StageOut[60]~68_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[60]~48_combout\ & (!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\U1|Div4|auto_generated|divider|divider|StageOut[60]~48_combout\ & ((\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\U1|Div4|auto_generated|divider|divider|StageOut[60]~68_combout\ & !\U1|Div4|auto_generated|divider|divider|StageOut[60]~48_combout\)) # 
-- (!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[60]~68_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[60]~48_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X6_Y4_N24
\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\U1|Div4|auto_generated|divider|divider|StageOut[61]~67_combout\) # 
-- (\U1|Div4|auto_generated|divider|divider|StageOut[61]~47_combout\)))) # (!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\U1|Div4|auto_generated|divider|divider|StageOut[61]~67_combout\) # 
-- (\U1|Div4|auto_generated|divider|divider|StageOut[61]~47_combout\)))))
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[61]~67_combout\) # 
-- (\U1|Div4|auto_generated|divider|divider|StageOut[61]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[61]~67_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[61]~47_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X7_Y4_N18
\U1|Div4|auto_generated|divider|divider|StageOut[62]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[62]~46_combout\ = (!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[62]~46_combout\);

-- Location: LCCOMB_X6_Y4_N26
\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\U1|Div4|auto_generated|divider|divider|StageOut[62]~66_combout\ & (!\U1|Div4|auto_generated|divider|divider|StageOut[62]~46_combout\ & 
-- !\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[62]~66_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[62]~46_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X6_Y4_N28
\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X6_Y4_N10
\U1|Div4|auto_generated|divider|divider|StageOut[70]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[70]~53_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[70]~53_combout\);

-- Location: LCCOMB_X6_Y4_N4
\U1|Div4|auto_generated|divider|divider|StageOut[69]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[69]~54_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[69]~54_combout\);

-- Location: LCCOMB_X7_Y4_N22
\U1|Div4|auto_generated|divider|divider|StageOut[68]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[68]~75_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[59]~69_combout\) # 
-- ((\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|StageOut[59]~69_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[68]~75_combout\);

-- Location: LCCOMB_X6_Y8_N4
\U1|Div4|auto_generated|divider|divider|StageOut[67]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[67]~76_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[58]~70_combout\) # 
-- ((!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[58]~70_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[67]~76_combout\);

-- Location: LCCOMB_X6_Y8_N28
\U1|Div4|auto_generated|divider|divider|StageOut[66]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[66]~77_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[57]~72_combout\) # 
-- ((\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[57]~72_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[66]~77_combout\);

-- Location: LCCOMB_X8_Y5_N26
\U1|Mod3|auto_generated|divider|divider|StageOut[132]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[132]~221_combout\ = (\U1|year\(2) & !\U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(2),
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[132]~221_combout\);

-- Location: LCCOMB_X8_Y5_N0
\U1|Mod3|auto_generated|divider|divider|StageOut[132]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[132]~220_combout\ = (\U1|year\(2) & \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(2),
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[132]~220_combout\);

-- Location: LCCOMB_X8_Y5_N16
\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[132]~221_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[132]~220_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[132]~221_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[132]~220_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout\);

-- Location: LCCOMB_X8_Y5_N4
\U1|Mod3|auto_generated|divider|divider|StageOut[156]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\ = (\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & (\U1|year\(2))) # 
-- (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(2),
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\);

-- Location: LCCOMB_X8_Y5_N24
\U1|Mod3|auto_generated|divider|divider|StageOut[144]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[144]~222_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~20_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[144]~222_combout\);

-- Location: LCCOMB_X8_Y5_N2
\U1|Mod3|auto_generated|divider|divider|StageOut[144]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[144]~219_combout\ = (\U1|year\(2) & \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(2),
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[144]~219_combout\);

-- Location: LCCOMB_X8_Y5_N6
\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[144]~222_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[144]~219_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod3|auto_generated|divider|divider|StageOut[144]~222_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[144]~219_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\);

-- Location: LCCOMB_X8_Y5_N10
\U1|Mod3|auto_generated|divider|divider|StageOut[156]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod3|auto_generated|divider|divider|StageOut[156]~223_combout\ = (!\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\,
	combout => \U1|Mod3|auto_generated|divider|divider|StageOut[156]~223_combout\);

-- Location: LCCOMB_X8_Y5_N20
\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\U1|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\) # (\U1|Mod3|auto_generated|divider|divider|StageOut[156]~223_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[156]~223_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X7_Y5_N8
\U1|Div4|auto_generated|divider|divider|StageOut[56]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[56]~78_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\) # 
-- ((\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\ & !\U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~18_combout\,
	datab => \U1|Mod3|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U1|Mod3|auto_generated|divider|divider|StageOut[156]~261_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[56]~78_combout\);

-- Location: LCCOMB_X7_Y8_N24
\U1|Div4|auto_generated|divider|divider|StageOut[65]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|StageOut[65]~79_combout\ = (\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[56]~78_combout\) # 
-- ((!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \U1|Div4|auto_generated|divider|divider|StageOut[56]~78_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Div4|auto_generated|divider|divider|StageOut[65]~79_combout\);

-- Location: LCCOMB_X6_Y8_N14
\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\ = CARRY((\U1|Div4|auto_generated|divider|divider|StageOut[65]~59_combout\) # (\U1|Div4|auto_generated|divider|divider|StageOut[65]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[65]~59_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[65]~79_combout\,
	datad => VCC,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\);

-- Location: LCCOMB_X6_Y8_N16
\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\ = CARRY((!\U1|Div4|auto_generated|divider|divider|StageOut[66]~57_combout\ & (!\U1|Div4|auto_generated|divider|divider|StageOut[66]~77_combout\ & 
-- !\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[66]~57_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[66]~77_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\);

-- Location: LCCOMB_X6_Y8_N18
\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\ = CARRY((\U1|Div4|auto_generated|divider|divider|StageOut[67]~56_combout\) # ((\U1|Div4|auto_generated|divider|divider|StageOut[67]~76_combout\) # 
-- (!\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[67]~56_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[67]~76_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\);

-- Location: LCCOMB_X6_Y8_N20
\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ = CARRY(((!\U1|Div4|auto_generated|divider|divider|StageOut[68]~55_combout\ & !\U1|Div4|auto_generated|divider|divider|StageOut[68]~75_combout\)) # 
-- (!\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[68]~55_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[68]~75_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\);

-- Location: LCCOMB_X6_Y8_N22
\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ = CARRY((!\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\ & ((\U1|Div4|auto_generated|divider|divider|StageOut[69]~74_combout\) # 
-- (\U1|Div4|auto_generated|divider|divider|StageOut[69]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[69]~74_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[69]~54_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\);

-- Location: LCCOMB_X6_Y8_N24
\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\U1|Div4|auto_generated|divider|divider|StageOut[70]~73_combout\ & (!\U1|Div4|auto_generated|divider|divider|StageOut[70]~53_combout\ & 
-- !\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|StageOut[70]~73_combout\,
	datab => \U1|Div4|auto_generated|divider|divider|StageOut[70]~53_combout\,
	datad => VCC,
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\,
	cout => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X6_Y8_N26
\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X6_Y8_N2
\U1|one_2[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_2[0]~1_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|one_2[0]~1_combout\,
	combout => \U1|one_2[0]~1_combout\);

-- Location: LCCOMB_X7_Y8_N14
\U1|one_2[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[0]~2_combout\ = (\rst~input_o\ & (\U1|one_2[0]~_emulated_q\ $ (((\U1|one_2[0]~1_combout\))))) # (!\rst~input_o\ & (((!\U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_2[0]~_emulated_q\,
	datab => \rst~input_o\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U1|one_2[0]~1_combout\,
	combout => \U1|one_2[0]~2_combout\);

-- Location: LCCOMB_X7_Y8_N16
\U1|Selector126~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~11_combout\ = (\U1|next.data1~q\ & ((\U1|one_2[0]~2_combout\) # ((\U1|one_1[0]~2_combout\ & \U1|next.data0~q\)))) # (!\U1|next.data1~q\ & (\U1|one_1[0]~2_combout\ & ((\U1|next.data0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data1~q\,
	datab => \U1|one_1[0]~2_combout\,
	datac => \U1|one_2[0]~2_combout\,
	datad => \U1|next.data0~q\,
	combout => \U1|Selector126~11_combout\);

-- Location: LCCOMB_X14_Y9_N12
\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U1|year\(11) & (\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\U1|year\(11) & 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\U1|year\(11) & !\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(11),
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X14_Y9_N14
\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\U1|year\(12) & ((GND) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\U1|year\(12) & 
-- (\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U1|year\(12)) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(12),
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X14_Y9_N20
\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X14_Y9_N4
\U1|Mod4|auto_generated|divider|divider|StageOut[53]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[53]~164_combout\ = (\U1|year\(13) & \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(13),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[53]~164_combout\);

-- Location: LCCOMB_X14_Y9_N28
\U1|Mod4|auto_generated|divider|divider|StageOut[52]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[52]~166_combout\ = (\U1|year\(12) & \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(12),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[52]~166_combout\);

-- Location: LCCOMB_X14_Y9_N30
\U1|Mod4|auto_generated|divider|divider|StageOut[51]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[51]~169_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[51]~169_combout\);

-- Location: LCCOMB_X14_Y9_N26
\U1|Mod4|auto_generated|divider|divider|StageOut[50]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[50]~171_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[50]~171_combout\);

-- Location: LCCOMB_X19_Y9_N24
\U1|Mod4|auto_generated|divider|divider|StageOut[49]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[49]~172_combout\ = (!\U1|year\(9) & \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(9),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[49]~172_combout\);

-- Location: LCCOMB_X19_Y9_N0
\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\U1|Mod4|auto_generated|divider|divider|StageOut[49]~173_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[49]~172_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[49]~173_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[49]~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[49]~173_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[49]~172_combout\,
	datad => VCC,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X19_Y9_N2
\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[50]~170_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[50]~171_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[50]~170_combout\ & 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[50]~171_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[50]~170_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[50]~171_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[50]~170_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[50]~171_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X19_Y9_N6
\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\U1|Mod4|auto_generated|divider|divider|StageOut[52]~167_combout\ & (((!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[52]~167_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[52]~166_combout\ & (!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[52]~166_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\U1|Mod4|auto_generated|divider|divider|StageOut[52]~167_combout\ & !\U1|Mod4|auto_generated|divider|divider|StageOut[52]~166_combout\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[52]~167_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[52]~166_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X19_Y9_N8
\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[53]~165_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[53]~164_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[53]~165_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[53]~164_combout\)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[53]~165_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[53]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[53]~165_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[53]~164_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X19_Y9_N18
\U1|Mod4|auto_generated|divider|divider|StageOut[54]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[54]~162_combout\ = (\U1|year\(14) & \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(14),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[54]~162_combout\);

-- Location: LCCOMB_X19_Y9_N10
\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[54]~163_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[54]~162_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[54]~163_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[54]~162_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X19_Y9_N12
\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X19_Y9_N22
\U1|Mod4|auto_generated|divider|divider|StageOut[62]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[62]~174_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[62]~174_combout\);

-- Location: LCCOMB_X18_Y9_N0
\U1|Mod4|auto_generated|divider|divider|StageOut[61]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[61]~252_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U1|year\(12))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U1|year\(12),
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[61]~252_combout\);

-- Location: LCCOMB_X18_Y9_N2
\U1|Mod4|auto_generated|divider|divider|StageOut[60]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[60]~253_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U1|year\(11))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(11),
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[60]~253_combout\);

-- Location: LCCOMB_X19_Y9_N28
\U1|Mod4|auto_generated|divider|divider|StageOut[59]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[59]~177_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[59]~177_combout\);

-- Location: LCCOMB_X19_Y9_N16
\U1|Mod4|auto_generated|divider|divider|StageOut[58]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[58]~179_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[58]~179_combout\);

-- Location: LCCOMB_X19_Y9_N14
\U1|Mod4|auto_generated|divider|divider|StageOut[57]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[57]~180_combout\ = (!\U1|year\(8) & \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(8),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[57]~180_combout\);

-- Location: LCCOMB_X18_Y9_N20
\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[58]~178_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[58]~179_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[58]~178_combout\ & 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[58]~179_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[58]~178_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[58]~179_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[58]~178_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[58]~179_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X18_Y9_N24
\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U1|Mod4|auto_generated|divider|divider|StageOut[60]~176_combout\ & (((!\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[60]~176_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[60]~253_combout\ & (!\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[60]~253_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\U1|Mod4|auto_generated|divider|divider|StageOut[60]~176_combout\ & !\U1|Mod4|auto_generated|divider|divider|StageOut[60]~253_combout\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[60]~176_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[60]~253_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X18_Y9_N28
\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[62]~251_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[62]~174_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[62]~251_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[62]~174_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X18_Y9_N30
\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X18_Y9_N4
\U1|Mod4|auto_generated|divider|divider|StageOut[69]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[69]~183_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[69]~183_combout\);

-- Location: LCCOMB_X18_Y9_N14
\U1|Mod4|auto_generated|divider|divider|StageOut[68]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[68]~184_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[68]~184_combout\);

-- Location: LCCOMB_X18_Y6_N24
\U1|Mod4|auto_generated|divider|divider|StageOut[67]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[67]~185_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[67]~185_combout\);

-- Location: LCCOMB_X18_Y9_N16
\U1|Mod4|auto_generated|divider|divider|StageOut[66]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[66]~256_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\U1|year\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U1|year\(8),
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[66]~256_combout\);

-- Location: LCCOMB_X18_Y6_N28
\U1|Mod4|auto_generated|divider|divider|StageOut[65]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[65]~187_combout\ = (!\U1|year\(7) & \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(7),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[65]~187_combout\);

-- Location: LCCOMB_X18_Y6_N0
\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\U1|Mod4|auto_generated|divider|divider|StageOut[65]~188_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[65]~187_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[65]~188_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[65]~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[65]~188_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[65]~187_combout\,
	datad => VCC,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X18_Y6_N2
\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[66]~186_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[66]~256_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[66]~186_combout\ & 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[66]~256_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[66]~186_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[66]~256_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[66]~186_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[66]~256_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X18_Y6_N8
\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[69]~231_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[69]~183_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[69]~231_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[69]~183_combout\)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[69]~231_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[69]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[69]~231_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[69]~183_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X18_Y6_N18
\U1|Mod4|auto_generated|divider|divider|StageOut[70]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[70]~230_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[61]~252_combout\) # 
-- ((!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[61]~252_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[70]~230_combout\);

-- Location: LCCOMB_X18_Y6_N10
\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[70]~182_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[70]~230_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[70]~182_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[70]~230_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X18_Y6_N12
\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X17_Y6_N18
\U1|Mod4|auto_generated|divider|divider|StageOut[78]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[78]~189_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[78]~189_combout\);

-- Location: LCCOMB_X18_Y9_N12
\U1|Mod4|auto_generated|divider|divider|StageOut[59]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[59]~254_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((!\U1|year\(10)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \U1|year\(10),
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[59]~254_combout\);

-- Location: LCCOMB_X18_Y6_N26
\U1|Mod4|auto_generated|divider|divider|StageOut[68]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[68]~232_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[59]~254_combout\) # 
-- ((!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|StageOut[59]~254_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[68]~232_combout\);

-- Location: LCCOMB_X17_Y6_N16
\U1|Mod4|auto_generated|divider|divider|StageOut[77]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[77]~234_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[68]~232_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[68]~232_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[77]~234_combout\);

-- Location: LCCOMB_X18_Y9_N6
\U1|Mod4|auto_generated|divider|divider|StageOut[67]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[67]~255_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (!\U1|year\(9))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(9),
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[67]~255_combout\);

-- Location: LCCOMB_X17_Y6_N14
\U1|Mod4|auto_generated|divider|divider|StageOut[76]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[76]~235_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[67]~255_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[67]~255_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[76]~235_combout\);

-- Location: LCCOMB_X17_Y6_N20
\U1|Mod4|auto_generated|divider|divider|StageOut[75]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[75]~192_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[75]~192_combout\);

-- Location: LCCOMB_X16_Y6_N6
\U1|Mod4|auto_generated|divider|divider|StageOut[74]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[74]~257_combout\ = (!\U1|year\(7) & \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(7),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[74]~257_combout\);

-- Location: LCCOMB_X17_Y6_N24
\U1|Mod4|auto_generated|divider|divider|StageOut[73]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[73]~194_combout\ = (!\U1|year\(6) & \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(6),
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[73]~194_combout\);

-- Location: LCCOMB_X17_Y6_N4
\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[75]~262_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[75]~192_combout\))))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[75]~262_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|StageOut[75]~192_combout\) # (GND))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[75]~262_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[75]~192_combout\) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[75]~262_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[75]~192_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X17_Y6_N8
\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[77]~190_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[77]~234_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[77]~190_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[77]~234_combout\)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[77]~190_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[77]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[77]~190_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[77]~234_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X17_Y6_N10
\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[78]~233_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[78]~189_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[78]~233_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[78]~189_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X17_Y6_N12
\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X16_Y5_N24
\U1|Mod4|auto_generated|divider|divider|StageOut[86]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[86]~196_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[86]~196_combout\);

-- Location: LCCOMB_X16_Y5_N2
\U1|Mod4|auto_generated|divider|divider|StageOut[85]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[85]~237_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[76]~235_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[76]~235_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[85]~237_combout\);

-- Location: LCCOMB_X16_Y6_N16
\U1|Mod4|auto_generated|divider|divider|StageOut[75]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[75]~262_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((!\U1|year\(8)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (\U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \U1|year\(8),
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[75]~262_combout\);

-- Location: LCCOMB_X16_Y6_N14
\U1|Mod4|auto_generated|divider|divider|StageOut[84]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[84]~238_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[75]~262_combout\) # 
-- ((!\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[75]~262_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[84]~238_combout\);

-- Location: LCCOMB_X16_Y6_N26
\U1|Mod4|auto_generated|divider|divider|StageOut[83]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[83]~263_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (!\U1|year\(7))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(7),
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[83]~263_combout\);

-- Location: LCCOMB_X16_Y6_N28
\U1|Mod4|auto_generated|divider|divider|StageOut[82]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[82]~258_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\U1|year\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U1|year\(6),
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[82]~258_combout\);

-- Location: LCCOMB_X16_Y6_N20
\U1|Mod4|auto_generated|divider|divider|StageOut[81]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[81]~201_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\U1|year\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U1|year\(5),
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[81]~201_combout\);

-- Location: LCCOMB_X16_Y5_N10
\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\U1|Mod4|auto_generated|divider|divider|StageOut[81]~202_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[81]~201_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[81]~202_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[81]~201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[81]~202_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[81]~201_combout\,
	datad => VCC,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X16_Y5_N16
\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\U1|Mod4|auto_generated|divider|divider|StageOut[84]~198_combout\ & (((!\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[84]~198_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[84]~238_combout\ & (!\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[84]~238_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\U1|Mod4|auto_generated|divider|divider|StageOut[84]~198_combout\ & !\U1|Mod4|auto_generated|divider|divider|StageOut[84]~238_combout\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[84]~198_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[84]~238_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X16_Y5_N20
\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[86]~236_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[86]~196_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[86]~236_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[86]~196_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X16_Y5_N22
\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X17_Y5_N24
\U1|Mod4|auto_generated|divider|divider|StageOut[94]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[94]~239_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[85]~237_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|StageOut[85]~237_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[94]~239_combout\);

-- Location: LCCOMB_X16_Y5_N4
\U1|Mod4|auto_generated|divider|divider|StageOut[93]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[93]~204_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[93]~204_combout\);

-- Location: LCCOMB_X16_Y6_N4
\U1|Mod4|auto_generated|divider|divider|StageOut[92]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[92]~241_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[83]~263_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[83]~263_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[92]~241_combout\);

-- Location: LCCOMB_X17_Y5_N20
\U1|Mod4|auto_generated|divider|divider|StageOut[91]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[91]~206_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[91]~206_combout\);

-- Location: LCCOMB_X17_Y5_N18
\U1|Mod4|auto_generated|divider|divider|StageOut[90]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[90]~207_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[90]~207_combout\);

-- Location: LCCOMB_X16_Y6_N24
\U1|Mod4|auto_generated|divider|divider|StageOut[89]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[89]~209_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U1|year\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U1|year\(4),
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[89]~209_combout\);

-- Location: LCCOMB_X17_Y5_N4
\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\U1|Mod4|auto_generated|divider|divider|StageOut[89]~208_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[89]~209_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[89]~208_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[89]~209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[89]~208_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[89]~209_combout\,
	datad => VCC,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X17_Y5_N6
\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[90]~259_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[90]~207_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[90]~259_combout\ & 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[90]~207_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[90]~259_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[90]~207_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[90]~259_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[90]~207_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X17_Y5_N8
\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[91]~264_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[91]~206_combout\))))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[91]~264_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|StageOut[91]~206_combout\) # (GND))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[91]~264_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[91]~206_combout\) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[91]~264_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[91]~206_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X17_Y5_N10
\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\U1|Mod4|auto_generated|divider|divider|StageOut[92]~205_combout\ & (((!\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[92]~205_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[92]~241_combout\ & (!\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[92]~241_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\U1|Mod4|auto_generated|divider|divider|StageOut[92]~205_combout\ & !\U1|Mod4|auto_generated|divider|divider|StageOut[92]~241_combout\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[92]~205_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[92]~241_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X17_Y5_N14
\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[94]~203_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[94]~239_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[94]~203_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[94]~239_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X17_Y5_N16
\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X17_Y5_N30
\U1|Mod4|auto_generated|divider|divider|StageOut[93]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[93]~240_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[84]~238_combout\) # 
-- ((!\U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[84]~238_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[93]~240_combout\);

-- Location: LCCOMB_X18_Y5_N0
\U1|Mod4|auto_generated|divider|divider|StageOut[102]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[102]~242_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[93]~240_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[93]~240_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[102]~242_combout\);

-- Location: LCCOMB_X18_Y5_N4
\U1|Mod4|auto_generated|divider|divider|StageOut[101]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[101]~211_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[101]~211_combout\);

-- Location: LCCOMB_X18_Y5_N2
\U1|Mod4|auto_generated|divider|divider|StageOut[100]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[100]~212_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[100]~212_combout\);

-- Location: LCCOMB_X17_Y4_N26
\U1|Mod4|auto_generated|divider|divider|StageOut[99]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[99]~265_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (!\U1|year\(5))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(5),
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[99]~265_combout\);

-- Location: LCCOMB_X17_Y5_N28
\U1|Mod4|auto_generated|divider|divider|StageOut[98]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[98]~214_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[98]~214_combout\);

-- Location: LCCOMB_X19_Y5_N26
\U1|Mod4|auto_generated|divider|divider|StageOut[97]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[97]~215_combout\ = (\U1|year\(3) & \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|year\(3),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[97]~215_combout\);

-- Location: LCCOMB_X18_Y5_N12
\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[98]~260_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[98]~214_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[98]~260_combout\ & 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[98]~214_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[98]~260_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[98]~214_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[98]~260_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[98]~214_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X18_Y5_N14
\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[99]~213_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[99]~265_combout\))))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[99]~213_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|StageOut[99]~265_combout\) # (GND))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[99]~213_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[99]~265_combout\) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[99]~213_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[99]~265_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X18_Y5_N18
\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[101]~243_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[101]~211_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[101]~243_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[101]~211_combout\)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[101]~243_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[101]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[101]~243_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[101]~211_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X18_Y5_N20
\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[102]~210_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[102]~242_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[102]~210_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[102]~242_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X18_Y5_N22
\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\);

-- Location: LCCOMB_X18_Y5_N24
\U1|Mod4|auto_generated|divider|divider|StageOut[110]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[110]~217_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[110]~217_combout\);

-- Location: LCCOMB_X18_Y4_N0
\U1|Mod4|auto_generated|divider|divider|StageOut[109]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[109]~246_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[100]~244_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[100]~244_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[109]~246_combout\);

-- Location: LCCOMB_X18_Y4_N2
\U1|Mod4|auto_generated|divider|divider|StageOut[108]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[108]~247_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[99]~265_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[99]~265_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[108]~247_combout\);

-- Location: LCCOMB_X18_Y5_N28
\U1|Mod4|auto_generated|divider|divider|StageOut[107]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[107]~220_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[107]~220_combout\);

-- Location: LCCOMB_X17_Y4_N6
\U1|Mod4|auto_generated|divider|divider|StageOut[106]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[106]~261_combout\ = (\U1|year\(3) & \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(3),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[106]~261_combout\);

-- Location: LCCOMB_X17_Y4_N30
\U1|Mod4|auto_generated|divider|divider|StageOut[105]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[105]~223_combout\ = (\U1|year\(2) & !\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(2),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[105]~223_combout\);

-- Location: LCCOMB_X18_Y4_N16
\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[106]~221_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[106]~261_combout\)))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[106]~221_combout\ & 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[106]~261_combout\)))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[106]~221_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[106]~261_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[106]~221_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[106]~261_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~1\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~3\);

-- Location: LCCOMB_X18_Y4_N18
\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[107]~266_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[107]~220_combout\))))) # (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[107]~266_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|StageOut[107]~220_combout\) # (GND))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[107]~266_combout\) # ((\U1|Mod4|auto_generated|divider|divider|StageOut[107]~220_combout\) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[107]~266_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[107]~220_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~3\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~5\);

-- Location: LCCOMB_X18_Y4_N20
\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ = (\U1|Mod4|auto_generated|divider|divider|StageOut[108]~219_combout\ & (((!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[108]~219_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[108]~247_combout\ & (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|StageOut[108]~247_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~5\) # (GND)))))
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ = CARRY(((!\U1|Mod4|auto_generated|divider|divider|StageOut[108]~219_combout\ & !\U1|Mod4|auto_generated|divider|divider|StageOut[108]~247_combout\)) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[108]~219_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[108]~247_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~5\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~7\);

-- Location: LCCOMB_X18_Y4_N24
\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ = CARRY((!\U1|Mod4|auto_generated|divider|divider|StageOut[110]~245_combout\ & (!\U1|Mod4|auto_generated|divider|divider|StageOut[110]~217_combout\ & 
-- !\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[110]~245_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[110]~217_combout\,
	datad => VCC,
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[6]~9\,
	cout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\);

-- Location: LCCOMB_X18_Y4_N26
\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\);

-- Location: LCCOMB_X19_Y4_N20
\U1|Mod4|auto_generated|divider|divider|StageOut[118]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[118]~248_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[109]~246_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[109]~246_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[118]~248_combout\);

-- Location: LCCOMB_X18_Y4_N4
\U1|Mod4|auto_generated|divider|divider|StageOut[117]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[117]~249_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[108]~247_combout\) # 
-- ((!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[108]~247_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[117]~249_combout\);

-- Location: LCCOMB_X18_Y4_N28
\U1|Mod4|auto_generated|divider|divider|StageOut[116]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[116]~226_combout\ = (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[116]~226_combout\);

-- Location: LCCOMB_X19_Y4_N24
\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\U1|Mod4|auto_generated|divider|divider|StageOut[116]~250_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[116]~226_combout\)))
-- \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\U1|Mod4|auto_generated|divider|divider|StageOut[116]~250_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[116]~226_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[116]~250_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[116]~226_combout\,
	datad => VCC,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X19_Y4_N28
\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\U1|Mod4|auto_generated|divider|divider|StageOut[118]~224_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[118]~248_combout\)))) # (!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\U1|Mod4|auto_generated|divider|divider|StageOut[118]~224_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[118]~248_combout\)))))
-- \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[118]~224_combout\) # 
-- (\U1|Mod4|auto_generated|divider|divider|StageOut[118]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|StageOut[118]~224_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[118]~248_combout\,
	datad => VCC,
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X19_Y4_N30
\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X19_Y4_N18
\U1|Div5|auto_generated|divider|divider|StageOut[18]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[18]~42_combout\ = (!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[18]~42_combout\);

-- Location: LCCOMB_X19_Y4_N16
\U1|Div5|auto_generated|divider|divider|StageOut[17]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[17]~54_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[117]~249_combout\) # 
-- ((!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|StageOut[117]~249_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[17]~54_combout\);

-- Location: LCCOMB_X19_Y4_N14
\U1|Div5|auto_generated|divider|divider|StageOut[16]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[16]~44_combout\ = (!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[16]~44_combout\);

-- Location: LCCOMB_X19_Y8_N16
\U1|Mod4|auto_generated|divider|divider|StageOut[115]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[115]~267_combout\ = (\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\U1|year\(3)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & (\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datab => \U1|year\(3),
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[115]~267_combout\);

-- Location: LCCOMB_X19_Y8_N14
\U1|Div5|auto_generated|divider|divider|StageOut[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[15]~56_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[115]~267_combout\) # 
-- ((!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[115]~267_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[15]~56_combout\);

-- Location: LCCOMB_X19_Y4_N2
\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Div5|auto_generated|divider|divider|StageOut[16]~55_combout\) # 
-- (\U1|Div5|auto_generated|divider|divider|StageOut[16]~44_combout\)))) # (!\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Div5|auto_generated|divider|divider|StageOut[16]~55_combout\ & 
-- (!\U1|Div5|auto_generated|divider|divider|StageOut[16]~44_combout\)))
-- \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Div5|auto_generated|divider|divider|StageOut[16]~55_combout\ & (!\U1|Div5|auto_generated|divider|divider|StageOut[16]~44_combout\ & 
-- !\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[16]~55_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[16]~44_combout\,
	datad => VCC,
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X19_Y4_N4
\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Div5|auto_generated|divider|divider|StageOut[17]~43_combout\) # 
-- (\U1|Div5|auto_generated|divider|divider|StageOut[17]~54_combout\)))) # (!\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Div5|auto_generated|divider|divider|StageOut[17]~43_combout\) # 
-- (\U1|Div5|auto_generated|divider|divider|StageOut[17]~54_combout\)))))
-- \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Div5|auto_generated|divider|divider|StageOut[17]~43_combout\) # 
-- (\U1|Div5|auto_generated|divider|divider|StageOut[17]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[17]~43_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[17]~54_combout\,
	datad => VCC,
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X19_Y4_N6
\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Div5|auto_generated|divider|divider|StageOut[18]~53_combout\ & (!\U1|Div5|auto_generated|divider|divider|StageOut[18]~42_combout\ & 
-- !\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[18]~53_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[18]~42_combout\,
	datad => VCC,
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y4_N8
\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y8_N0
\U1|Div5|auto_generated|divider|divider|StageOut[23]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[23]~45_combout\ = (!\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[23]~45_combout\);

-- Location: LCCOMB_X19_Y8_N2
\U1|Div5|auto_generated|divider|divider|StageOut[22]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[22]~46_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[22]~46_combout\);

-- Location: LCCOMB_X19_Y5_N30
\U1|Div5|auto_generated|divider|divider|StageOut[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[15]~57_combout\ = (!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod4|auto_generated|divider|divider|StageOut[115]~267_combout\) # 
-- ((\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ & !\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|StageOut[115]~267_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[15]~57_combout\);

-- Location: LCCOMB_X19_Y8_N8
\U1|Div5|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div5|auto_generated|divider|divider|StageOut[15]~56_combout\) # 
-- (\U1|Div5|auto_generated|divider|divider|StageOut[15]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[15]~56_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|StageOut[15]~57_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X19_Y8_N28
\U1|Div5|auto_generated|divider|divider|StageOut[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[20]~64_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U1|year\(2)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & (\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datab => \U1|year\(2),
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[20]~64_combout\);

-- Location: LCCOMB_X19_Y8_N24
\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Div5|auto_generated|divider|divider|StageOut[23]~58_combout\ & (!\U1|Div5|auto_generated|divider|divider|StageOut[23]~45_combout\ & 
-- !\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[23]~58_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[23]~45_combout\,
	datad => VCC,
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y8_N26
\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y8_N20
\U1|Div5|auto_generated|divider|divider|StageOut[28]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[28]~60_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div5|auto_generated|divider|divider|StageOut[22]~59_combout\) # 
-- ((!\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[22]~59_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[28]~60_combout\);

-- Location: LCCOMB_X18_Y8_N2
\U1|Div5|auto_generated|divider|divider|StageOut[27]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[27]~61_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div5|auto_generated|divider|divider|StageOut[21]~47_combout\) # 
-- ((\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[27]~61_combout\);

-- Location: LCCOMB_X19_Y8_N30
\U1|Div5|auto_generated|divider|divider|StageOut[20]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[20]~65_combout\ = (!\U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U1|year\(2)))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & (\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datab => \U1|year\(2),
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[20]~65_combout\);

-- Location: LCCOMB_X18_Y8_N28
\U1|Div5|auto_generated|divider|divider|StageOut[26]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[26]~51_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Div5|auto_generated|divider|divider|StageOut[20]~64_combout\) # 
-- (\U1|Div5|auto_generated|divider|divider|StageOut[20]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[20]~64_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|StageOut[20]~65_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[26]~51_combout\);

-- Location: LCCOMB_X19_Y6_N22
\U1|Mod4|auto_generated|divider|divider|StageOut[104]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[104]~228_combout\ = (!\U1|year\(1) & \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(1),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[104]~228_combout\);

-- Location: LCCOMB_X19_Y6_N0
\U1|Mod4|auto_generated|divider|divider|StageOut[104]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|StageOut[104]~229_combout\ = (!\U1|year\(1) & !\U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|year\(1),
	datad => \U1|Mod4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|StageOut[104]~229_combout\);

-- Location: LCCOMB_X19_Y6_N24
\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\ = (\U1|Mod4|auto_generated|divider|divider|StageOut[104]~228_combout\) # (\U1|Mod4|auto_generated|divider|divider|StageOut[104]~229_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod4|auto_generated|divider|divider|StageOut[104]~228_combout\,
	datad => \U1|Mod4|auto_generated|divider|divider|StageOut[104]~229_combout\,
	combout => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\);

-- Location: LCCOMB_X18_Y8_N0
\U1|Div5|auto_generated|divider|divider|StageOut[25]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|StageOut[25]~62_combout\ = (\U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & (!\U1|year\(1))) # 
-- (!\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|year\(1),
	datab => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \U1|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Div5|auto_generated|divider|divider|StageOut[25]~62_combout\);

-- Location: LCCOMB_X18_Y8_N8
\U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\U1|Div5|auto_generated|divider|divider|StageOut[25]~63_combout\) # (\U1|Div5|auto_generated|divider|divider|StageOut[25]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[25]~63_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[25]~62_combout\,
	datad => VCC,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X18_Y8_N10
\U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\U1|Div5|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\U1|Div5|auto_generated|divider|divider|StageOut[26]~51_combout\ & 
-- !\U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[26]~51_combout\,
	datad => VCC,
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X18_Y8_N12
\U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\U1|Div5|auto_generated|divider|divider|StageOut[27]~50_combout\) # 
-- (\U1|Div5|auto_generated|divider|divider|StageOut[27]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[27]~50_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[27]~61_combout\,
	datad => VCC,
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X18_Y8_N14
\U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Div5|auto_generated|divider|divider|StageOut[28]~49_combout\ & (!\U1|Div5|auto_generated|divider|divider|StageOut[28]~60_combout\ & 
-- !\U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div5|auto_generated|divider|divider|StageOut[28]~49_combout\,
	datab => \U1|Div5|auto_generated|divider|divider|StageOut[28]~60_combout\,
	datad => VCC,
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y8_N16
\U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y8_N22
\U1|one_3[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[0]~1_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_3[0]~1_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_3[0]~1_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|one_3[0]~1_combout\);

-- Location: LCCOMB_X18_Y8_N4
\U1|one_3[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[0]~3_combout\ = \U1|one_3[0]~1_combout\ $ (((!\U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~7_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|one_3[0]~1_combout\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|one_3[0]~3_combout\);

-- Location: FF_X18_Y8_N5
\U1|one_3[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_3[0]~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_3[0]~_emulated_q\);

-- Location: LCCOMB_X18_Y8_N18
\U1|one_3[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[0]~2_combout\ = (\rst~input_o\ & (\U1|one_3[0]~1_combout\ $ ((\U1|one_3[0]~_emulated_q\)))) # (!\rst~input_o\ & (((!\U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_3[0]~1_combout\,
	datac => \U1|one_3[0]~_emulated_q\,
	datad => \U1|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|one_3[0]~2_combout\);

-- Location: LCCOMB_X18_Y8_N6
\U1|Selector126~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~12_combout\ = (\U1|Selector126~10_combout\) # ((\U1|Selector126~11_combout\) # ((\U1|next.data2~q\ & \U1|one_3[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data2~q\,
	datab => \U1|Selector126~10_combout\,
	datac => \U1|Selector126~11_combout\,
	datad => \U1|one_3[0]~2_combout\,
	combout => \U1|Selector126~12_combout\);

-- Location: LCCOMB_X18_Y8_N24
\U1|Selector126~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~15_combout\ = (\U1|Selector126~14_combout\) # ((\U1|Selector126~9_combout\) # ((\U1|Selector126~4_combout\) # (\U1|Selector126~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector126~14_combout\,
	datab => \U1|Selector126~9_combout\,
	datac => \U1|Selector126~4_combout\,
	datad => \U1|Selector126~12_combout\,
	combout => \U1|Selector126~15_combout\);

-- Location: FF_X18_Y8_N25
\U1|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|Selector126~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|data\(0));

-- Location: LCCOMB_X13_Y13_N12
\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|dat\(5) $ (VCC)
-- \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|dat\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(5),
	datad => VCC,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X13_Y13_N14
\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|dat\(6) & (\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|dat\(6) & 
-- (!\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|dat\(6) & !\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(6),
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X16_Y14_N24
\U1|Add19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add19~14_combout\ = \U1|Add19~13\ $ (!\U1|dat\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|dat\(7),
	cin => \U1|Add19~13\,
	combout => \U1|Add19~14_combout\);

-- Location: LCCOMB_X14_Y14_N16
\U1|Selector87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector87~0_combout\ = (\U1|Add18~14_combout\ & ((\U1|Selector89~6_combout\) # ((\U1|Selector89~5_combout\ & \U1|Add19~14_combout\)))) # (!\U1|Add18~14_combout\ & (((\U1|Selector89~5_combout\ & \U1|Add19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add18~14_combout\,
	datab => \U1|Selector89~6_combout\,
	datac => \U1|Selector89~5_combout\,
	datad => \U1|Add19~14_combout\,
	combout => \U1|Selector87~0_combout\);

-- Location: FF_X13_Y13_N5
\U1|dat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Selector87~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|dat[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|dat\(7));

-- Location: LCCOMB_X13_Y13_N16
\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|dat\(7) & (\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|dat\(7) & 
-- (!\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|dat\(7) & !\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(7),
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X13_Y13_N18
\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X13_Y13_N0
\U1|Mod7|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X13_Y13_N8
\U1|Mod7|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X12_Y13_N0
\U1|Mod7|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\U1|dat\(5) & \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|dat\(5),
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X13_Y13_N10
\U1|Mod7|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\U1|dat\(4) & !\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(4),
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X12_Y13_N22
\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X12_Y13_N28
\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|StageOut[18]~36_combout\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[18]~37_combout\ & 
-- !\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y13_N30
\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y13_N4
\U1|Mod7|auto_generated|divider|divider|StageOut[23]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[23]~67_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|dat\(6))) # 
-- (!\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(6),
	datab => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[23]~67_combout\);

-- Location: LCCOMB_X12_Y13_N2
\U1|Mod7|auto_generated|divider|divider|StageOut[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|dat\(5))) # 
-- (!\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(5),
	datab => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\);

-- Location: LCCOMB_X12_Y13_N8
\U1|Mod7|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\ = (!\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X11_Y14_N30
\U1|Mod7|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|dat\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|dat\(3),
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X12_Y13_N12
\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X12_Y13_N16
\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\)))) # (!\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\)))))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[22]~68_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y13_N18
\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[23]~67_combout\ & 
-- !\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[23]~67_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y13_N20
\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y13_N14
\U1|Mod7|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|dat\(4))) # 
-- (!\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|dat\(4),
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X11_Y13_N20
\U1|Mod7|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\ = (!\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X11_Y13_N28
\U1|Mod7|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\ = (!\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|dat\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|dat\(2),
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X11_Y13_N6
\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\)))) # (!\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\)))))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X11_Y13_N18
\U1|Mod7|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[28]~50_combout\ = (!\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X11_Y13_N8
\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|StageOut[28]~65_combout\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[28]~65_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X11_Y13_N10
\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y12_N4
\U1|Mod7|auto_generated|divider|divider|StageOut[33]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[33]~58_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[33]~58_combout\);

-- Location: LCCOMB_X11_Y12_N0
\U1|Mod7|auto_generated|divider|divider|StageOut[32]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|dat\(3))) # 
-- (!\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|dat\(3),
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\);

-- Location: LCCOMB_X11_Y12_N24
\U1|Mod7|auto_generated|divider|divider|StageOut[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\ = (\U1|dat\(2) & \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|dat\(2),
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\);

-- Location: LCCOMB_X11_Y12_N20
\U1|Mod7|auto_generated|divider|divider|StageOut[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\ = (\U1|dat\(1) & \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(1),
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\);

-- Location: LCCOMB_X11_Y12_N6
\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\U1|Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\U1|Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\)))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\U1|Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\U1|Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[30]~57_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[30]~56_combout\,
	datad => VCC,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X11_Y12_N8
\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\U1|Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\ & 
-- (!\U1|Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\)))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\ & 
-- !\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X11_Y12_N10
\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\U1|Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\)))) # (!\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\U1|Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\)))))
-- \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\U1|Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\U1|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X11_Y12_N12
\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Mod7|auto_generated|divider|divider|StageOut[33]~66_combout\ & (!\U1|Mod7|auto_generated|divider|divider|StageOut[33]~58_combout\ & 
-- !\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[33]~58_combout\,
	datad => VCC,
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X11_Y12_N14
\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y12_N28
\U1|Mod7|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\U1|dat\(1))) # (!\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(1),
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X12_Y12_N4
\U1|one_10[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_10[1]~5_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|one_10[1]~5_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\,
	combout => \U1|one_10[1]~5_combout\);

-- Location: LCCOMB_X12_Y12_N24
\U1|one_10[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[1]~7_combout\ = \U1|one_10[1]~5_combout\ $ (((\U1|Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~6_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|one_10[1]~5_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\,
	combout => \U1|one_10[1]~7_combout\);

-- Location: FF_X12_Y12_N25
\U1|one_10[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_10[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_10[1]~_emulated_q\);

-- Location: LCCOMB_X12_Y12_N2
\U1|one_10[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[1]~6_combout\ = (\rst~input_o\ & (\U1|one_10[1]~_emulated_q\ $ ((\U1|one_10[1]~5_combout\)))) # (!\rst~input_o\ & (((\U1|Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_10[1]~_emulated_q\,
	datac => \U1|one_10[1]~5_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|StageOut[36]~62_combout\,
	combout => \U1|one_10[1]~6_combout\);

-- Location: LCCOMB_X12_Y8_N12
\U1|Selector86~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector86~5_combout\ = (\U1|flag\(1)) # ((\U1|flag\(3)) # (\U1|flag\(2) $ (\U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|flag\(2),
	datac => \U1|flag\(3),
	datad => \U1|flag\(0),
	combout => \U1|Selector86~5_combout\);

-- Location: LCCOMB_X5_Y11_N22
\U1|Selector84~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector84~3_combout\ = (\U1|week\(0) & ((\U1|week\(1)) # ((\U1|flag\(2) & \key3_out~q\)))) # (!\U1|week\(0) & (\U1|flag\(2) & (\key3_out~q\ & \U1|week\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(0),
	datab => \U1|flag\(2),
	datac => \key3_out~q\,
	datad => \U1|week\(1),
	combout => \U1|Selector84~3_combout\);

-- Location: LCCOMB_X5_Y11_N20
\U1|Selector84~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector84~2_combout\ = (\U1|shi[5]~1_combout\ & (!\U1|Equal26~0_combout\ & (\U1|week\(2) $ (\U1|Selector84~3_combout\)))) # (!\U1|shi[5]~1_combout\ & ((\U1|week\(2) $ (!\U1|Selector84~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal26~0_combout\,
	datab => \U1|shi[5]~1_combout\,
	datac => \U1|week\(2),
	datad => \U1|Selector84~3_combout\,
	combout => \U1|Selector84~2_combout\);

-- Location: LCCOMB_X13_Y12_N28
\U1|week[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|week[3]~2_combout\ = (\U1|shi[5]~1_combout\ & ((\U1|flag\(0) & ((!\key2_out~q\))) # (!\U1|flag\(0) & (!\U1|Equal28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(0),
	datab => \U1|Equal28~2_combout\,
	datac => \U1|shi[5]~1_combout\,
	datad => \key2_out~q\,
	combout => \U1|week[3]~2_combout\);

-- Location: LCCOMB_X13_Y12_N14
\U1|week[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|week[3]~3_combout\ = (\U1|week[0]~0_combout\ & (!\U1|week[3]~2_combout\ & ((\U1|Selector75~0_combout\) # (\U1|flag\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week[0]~0_combout\,
	datab => \U1|week[3]~2_combout\,
	datac => \U1|Selector75~0_combout\,
	datad => \U1|flag\(2),
	combout => \U1|week[3]~3_combout\);

-- Location: FF_X5_Y11_N21
\U1|week[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector84~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|week[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|week\(2));

-- Location: LCCOMB_X5_Y11_N0
\U1|Equal27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal27~0_combout\ = (!\U1|week\(3) & (!\U1|week\(2) & (!\U1|week\(1) & !\U1|week\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(3),
	datab => \U1|week\(2),
	datac => \U1|week\(1),
	datad => \U1|week\(0),
	combout => \U1|Equal27~0_combout\);

-- Location: LCCOMB_X5_Y11_N6
\U1|Selector86~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector86~2_combout\ = (\key3_out~q\ & (((!\U1|Equal27~0_combout\)))) # (!\key3_out~q\ & (!\U1|Equal26~0_combout\ & (\key2_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal26~0_combout\,
	datab => \key3_out~q\,
	datac => \key2_out~q\,
	datad => \U1|Equal27~0_combout\,
	combout => \U1|Selector86~2_combout\);

-- Location: LCCOMB_X5_Y11_N14
\U1|Equal26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal26~0_combout\ = (!\U1|week\(3) & (\U1|week\(2) & (\U1|week\(1) & !\U1|week\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(3),
	datab => \U1|week\(2),
	datac => \U1|week\(1),
	datad => \U1|week\(0),
	combout => \U1|Equal26~0_combout\);

-- Location: LCCOMB_X5_Y11_N4
\U1|Selector86~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector86~3_combout\ = (\U1|flag\(2) & (((\U1|Selector86~2_combout\)))) # (!\U1|flag\(2) & (\U1|Selector86~0_combout\ & ((!\U1|Equal26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector86~0_combout\,
	datab => \U1|flag\(2),
	datac => \U1|Selector86~2_combout\,
	datad => \U1|Equal26~0_combout\,
	combout => \U1|Selector86~3_combout\);

-- Location: LCCOMB_X8_Y6_N10
\U1|Selector86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector86~0_combout\ = (\U1|Equal19~2_combout\ & (\U1|Equal28~2_combout\ & (\U1|Equal18~2_combout\ & !\U1|Equal17~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal19~2_combout\,
	datab => \U1|Equal28~2_combout\,
	datac => \U1|Equal18~2_combout\,
	datad => \U1|Equal17~10_combout\,
	combout => \U1|Selector86~0_combout\);

-- Location: LCCOMB_X8_Y8_N24
\U1|Selector86~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector86~1_combout\ = (\U1|flag\(2) & (!\key2_out~q\ & ((!\key3_out~q\)))) # (!\U1|flag\(2) & (((!\U1|Selector86~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key2_out~q\,
	datab => \U1|Selector86~0_combout\,
	datac => \U1|flag\(2),
	datad => \key3_out~q\,
	combout => \U1|Selector86~1_combout\);

-- Location: LCCOMB_X8_Y8_N2
\U1|Selector86~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector86~4_combout\ = (\U1|week\(0) & ((\U1|Selector86~1_combout\))) # (!\U1|week\(0) & (\U1|Selector86~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|week\(0),
	datac => \U1|Selector86~3_combout\,
	datad => \U1|Selector86~1_combout\,
	combout => \U1|Selector86~4_combout\);

-- Location: LCCOMB_X8_Y8_N6
\U1|week[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|week[0]~1_combout\ = (\U1|Selector86~5_combout\ & (((\U1|week\(0))))) # (!\U1|Selector86~5_combout\ & (\U1|week[0]~0_combout\ & ((\U1|Selector86~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week[0]~0_combout\,
	datab => \U1|Selector86~5_combout\,
	datac => \U1|week\(0),
	datad => \U1|Selector86~4_combout\,
	combout => \U1|week[0]~1_combout\);

-- Location: FF_X8_Y8_N7
\U1|week[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|week[0]~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|week\(0));

-- Location: LCCOMB_X5_Y11_N18
\U1|Selector85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector85~0_combout\ = (\U1|shi[5]~1_combout\ & (!\U1|Equal26~0_combout\ & (\U1|week\(1) $ (\U1|week\(0))))) # (!\U1|shi[5]~1_combout\ & ((\U1|week\(1) $ (!\U1|week\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal26~0_combout\,
	datab => \U1|shi[5]~1_combout\,
	datac => \U1|week\(1),
	datad => \U1|week\(0),
	combout => \U1|Selector85~0_combout\);

-- Location: FF_X5_Y11_N19
\U1|week[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Selector85~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \U1|week[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|week\(1));

-- Location: LCCOMB_X8_Y6_N28
\U1|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder2~0_combout\ = (\U1|flag\(2) & (!\U1|flag\(3) & (!\U1|flag\(1) & \U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(2),
	datab => \U1|flag\(3),
	datac => \U1|flag\(1),
	datad => \U1|flag\(0),
	combout => \U1|Decoder2~0_combout\);

-- Location: LCCOMB_X4_Y11_N8
\U1|one_13[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_13[2]~0_combout\ = (\U1|scan_flag~q\) # (!\U1|Decoder2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|scan_flag~q\,
	datac => \U1|Decoder2~0_combout\,
	combout => \U1|one_13[2]~0_combout\);

-- Location: LCCOMB_X4_Y11_N30
\U1|one_13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_13~5_combout\ = (\U1|one_13[2]~0_combout\ & ((\U1|week\(2)) # ((\U1|week\(1) & !\U1|week\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datab => \U1|week\(1),
	datac => \U1|one_13[2]~0_combout\,
	datad => \U1|week\(0),
	combout => \U1|one_13~5_combout\);

-- Location: LCCOMB_X5_Y11_N24
\U1|one_13[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_13[0]~1_combout\ = (!\U1|week\(3) & (((!\U1|week\(0)) # (!\U1|week\(2))) # (!\U1|week\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(3),
	datab => \U1|week\(1),
	datac => \U1|week\(2),
	datad => \U1|week\(0),
	combout => \U1|one_13[0]~1_combout\);

-- Location: LCCOMB_X4_Y11_N26
\U1|one_13[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_13[0]~2_combout\ = (\rst~input_o\ & ((\U1|one_13[0]~1_combout\) # ((\U1|Decoder2~0_combout\ & !\U1|scan_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~0_combout\,
	datab => \U1|scan_flag~q\,
	datac => \rst~input_o\,
	datad => \U1|one_13[0]~1_combout\,
	combout => \U1|one_13[0]~2_combout\);

-- Location: FF_X4_Y11_N31
\U1|one_13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_13~5_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_13\(1));

-- Location: LCCOMB_X12_Y12_N12
\U1|Selector125~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~6_combout\ = (\U1|next.data9~q\ & ((\U1|one_10[1]~6_combout\) # ((\U1|one_13\(1) & \U1|next.data12~q\)))) # (!\U1|next.data9~q\ & (((\U1|one_13\(1) & \U1|next.data12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data9~q\,
	datab => \U1|one_10[1]~6_combout\,
	datac => \U1|one_13\(1),
	datad => \U1|next.data12~q\,
	combout => \U1|Selector125~6_combout\);

-- Location: LCCOMB_X5_Y10_N14
\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|shi\(5) $ (VCC)
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|shi\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(5),
	datad => VCC,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X5_Y10_N16
\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|shi\(6) & (\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|shi\(6) & 
-- (!\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|shi\(6) & !\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|shi\(6),
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X5_Y10_N18
\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|shi\(7) & (\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|shi\(7) & 
-- (!\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|shi\(7) & !\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(7),
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X5_Y10_N20
\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X5_Y10_N24
\U1|Mod0|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout\ = (!\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X5_Y10_N6
\U1|Mod0|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X6_Y10_N0
\U1|Mod0|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\U1|shi\(4) & \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(4),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X6_Y10_N22
\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- (!\U1|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X6_Y10_N24
\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U1|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U1|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U1|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X5_Y10_N4
\U1|Mod0|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X6_Y10_N26
\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout\ & 
-- !\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X6_Y10_N28
\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X6_Y10_N6
\U1|Mod0|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X6_Y10_N4
\U1|Mod0|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X6_Y10_N18
\U1|Mod0|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\U1|shi\(4) & \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(4),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X6_Y10_N10
\U1|Mod0|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\U1|shi\(3) & \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(3),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X7_Y10_N4
\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X7_Y10_N8
\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\)))) # (!\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\)))))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X7_Y10_N10
\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout\ & 
-- !\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X7_Y10_N12
\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X7_Y10_N14
\U1|Mod0|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X7_Y9_N0
\U1|Mod0|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X7_Y10_N16
\U1|Mod0|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\U1|shi\(2) & !\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(2),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X7_Y10_N20
\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U1|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U1|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X7_Y10_N22
\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\U1|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X7_Y10_N24
\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout\)))) # (!\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout\)))))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X7_Y10_N0
\U1|Mod0|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X7_Y10_N26
\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X7_Y10_N28
\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X8_Y10_N28
\U1|Mod0|auto_generated|divider|divider|StageOut[33]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout\);

-- Location: LCCOMB_X8_Y10_N0
\U1|Mod0|auto_generated|divider|divider|StageOut[32]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout\);

-- Location: LCCOMB_X8_Y10_N16
\U1|Mod0|auto_generated|divider|divider|StageOut[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout\);

-- Location: LCCOMB_X8_Y10_N4
\U1|Mod0|auto_generated|divider|divider|StageOut[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout\ = (\U1|shi\(1) & \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|shi\(1),
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout\);

-- Location: LCCOMB_X8_Y10_N6
\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\U1|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout\)))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\U1|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\U1|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout\,
	datad => VCC,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X8_Y10_N10
\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\U1|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout\)))) # (!\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\U1|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout\)))))
-- \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\U1|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- (\U1|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X8_Y10_N12
\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ & (!\U1|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout\ & 
-- !\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout\,
	datad => VCC,
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X8_Y10_N14
\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X8_Y10_N2
\U1|Mod0|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\U1|shi\(1))) # (!\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(1),
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X9_Y10_N22
\U1|two_8[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_8[1]~5_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_8[1]~5_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\,
	combout => \U1|two_8[1]~5_combout\);

-- Location: LCCOMB_X10_Y13_N22
\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|alarm_shi\(5) $ (VCC)
-- \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|alarm_shi\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(5),
	datad => VCC,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X10_Y13_N24
\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|alarm_shi\(6) & (\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|alarm_shi\(6) & 
-- (!\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|alarm_shi\(6) & !\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(6),
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X10_Y13_N28
\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X7_Y11_N8
\U1|Mod10|auto_generated|divider|divider|StageOut[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[16]~51_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[16]~51_combout\);

-- Location: LCCOMB_X7_Y11_N0
\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = !\U1|alarm_shi\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|alarm_shi\(4),
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X7_Y11_N2
\U1|Mod10|auto_generated|divider|divider|StageOut[15]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[15]~53_combout\ = (!\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[15]~53_combout\);

-- Location: LCCOMB_X7_Y11_N12
\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Mod10|auto_generated|divider|divider|StageOut[15]~52_combout\) # (\U1|Mod10|auto_generated|divider|divider|StageOut[15]~53_combout\)))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Mod10|auto_generated|divider|divider|StageOut[15]~52_combout\) # (\U1|Mod10|auto_generated|divider|divider|StageOut[15]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[15]~52_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[15]~53_combout\,
	datad => VCC,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X7_Y11_N14
\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Mod10|auto_generated|divider|divider|StageOut[16]~50_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[16]~51_combout\)))) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[16]~50_combout\ & 
-- (!\U1|Mod10|auto_generated|divider|divider|StageOut[16]~51_combout\)))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|StageOut[16]~50_combout\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[16]~51_combout\ & 
-- !\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[16]~50_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[16]~51_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X10_Y13_N16
\U1|Mod10|auto_generated|divider|divider|StageOut[18]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[18]~46_combout\ = (\U1|alarm_shi\(7) & \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(7),
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[18]~46_combout\);

-- Location: LCCOMB_X7_Y11_N28
\U1|Mod10|auto_generated|divider|divider|StageOut[17]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[17]~49_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[17]~49_combout\);

-- Location: LCCOMB_X7_Y11_N18
\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|StageOut[18]~47_combout\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[18]~46_combout\ & 
-- !\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[18]~47_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[18]~46_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X7_Y11_N20
\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X7_Y11_N24
\U1|Mod10|auto_generated|divider|divider|StageOut[22]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[22]~74_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|alarm_shi\(5))) # 
-- (!\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|alarm_shi\(5),
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[22]~74_combout\);

-- Location: LCCOMB_X6_Y11_N2
\U1|Mod10|auto_generated|divider|divider|StageOut[28]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[28]~70_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod10|auto_generated|divider|divider|StageOut[22]~74_combout\) # 
-- ((\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|StageOut[22]~74_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[28]~70_combout\);

-- Location: LCCOMB_X7_Y11_N10
\U1|Mod10|auto_generated|divider|divider|StageOut[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[23]~73_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|alarm_shi\(6))) # 
-- (!\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|alarm_shi\(6),
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[23]~73_combout\);

-- Location: LCCOMB_X7_Y11_N22
\U1|Mod10|auto_generated|divider|divider|StageOut[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[21]~75_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\U1|alarm_shi\(4))) # 
-- (!\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(4),
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[21]~75_combout\);

-- Location: LCCOMB_X6_Y11_N28
\U1|Mod10|auto_generated|divider|divider|StageOut[20]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[20]~57_combout\ = (\U1|alarm_shi\(3) & \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alarm_shi\(3),
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[20]~57_combout\);

-- Location: LCCOMB_X6_Y11_N20
\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Mod10|auto_generated|divider|divider|StageOut[21]~56_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[21]~75_combout\)))) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[21]~56_combout\ & 
-- (!\U1|Mod10|auto_generated|divider|divider|StageOut[21]~75_combout\)))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|StageOut[21]~56_combout\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[21]~75_combout\ & 
-- !\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[21]~56_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[21]~75_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X6_Y11_N24
\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|StageOut[23]~54_combout\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[23]~73_combout\ & 
-- !\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[23]~54_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[23]~73_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X6_Y11_N26
\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X6_Y11_N30
\U1|Mod10|auto_generated|divider|divider|StageOut[27]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[27]~60_combout\ = (!\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[27]~60_combout\);

-- Location: LCCOMB_X11_Y10_N10
\U1|Mod10|auto_generated|divider|divider|StageOut[26]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[26]~61_combout\ = (\U1|alarm_shi\(3) & \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(3),
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[26]~61_combout\);

-- Location: LCCOMB_X11_Y10_N28
\U1|Mod10|auto_generated|divider|divider|StageOut[25]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[25]~63_combout\ = (!\U1|alarm_shi\(2) & \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_shi\(2),
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[25]~63_combout\);

-- Location: LCCOMB_X3_Y10_N4
\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U1|Mod10|auto_generated|divider|divider|StageOut[26]~62_combout\) # 
-- (\U1|Mod10|auto_generated|divider|divider|StageOut[26]~61_combout\)))) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[26]~62_combout\ & 
-- (!\U1|Mod10|auto_generated|divider|divider|StageOut[26]~61_combout\)))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|StageOut[26]~62_combout\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[26]~61_combout\ & 
-- !\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[26]~62_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[26]~61_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X3_Y10_N8
\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|StageOut[28]~59_combout\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[28]~70_combout\ & 
-- !\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[28]~59_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[28]~70_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X3_Y10_N10
\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X3_Y10_N0
\U1|Mod10|auto_generated|divider|divider|StageOut[30]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[30]~68_combout\ = (!\U1|alarm_shi\(1) & \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alarm_shi\(1),
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[30]~68_combout\);

-- Location: LCCOMB_X3_Y10_N20
\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (((\U1|Mod10|auto_generated|divider|divider|StageOut[30]~69_combout\) # (\U1|Mod10|auto_generated|divider|divider|StageOut[30]~68_combout\)))
-- \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\U1|Mod10|auto_generated|divider|divider|StageOut[30]~69_combout\) # (\U1|Mod10|auto_generated|divider|divider|StageOut[30]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[30]~68_combout\,
	datad => VCC,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X14_Y10_N30
\U1|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux28~0_combout\ = (!\U1|two_7[4]~34_combout\ & (!\U1|flag\(2) & ((\U1|flag\(0)) # (\U1|scan_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(0),
	datab => \U1|two_7[4]~34_combout\,
	datac => \U1|flag\(2),
	datad => \U1|scan_flag~q\,
	combout => \U1|Mux28~0_combout\);

-- Location: LCCOMB_X6_Y11_N4
\U1|Mod10|auto_generated|divider|divider|StageOut[27]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[27]~71_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod10|auto_generated|divider|divider|StageOut[21]~75_combout\) # 
-- ((\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|StageOut[21]~75_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[27]~71_combout\);

-- Location: LCCOMB_X6_Y11_N16
\U1|Mod10|auto_generated|divider|divider|StageOut[33]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[33]~72_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod10|auto_generated|divider|divider|StageOut[27]~71_combout\) # 
-- ((\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|StageOut[27]~71_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[33]~72_combout\);

-- Location: LCCOMB_X3_Y10_N16
\U1|Mod10|auto_generated|divider|divider|StageOut[32]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[32]~66_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[32]~66_combout\);

-- Location: LCCOMB_X8_Y11_N0
\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = !\U1|alarm_shi\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|alarm_shi\(2),
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X8_Y11_N4
\U1|Mod10|auto_generated|divider|divider|StageOut[31]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|StageOut[31]~77_combout\ = (\U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\U1|alarm_shi\(2))) # 
-- (!\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(2),
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Mod10|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \U1|Mod10|auto_generated|divider|divider|StageOut[31]~77_combout\);

-- Location: LCCOMB_X3_Y10_N26
\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\ = CARRY((!\U1|Mod10|auto_generated|divider|divider|StageOut[33]~65_combout\ & (!\U1|Mod10|auto_generated|divider|divider|StageOut[33]~72_combout\ & 
-- !\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod10|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|StageOut[33]~72_combout\,
	datad => VCC,
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	cout => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\);

-- Location: LCCOMB_X3_Y10_N28
\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\,
	combout => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\);

-- Location: LCCOMB_X9_Y10_N20
\U1|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux37~1_combout\ = (\U1|Mux28~0_combout\ & ((\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & (\U1|Mux37~0_combout\)) # (!\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ & 
-- ((\U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux37~0_combout\,
	datab => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datac => \U1|Mux28~0_combout\,
	datad => \U1|Mod10|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \U1|Mux37~1_combout\);

-- Location: LCCOMB_X9_Y10_N26
\U1|two_8[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[1]~7_combout\ = \U1|two_8[1]~5_combout\ $ (((\U1|Mux37~1_combout\) # ((\U1|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\ & \U1|two_7[4]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \U1|two_7[4]~34_combout\,
	datac => \U1|two_8[1]~5_combout\,
	datad => \U1|Mux37~1_combout\,
	combout => \U1|two_8[1]~7_combout\);

-- Location: FF_X9_Y10_N27
\U1|two_8[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_8[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_8[1]~_emulated_q\);

-- Location: LCCOMB_X9_Y10_N12
\U1|two_8[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[1]~6_combout\ = (\rst~input_o\ & ((\U1|two_8[1]~_emulated_q\ $ (\U1|two_8[1]~5_combout\)))) # (!\rst~input_o\ & (\U1|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \U1|two_8[1]~_emulated_q\,
	datac => \U1|two_8[1]~5_combout\,
	datad => \rst~input_o\,
	combout => \U1|two_8[1]~6_combout\);

-- Location: LCCOMB_X10_Y19_N20
\U1|two_10[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_10[1]~5_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|two_10[1]~5_combout\,
	combout => \U1|two_10[1]~5_combout\);

-- Location: LCCOMB_X18_Y19_N10
\U1|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux21~0_combout\ = (\U1|Mux19~0_combout\ & !\U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux19~0_combout\,
	datad => \U1|Div8|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mux21~0_combout\);

-- Location: LCCOMB_X10_Y19_N12
\U1|two_10[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[1]~7_combout\ = \U1|two_10[1]~5_combout\ $ (((\U1|Mux21~0_combout\) # ((!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U1|two_11[2]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U1|two_10[1]~5_combout\,
	datac => \U1|two_11[2]~26_combout\,
	datad => \U1|Mux21~0_combout\,
	combout => \U1|two_10[1]~7_combout\);

-- Location: FF_X10_Y19_N13
\U1|two_10[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_10[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_10[1]~_emulated_q\);

-- Location: LCCOMB_X10_Y19_N26
\U1|two_10[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[1]~6_combout\ = (\rst~input_o\ & ((\U1|two_10[1]~_emulated_q\ $ (\U1|two_10[1]~5_combout\)))) # (!\rst~input_o\ & (!\U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U1|two_10[1]~_emulated_q\,
	datac => \rst~input_o\,
	datad => \U1|two_10[1]~5_combout\,
	combout => \U1|two_10[1]~6_combout\);

-- Location: LCCOMB_X13_Y8_N8
\U1|Selector125~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~8_combout\ = (\U1|next.data23~q\ & ((\U1|two_8[1]~6_combout\) # ((\U1|next.data25~q\ & \U1|two_10[1]~6_combout\)))) # (!\U1|next.data23~q\ & (\U1|next.data25~q\ & ((\U1|two_10[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data23~q\,
	datab => \U1|next.data25~q\,
	datac => \U1|two_8[1]~6_combout\,
	datad => \U1|two_10[1]~6_combout\,
	combout => \U1|Selector125~8_combout\);

-- Location: LCCOMB_X14_Y11_N20
\U1|Selector126~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector126~13_combout\ = (!\U1|next.data20~q\ & !\U1|next.data16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data20~q\,
	datab => \U1|next.data16~q\,
	combout => \U1|Selector126~13_combout\);

-- Location: LCCOMB_X13_Y8_N2
\U1|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector34~0_combout\ = (\U1|flag\(2)) # (\U1|flag\(3) $ (((\U1|flag\(1)) # (\U1|flag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datab => \U1|flag\(1),
	datac => \U1|flag\(0),
	datad => \U1|flag\(2),
	combout => \U1|Selector34~0_combout\);

-- Location: LCCOMB_X13_Y8_N30
\U1|two_12[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_12[1]~0_combout\ = (\U1|Selector34~0_combout\ & (((\U1|two_12\(1))))) # (!\U1|Selector34~0_combout\ & (!\U1|two_1[1]~0_combout\ & ((\rst~input_o\) # (\U1|two_12\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|Selector34~0_combout\,
	datac => \U1|two_12\(1),
	datad => \U1|two_1[1]~0_combout\,
	combout => \U1|two_12[1]~0_combout\);

-- Location: FF_X13_Y8_N31
\U1|two_12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_12[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_12\(1));

-- Location: LCCOMB_X16_Y11_N20
\U1|Selector125~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~4_combout\ = (!\U1|next.data24~q\ & ((\U1|two_12\(1)) # (!\U1|next.data27~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data27~q\,
	datab => \U1|two_12\(1),
	datad => \U1|next.data24~q\,
	combout => \U1|Selector125~4_combout\);

-- Location: LCCOMB_X13_Y8_N20
\U1|Selector125~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~5_combout\ = (\U1|next.data19~q\) # (((!\U1|two_1\(1) & !\U1|Selector126~13_combout\)) # (!\U1|Selector125~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data19~q\,
	datab => \U1|two_1\(1),
	datac => \U1|Selector126~13_combout\,
	datad => \U1|Selector125~4_combout\,
	combout => \U1|Selector125~5_combout\);

-- Location: LCCOMB_X13_Y8_N18
\U1|Selector125~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~9_combout\ = (\U1|Selector125~7_combout\) # ((\U1|Selector125~6_combout\) # ((\U1|Selector125~8_combout\) # (\U1|Selector125~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector125~7_combout\,
	datab => \U1|Selector125~6_combout\,
	datac => \U1|Selector125~8_combout\,
	datad => \U1|Selector125~5_combout\,
	combout => \U1|Selector125~9_combout\);

-- Location: LCCOMB_X13_Y10_N4
\U1|Selector125~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~12_combout\ = (\U1|next.state1~q\) # ((\U1|next.state2~q\) # ((\U1|one_1[1]~6_combout\ & \U1|next.data0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_1[1]~6_combout\,
	datab => \U1|next.state1~q\,
	datac => \U1|next.state2~q\,
	datad => \U1|next.data0~q\,
	combout => \U1|Selector125~12_combout\);

-- Location: LCCOMB_X16_Y9_N8
\U1|one_2[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_2[1]~5_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \U1|one_2[1]~5_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_2[1]~5_combout\);

-- Location: LCCOMB_X16_Y9_N24
\U1|one_2[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[1]~6_combout\ = (\rst~input_o\ & (\U1|one_2[1]~_emulated_q\ $ (((\U1|one_2[1]~5_combout\))))) # (!\rst~input_o\ & (((!\U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_2[1]~_emulated_q\,
	datab => \rst~input_o\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U1|one_2[1]~5_combout\,
	combout => \U1|one_2[1]~6_combout\);

-- Location: LCCOMB_X16_Y9_N30
\U1|Selector125~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~11_combout\ = (\U1|one_2[1]~6_combout\ & \U1|next.data1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|one_2[1]~6_combout\,
	datad => \U1|next.data1~q\,
	combout => \U1|Selector125~11_combout\);

-- Location: FF_X16_Y11_N23
\U1|next.data27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data26~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data27~q\);

-- Location: FF_X16_Y11_N9
\U1|next.data28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data27~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data28~q\);

-- Location: LCCOMB_X16_Y8_N20
\U1|next.data29~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data29~feeder_combout\ = \U1|next.data28~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|next.data28~q\,
	combout => \U1|next.data29~feeder_combout\);

-- Location: FF_X16_Y8_N21
\U1|next.data29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data29~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data29~q\);

-- Location: LCCOMB_X24_Y7_N14
\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|miao\(6) & (\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|miao\(6) & 
-- (!\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|miao\(6) & !\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(6),
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X24_Y7_N18
\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X24_Y7_N2
\U1|Mod2|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|miao\(7) & \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|miao\(7),
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X24_Y7_N8
\U1|Mod2|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X24_Y7_N4
\U1|Mod2|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X24_Y7_N6
\U1|Mod2|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\U1|miao\(4) & !\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|miao\(4),
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X24_Y7_N22
\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Mod2|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Mod2|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X24_Y7_N24
\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Mod2|auto_generated|divider|divider|StageOut[16]~40_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X24_Y7_N28
\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y7_N30
\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y7_N28
\U1|Mod2|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[22]~45_combout\ = (!\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X23_Y7_N24
\U1|Mod2|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[21]~47_combout\ = (!\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X23_Y7_N20
\U1|Mod2|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|miao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|miao\(3),
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X23_Y7_N4
\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U1|Mod2|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U1|Mod2|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X23_Y7_N8
\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U1|Mod2|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[22]~45_combout\)))) # (!\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U1|Mod2|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[22]~45_combout\)))))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U1|Mod2|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[22]~68_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X23_Y7_N0
\U1|Mod2|auto_generated|divider|divider|StageOut[23]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[23]~67_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|miao\(6))) # 
-- (!\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(6),
	datab => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[23]~67_combout\);

-- Location: LCCOMB_X23_Y7_N10
\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[23]~67_combout\ & 
-- !\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[23]~67_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y7_N12
\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y7_N18
\U1|Mod2|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X22_Y7_N0
\U1|Mod2|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|miao\(4))) # 
-- (!\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(4),
	datab => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X22_Y7_N8
\U1|Mod2|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|miao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|miao\(3),
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X22_Y7_N16
\U1|Mod2|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|miao\(2) & \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(2),
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X22_Y7_N22
\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U1|Mod2|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout\)))) # (!\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U1|Mod2|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout\)))))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U1|Mod2|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X22_Y7_N24
\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|StageOut[28]~65_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[28]~65_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y7_N26
\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y7_N4
\U1|Mod2|auto_generated|divider|divider|StageOut[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[30]~56_combout\ = (\U1|miao\(1) & \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|miao\(1),
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[30]~56_combout\);

-- Location: LCCOMB_X21_Y7_N20
\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\U1|Mod2|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[30]~56_combout\)))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\U1|Mod2|auto_generated|divider|divider|StageOut[30]~57_combout\) # (\U1|Mod2|auto_generated|divider|divider|StageOut[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[30]~57_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[30]~56_combout\,
	datad => VCC,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X21_Y7_N8
\U1|Mod2|auto_generated|divider|divider|StageOut[33]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[33]~58_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[33]~58_combout\);

-- Location: LCCOMB_X22_Y7_N14
\U1|Mod2|auto_generated|divider|divider|StageOut[32]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[32]~70_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\U1|miao\(3))) # 
-- (!\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|miao\(3),
	datab => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[32]~70_combout\);

-- Location: LCCOMB_X21_Y7_N18
\U1|Mod2|auto_generated|divider|divider|StageOut[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[31]~60_combout\ = (\U1|miao\(2) & \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|miao\(2),
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[31]~60_combout\);

-- Location: LCCOMB_X21_Y7_N22
\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\U1|Mod2|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[31]~61_combout\ & 
-- (!\U1|Mod2|auto_generated|divider|divider|StageOut[31]~60_combout\)))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|StageOut[31]~61_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[31]~60_combout\ & 
-- !\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X21_Y7_N24
\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\U1|Mod2|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[32]~70_combout\)))) # (!\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\U1|Mod2|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[32]~70_combout\)))))
-- \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\U1|Mod2|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- (\U1|Mod2|auto_generated|divider|divider|StageOut[32]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X21_Y7_N26
\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ & (!\U1|Mod2|auto_generated|divider|divider|StageOut[33]~58_combout\ & 
-- !\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[33]~58_combout\,
	datad => VCC,
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y7_N28
\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y7_N16
\U1|Mod2|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|miao\(1)))) # (!\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \U1|miao\(1),
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X21_Y7_N2
\U1|two_14[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_14[1]~5_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|two_14[1]~5_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\,
	combout => \U1|two_14[1]~5_combout\);

-- Location: LCCOMB_X17_Y8_N24
\U1|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal2~0_combout\ = (!\U1|flag\(2) & \U1|flag\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|flag\(2),
	datad => \U1|flag\(3),
	combout => \U1|Equal2~0_combout\);

-- Location: LCCOMB_X21_Y7_N0
\U1|two_14[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[1]~7_combout\ = \U1|two_14[1]~5_combout\ $ (((\U1|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\ & ((\U1|two_14[2]~24_combout\) # (!\U1|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_14[2]~24_combout\,
	datab => \U1|two_14[1]~5_combout\,
	datac => \U1|Equal2~0_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\,
	combout => \U1|two_14[1]~7_combout\);

-- Location: FF_X21_Y7_N1
\U1|two_14[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_14[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_14[1]~_emulated_q\);

-- Location: LCCOMB_X21_Y7_N30
\U1|two_14[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[1]~6_combout\ = (\rst~input_o\ & (\U1|two_14[1]~_emulated_q\ $ (((\U1|two_14[1]~5_combout\))))) # (!\rst~input_o\ & (((\U1|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|two_14[1]~_emulated_q\,
	datac => \U1|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datad => \U1|two_14[1]~5_combout\,
	combout => \U1|two_14[1]~6_combout\);

-- Location: LCCOMB_X13_Y8_N10
\U1|Selector125~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~13_combout\ = (\U1|next.scan~q\ & ((\U1|data\(1)) # ((\U1|next.data29~q\ & \U1|two_14[1]~6_combout\)))) # (!\U1|next.scan~q\ & (((\U1|next.data29~q\ & \U1|two_14[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.scan~q\,
	datab => \U1|data\(1),
	datac => \U1|next.data29~q\,
	datad => \U1|two_14[1]~6_combout\,
	combout => \U1|Selector125~13_combout\);

-- Location: LCCOMB_X13_Y8_N4
\U1|Selector125~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~14_combout\ = (\U1|Selector125~10_combout\) # ((\U1|Selector125~12_combout\) # ((\U1|Selector125~11_combout\) # (\U1|Selector125~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector125~10_combout\,
	datab => \U1|Selector125~12_combout\,
	datac => \U1|Selector125~11_combout\,
	datad => \U1|Selector125~13_combout\,
	combout => \U1|Selector125~14_combout\);

-- Location: LCCOMB_X11_Y6_N14
\U1|Add16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add16~14_combout\ = \U1|Add16~13\ $ (\U1|month\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|month\(7),
	cin => \U1|Add16~13\,
	combout => \U1|Add16~14_combout\);

-- Location: LCCOMB_X13_Y6_N12
\U1|month~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|month~2_combout\ = (\key2_out~q\ & ((\U1|Add16~14_combout\))) # (!\key2_out~q\ & (\U1|month\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key2_out~q\,
	datab => \U1|month\(7),
	datad => \U1|Add16~14_combout\,
	combout => \U1|month~2_combout\);

-- Location: LCCOMB_X13_Y6_N0
\U1|month[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|month[7]~0_combout\ = (\key3_out~q\ & (\U1|month~1_combout\)) # (!\key3_out~q\ & ((\U1|month~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month~1_combout\,
	datab => \key3_out~q\,
	datad => \U1|month~2_combout\,
	combout => \U1|month[7]~0_combout\);

-- Location: LCCOMB_X13_Y19_N28
\U1|Equal19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal19~1_combout\ = (\U1|fen\(3) & (\U1|fen\(4) & (\U1|fen\(1) & \U1|fen\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(3),
	datab => \U1|fen\(4),
	datac => \U1|fen\(1),
	datad => \U1|fen\(0),
	combout => \U1|Equal19~1_combout\);

-- Location: LCCOMB_X13_Y18_N2
\U1|Equal19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Equal19~2_combout\ = (\U1|fen\(5) & (\U1|Equal19~0_combout\ & \U1|Equal19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(5),
	datab => \U1|Equal19~0_combout\,
	datad => \U1|Equal19~1_combout\,
	combout => \U1|Equal19~2_combout\);

-- Location: LCCOMB_X8_Y6_N24
\U1|month~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|month~3_combout\ = (\U1|Equal18~2_combout\ & (\U1|Equal28~2_combout\ & (\U1|Equal19~2_combout\ & \U1|Equal20~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Equal18~2_combout\,
	datab => \U1|Equal28~2_combout\,
	datac => \U1|Equal19~2_combout\,
	datad => \U1|Equal20~2_combout\,
	combout => \U1|month~3_combout\);

-- Location: LCCOMB_X13_Y6_N22
\U1|month~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|month~4_combout\ = (\U1|month~3_combout\ & (\U1|Add16~14_combout\)) # (!\U1|month~3_combout\ & ((\U1|month\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add16~14_combout\,
	datab => \U1|month~3_combout\,
	datad => \U1|month\(7),
	combout => \U1|month~4_combout\);

-- Location: FF_X13_Y6_N1
\U1|month[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|month[7]~0_combout\,
	asdata => \U1|month~4_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \U1|ALT_INV_flag\(1),
	ena => \U1|Selector95~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|month\(7));

-- Location: LCCOMB_X12_Y6_N16
\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|month\(5) $ (VCC)
-- \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|month\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(5),
	datad => VCC,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X12_Y6_N18
\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|month\(6) & (\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|month\(6) & 
-- (!\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|month\(6) & !\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(6),
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X12_Y6_N20
\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U1|month\(7) & (\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\U1|month\(7) & 
-- (!\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\U1|month\(7) & !\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(7),
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X12_Y6_N22
\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X12_Y6_N0
\U1|Mod6|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\U1|month\(4) & !\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(4),
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X12_Y6_N2
\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Mod6|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Mod6|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Mod6|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Mod6|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X12_Y6_N28
\U1|Mod6|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X12_Y6_N14
\U1|Mod6|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[17]~39_combout\ = (!\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X11_Y6_N24
\U1|Mod6|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X12_Y6_N4
\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U1|Mod6|auto_generated|divider|divider|StageOut[16]~40_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- (!\U1|Mod6|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X12_Y6_N8
\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|StageOut[18]~36_combout\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[18]~37_combout\ & 
-- !\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y6_N10
\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X11_Y8_N28
\U1|Mod6|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X11_Y8_N16
\U1|Mod6|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[20]~49_combout\ = (\U1|month\(3) & !\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|month\(3),
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X11_Y8_N2
\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U1|Mod6|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\U1|Mod6|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\U1|Mod6|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X11_Y8_N14
\U1|Mod6|auto_generated|divider|divider|StageOut[23]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[23]~67_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|month\(6))) # 
-- (!\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(6),
	datab => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[23]~67_combout\);

-- Location: LCCOMB_X11_Y8_N24
\U1|Mod6|auto_generated|divider|divider|StageOut[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[22]~68_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|month\(5))) # 
-- (!\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(5),
	datab => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[22]~68_combout\);

-- Location: LCCOMB_X11_Y8_N6
\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[23]~67_combout\ & 
-- !\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[23]~67_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X11_Y8_N8
\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y8_N2
\U1|Mod6|auto_generated|divider|divider|StageOut[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[28]~65_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod6|auto_generated|divider|divider|StageOut[22]~68_combout\) # 
-- ((!\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|StageOut[22]~68_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[28]~65_combout\);

-- Location: LCCOMB_X10_Y8_N24
\U1|Mod6|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\U1|month\(4))) # 
-- (!\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|month\(4),
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X10_Y8_N4
\U1|Mod6|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\U1|month\(3) & \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|month\(3),
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X10_Y8_N28
\U1|Mod6|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U1|month\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|month\(2),
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X10_Y8_N16
\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|StageOut[28]~50_combout\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[28]~65_combout\ & 
-- !\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[28]~65_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y8_N18
\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X9_Y8_N24
\U1|Mod6|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U1|Mod6|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- ((\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \U1|Mod6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X10_Y8_N0
\U1|Mod6|auto_generated|divider|divider|StageOut[32]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[32]~59_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[32]~59_combout\);

-- Location: LCCOMB_X9_Y8_N4
\U1|Mod6|auto_generated|divider|divider|StageOut[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[31]~60_combout\ = (\U1|month\(2) & \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(2),
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[31]~60_combout\);

-- Location: LCCOMB_X9_Y8_N20
\U1|Mod6|auto_generated|divider|divider|StageOut[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[30]~57_combout\ = (\U1|month\(1) & !\U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|month\(1),
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[30]~57_combout\);

-- Location: LCCOMB_X9_Y8_N16
\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U1|Mod6|auto_generated|divider|divider|StageOut[33]~58_combout\ & (!\U1|Mod6|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- !\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[33]~58_combout\,
	datab => \U1|Mod6|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datad => VCC,
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X9_Y8_N18
\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X9_Y8_N2
\U1|Mod6|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod6|auto_generated|divider|divider|StageOut[36]~62_combout\ = (\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|month\(1)))) # (!\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \U1|month\(1),
	datad => \U1|Mod6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod6|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X9_Y8_N8
\U1|one_7[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[1]~5_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_7[1]~5_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod6|auto_generated|divider|divider|StageOut[36]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~inputclkctrl_outclk\,
	datab => \U1|one_7[1]~5_combout\,
	datad => \U1|Mod6|auto_generated|divider|divider|StageOut[36]~62_combout\,
	combout => \U1|one_7[1]~5_combout\);

-- Location: LCCOMB_X9_Y8_N30
\U1|one_7[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[1]~7_combout\ = \U1|one_7[1]~5_combout\ $ (((\U1|Mod6|auto_generated|divider|divider|StageOut[36]~62_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \U1|Decoder2~8_combout\,
	datac => \U1|one_7[1]~5_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_7[1]~7_combout\);

-- Location: FF_X9_Y8_N31
\U1|one_7[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_7[1]~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_7[1]~_emulated_q\);

-- Location: LCCOMB_X9_Y8_N28
\U1|one_7[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[1]~6_combout\ = (\rst~input_o\ & ((\U1|one_7[1]~5_combout\ $ (\U1|one_7[1]~_emulated_q\)))) # (!\rst~input_o\ & (\U1|Mod6|auto_generated|divider|divider|StageOut[36]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod6|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \rst~input_o\,
	datac => \U1|one_7[1]~5_combout\,
	datad => \U1|one_7[1]~_emulated_q\,
	combout => \U1|one_7[1]~6_combout\);

-- Location: LCCOMB_X9_Y9_N16
\U1|Selector125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~0_combout\ = (\U1|one_9[1]~6_combout\ & ((\U1|next.data8~q\) # ((\U1|next.data6~q\ & \U1|one_7[1]~6_combout\)))) # (!\U1|one_9[1]~6_combout\ & (((\U1|next.data6~q\ & \U1|one_7[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_9[1]~6_combout\,
	datab => \U1|next.data8~q\,
	datac => \U1|next.data6~q\,
	datad => \U1|one_7[1]~6_combout\,
	combout => \U1|Selector125~0_combout\);

-- Location: LCCOMB_X13_Y8_N24
\U1|Selector125~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector125~15_combout\ = (\U1|Selector125~3_combout\) # ((\U1|Selector125~9_combout\) # ((\U1|Selector125~14_combout\) # (\U1|Selector125~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector125~3_combout\,
	datab => \U1|Selector125~9_combout\,
	datac => \U1|Selector125~14_combout\,
	datad => \U1|Selector125~0_combout\,
	combout => \U1|Selector125~15_combout\);

-- Location: FF_X13_Y8_N25
\U1|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|Selector125~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|data\(1));

-- Location: LCCOMB_X5_Y11_N12
\U1|one_13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_13~6_combout\ = (((!\U1|week\(0) & !\U1|week\(1))) # (!\U1|one_13[2]~0_combout\)) # (!\U1|week\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(0),
	datab => \U1|week\(1),
	datac => \U1|week\(2),
	datad => \U1|one_13[2]~0_combout\,
	combout => \U1|one_13~6_combout\);

-- Location: FF_X5_Y11_N13
\U1|one_13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_13~6_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_13\(2));

-- Location: LCCOMB_X11_Y12_N2
\U1|Mod7|auto_generated|divider|divider|StageOut[37]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- ((\U1|Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|StageOut[31]~60_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\);

-- Location: LCCOMB_X12_Y12_N26
\U1|one_10[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_10[2]~9_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_10[2]~9_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \U1|one_10[2]~9_combout\);

-- Location: LCCOMB_X12_Y12_N28
\U1|one_10[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[2]~11_combout\ = \U1|one_10[2]~9_combout\ $ (((\U1|Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\) # ((\U1|Decoder2~6_combout\ & !\U1|scan_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~6_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|one_10[2]~9_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \U1|one_10[2]~11_combout\);

-- Location: FF_X12_Y12_N29
\U1|one_10[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_10[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_10[2]~_emulated_q\);

-- Location: LCCOMB_X12_Y12_N30
\U1|one_10[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[2]~10_combout\ = (\rst~input_o\ & (\U1|one_10[2]~_emulated_q\ $ ((\U1|one_10[2]~9_combout\)))) # (!\rst~input_o\ & (((\U1|Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_10[2]~_emulated_q\,
	datac => \U1|one_10[2]~9_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \U1|one_10[2]~10_combout\);

-- Location: LCCOMB_X12_Y12_N14
\U1|Selector124~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~12_combout\ = (\U1|next.data9~q\ & ((\U1|one_10[2]~10_combout\) # ((\U1|one_13\(2) & \U1|next.data12~q\)))) # (!\U1|next.data9~q\ & (\U1|one_13\(2) & ((\U1|next.data12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data9~q\,
	datab => \U1|one_13\(2),
	datac => \U1|one_10[2]~10_combout\,
	datad => \U1|next.data12~q\,
	combout => \U1|Selector124~12_combout\);

-- Location: LCCOMB_X13_Y10_N22
\U1|one_2[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_2[2]~9_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U1|one_2[2]~9_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_2[2]~9_combout\);

-- Location: LCCOMB_X13_Y10_N20
\U1|one_2[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[2]~10_combout\ = (\rst~input_o\ & (\U1|one_2[2]~_emulated_q\ $ ((\U1|one_2[2]~9_combout\)))) # (!\rst~input_o\ & (((!\U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_2[2]~_emulated_q\,
	datab => \rst~input_o\,
	datac => \U1|one_2[2]~9_combout\,
	datad => \U1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U1|one_2[2]~10_combout\);

-- Location: LCCOMB_X12_Y10_N28
\U1|Selector124~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~14_combout\ = (\U1|Selector124~13_combout\) # ((\U1|Selector124~12_combout\) # ((\U1|next.data1~q\ & \U1|one_2[2]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector124~13_combout\,
	datab => \U1|next.data1~q\,
	datac => \U1|Selector124~12_combout\,
	datad => \U1|one_2[2]~10_combout\,
	combout => \U1|Selector124~14_combout\);

-- Location: LCCOMB_X13_Y10_N18
\U1|Selector124~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~2_combout\ = (\U1|next.state2~q\) # ((\U1|one_1[2]~10_combout\ & \U1|next.data0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_1[2]~10_combout\,
	datab => \U1|next.state2~q\,
	datac => \U1|next.data0~q\,
	combout => \U1|Selector124~2_combout\);

-- Location: LCCOMB_X13_Y13_N22
\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \U1|dat\(5) $ (VCC)
-- \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\U1|dat\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|dat\(5),
	datad => VCC,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X13_Y13_N24
\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U1|dat\(6) & (\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\U1|dat\(6) & 
-- (!\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U1|dat\(6) & !\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(6),
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X13_Y13_N28
\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X13_Y13_N4
\U1|Div7|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\U1|dat\(7) & \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|dat\(7),
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X14_Y13_N18
\U1|Div7|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\U1|dat\(6) & \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(6),
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X14_Y13_N20
\U1|Div7|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X14_Y13_N8
\U1|Div7|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\U1|dat\(4) & !\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|dat\(4),
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X14_Y13_N22
\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U1|Div7|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Div7|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U1|Div7|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\U1|Div7|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X14_Y13_N28
\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U1|Div7|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\U1|Div7|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y13_N30
\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y13_N2
\U1|Div7|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|dat\(6))) # 
-- (!\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|dat\(6),
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X14_Y13_N16
\U1|Div7|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|dat\(5)))) # 
-- (!\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \U1|dat\(5),
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X14_Y13_N0
\U1|Div7|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X13_Y14_N24
\U1|Div7|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|dat\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|dat\(3),
	combout => \U1|Div7|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X13_Y14_N12
\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U1|Div7|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\U1|Div7|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- !\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datad => VCC,
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y14_N14
\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X9_Y9_N4
\U1|one_9[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_9[2]~9_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|one_9[2]~9_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_9[2]~9_combout\);

-- Location: LCCOMB_X9_Y9_N0
\U1|one_9[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[2]~11_combout\ = \U1|one_9[2]~9_combout\ $ ((((\U1|Decoder2~6_combout\ & !\U1|scan_flag~q\)) # (!\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~6_combout\,
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|one_9[2]~9_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_9[2]~11_combout\);

-- Location: FF_X9_Y9_N1
\U1|one_9[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_9[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_9[2]~_emulated_q\);

-- Location: LCCOMB_X9_Y9_N18
\U1|one_9[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[2]~10_combout\ = (\rst~input_o\ & (\U1|one_9[2]~_emulated_q\ $ (((\U1|one_9[2]~9_combout\))))) # (!\rst~input_o\ & (((!\U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_9[2]~_emulated_q\,
	datac => \U1|Div7|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U1|one_9[2]~9_combout\,
	combout => \U1|one_9[2]~10_combout\);

-- Location: LCCOMB_X9_Y9_N30
\U1|Selector124~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~4_combout\ = (\U1|one_7[2]~10_combout\ & ((\U1|next.data6~q\) # ((\U1|one_9[2]~10_combout\ & \U1|next.data8~q\)))) # (!\U1|one_7[2]~10_combout\ & (\U1|one_9[2]~10_combout\ & (\U1|next.data8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_7[2]~10_combout\,
	datab => \U1|one_9[2]~10_combout\,
	datac => \U1|next.data8~q\,
	datad => \U1|next.data6~q\,
	combout => \U1|Selector124~4_combout\);

-- Location: LCCOMB_X21_Y7_N10
\U1|Mod2|auto_generated|divider|divider|StageOut[37]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[37]~63_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|Mod2|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- ((\U1|Mod2|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[37]~63_combout\);

-- Location: LCCOMB_X21_Y8_N24
\U1|two_14[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_14[2]~9_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod2|auto_generated|divider|divider|StageOut[37]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|two_14[2]~9_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod2|auto_generated|divider|divider|StageOut[37]~63_combout\,
	combout => \U1|two_14[2]~9_combout\);

-- Location: LCCOMB_X14_Y11_N6
\U1|two_14[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[2]~25_combout\ = (\U1|flag\(2)) # (((\U1|Selector95~0_combout\ & \U1|scan_flag~q\)) # (!\U1|flag\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector95~0_combout\,
	datab => \U1|flag\(2),
	datac => \U1|flag\(3),
	datad => \U1|scan_flag~q\,
	combout => \U1|two_14[2]~25_combout\);

-- Location: LCCOMB_X21_Y8_N4
\U1|two_14[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[2]~11_combout\ = \U1|two_14[2]~9_combout\ $ (((\U1|two_14[2]~25_combout\ & (\U1|Mod2|auto_generated|divider|divider|StageOut[37]~63_combout\)) # (!\U1|two_14[2]~25_combout\ & ((\U1|Selector95~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[37]~63_combout\,
	datab => \U1|two_14[2]~9_combout\,
	datac => \U1|two_14[2]~25_combout\,
	datad => \U1|Selector95~0_combout\,
	combout => \U1|two_14[2]~11_combout\);

-- Location: FF_X21_Y8_N5
\U1|two_14[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_14[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_14[2]~_emulated_q\);

-- Location: LCCOMB_X21_Y8_N2
\U1|two_14[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[2]~10_combout\ = (\rst~input_o\ & ((\U1|two_14[2]~_emulated_q\ $ (\U1|two_14[2]~9_combout\)))) # (!\rst~input_o\ & (\U1|Mod2|auto_generated|divider|divider|StageOut[37]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[37]~63_combout\,
	datab => \U1|two_14[2]~_emulated_q\,
	datac => \rst~input_o\,
	datad => \U1|two_14[2]~9_combout\,
	combout => \U1|two_14[2]~10_combout\);

-- Location: LCCOMB_X21_Y8_N18
\U1|Selector124~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~3_combout\ = (\U1|next.scan~q\ & ((\U1|data\(2)) # ((\U1|next.data29~q\ & \U1|two_14[2]~10_combout\)))) # (!\U1|next.scan~q\ & (\U1|next.data29~q\ & ((\U1|two_14[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.scan~q\,
	datab => \U1|next.data29~q\,
	datac => \U1|data\(2),
	datad => \U1|two_14[2]~10_combout\,
	combout => \U1|Selector124~3_combout\);

-- Location: LCCOMB_X12_Y10_N26
\U1|Selector124~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~5_combout\ = (\U1|Selector124~1_combout\) # ((\U1|Selector124~2_combout\) # ((\U1|Selector124~4_combout\) # (\U1|Selector124~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector124~1_combout\,
	datab => \U1|Selector124~2_combout\,
	datac => \U1|Selector124~4_combout\,
	datad => \U1|Selector124~3_combout\,
	combout => \U1|Selector124~5_combout\);

-- Location: LCCOMB_X12_Y10_N22
\U1|two_10[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[2]~9_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_10[2]~9_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_10[2]~9_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \rst~inputclkctrl_outclk\,
	combout => \U1|two_10[2]~9_combout\);

-- Location: LCCOMB_X12_Y10_N8
\U1|two_10[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[2]~11_combout\ = \U1|two_10[2]~9_combout\ $ (((\U1|two_11[2]~26_combout\ & ((!\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\U1|two_11[2]~26_combout\ & (\U1|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mux20~0_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|two_10[2]~9_combout\,
	datad => \U1|two_11[2]~26_combout\,
	combout => \U1|two_10[2]~11_combout\);

-- Location: FF_X12_Y10_N9
\U1|two_10[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_10[2]~11_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_10[2]~_emulated_q\);

-- Location: LCCOMB_X12_Y10_N6
\U1|two_10[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[2]~10_combout\ = (\rst~input_o\ & (\U1|two_10[2]~9_combout\ $ (((\U1|two_10[2]~_emulated_q\))))) # (!\rst~input_o\ & (((!\U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_10[2]~9_combout\,
	datab => \U1|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U1|two_10[2]~_emulated_q\,
	datad => \rst~input_o\,
	combout => \U1|two_10[2]~10_combout\);

-- Location: LCCOMB_X12_Y10_N14
\U1|Selector124~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~0_combout\ = (\U1|two_8[2]~10_combout\ & ((\U1|next.data23~q\) # ((\U1|next.data25~q\ & \U1|two_10[2]~10_combout\)))) # (!\U1|two_8[2]~10_combout\ & (((\U1|next.data25~q\ & \U1|two_10[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_8[2]~10_combout\,
	datab => \U1|next.data23~q\,
	datac => \U1|next.data25~q\,
	datad => \U1|two_10[2]~10_combout\,
	combout => \U1|Selector124~0_combout\);

-- Location: LCCOMB_X12_Y10_N24
\U1|Selector124~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector124~15_combout\ = (\U1|Selector124~11_combout\) # ((\U1|Selector124~14_combout\) # ((\U1|Selector124~5_combout\) # (\U1|Selector124~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector124~11_combout\,
	datab => \U1|Selector124~14_combout\,
	datac => \U1|Selector124~5_combout\,
	datad => \U1|Selector124~0_combout\,
	combout => \U1|Selector124~15_combout\);

-- Location: FF_X12_Y10_N25
\U1|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|Selector124~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|data\(2));

-- Location: LCCOMB_X12_Y8_N0
\U1|Decoder2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder2~7_combout\ = (\U1|flag\(1) & (!\U1|flag\(2) & (!\U1|flag\(3) & !\U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(1),
	datab => \U1|flag\(2),
	datac => \U1|flag\(3),
	datad => \U1|flag\(0),
	combout => \U1|Decoder2~7_combout\);

-- Location: LCCOMB_X16_Y9_N26
\U1|one_2[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_2[3]~13_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U1|one_2[3]~13_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_2[3]~13_combout\);

-- Location: LCCOMB_X16_Y9_N18
\U1|one_2[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[3]~15_combout\ = \U1|one_2[3]~13_combout\ $ (((!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U1|Decoder2~7_combout\,
	datac => \U1|one_2[3]~13_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_2[3]~15_combout\);

-- Location: FF_X16_Y9_N19
\U1|one_2[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_2[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_2[3]~_emulated_q\);

-- Location: LCCOMB_X16_Y9_N28
\U1|one_2[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_2[3]~14_combout\ = (\rst~input_o\ & (\U1|one_2[3]~13_combout\ $ ((\U1|one_2[3]~_emulated_q\)))) # (!\rst~input_o\ & (((!\U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_2[3]~13_combout\,
	datab => \U1|one_2[3]~_emulated_q\,
	datac => \U1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \rst~input_o\,
	combout => \U1|one_2[3]~14_combout\);

-- Location: LCCOMB_X16_Y9_N4
\U1|one_3[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_3[3]~13_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|one_3[3]~13_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_3[3]~13_combout\);

-- Location: LCCOMB_X16_Y9_N20
\U1|one_3[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_3[3]~14_combout\ = (\rst~input_o\ & (\U1|one_3[3]~_emulated_q\ $ ((\U1|one_3[3]~13_combout\)))) # (!\rst~input_o\ & (((!\U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_3[3]~_emulated_q\,
	datab => \U1|one_3[3]~13_combout\,
	datac => \U1|Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \rst~input_o\,
	combout => \U1|one_3[3]~14_combout\);

-- Location: LCCOMB_X16_Y9_N16
\U1|Selector123~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~12_combout\ = (\U1|next.data1~q\ & ((\U1|one_2[3]~14_combout\) # ((\U1|one_3[3]~14_combout\ & \U1|next.data2~q\)))) # (!\U1|next.data1~q\ & (((\U1|one_3[3]~14_combout\ & \U1|next.data2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data1~q\,
	datab => \U1|one_2[3]~14_combout\,
	datac => \U1|one_3[3]~14_combout\,
	datad => \U1|next.data2~q\,
	combout => \U1|Selector123~12_combout\);

-- Location: LCCOMB_X8_Y8_N14
\U1|one_6[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_6[3]~13_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|one_6[3]~13_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_6[3]~13_combout\);

-- Location: LCCOMB_X8_Y8_N18
\U1|one_6[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[3]~14_combout\ = (\rst~input_o\ & (\U1|one_6[3]~_emulated_q\ $ (((\U1|one_6[3]~13_combout\))))) # (!\rst~input_o\ & (((!\U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_6[3]~_emulated_q\,
	datab => \U1|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|one_6[3]~13_combout\,
	datad => \rst~input_o\,
	combout => \U1|one_6[3]~14_combout\);

-- Location: LCCOMB_X17_Y7_N0
\U1|Selector123~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~13_combout\ = (\U1|Selector123~11_combout\) # ((\U1|Selector123~12_combout\) # ((\U1|next.data5~q\ & \U1|one_6[3]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector123~11_combout\,
	datab => \U1|next.data5~q\,
	datac => \U1|Selector123~12_combout\,
	datad => \U1|one_6[3]~14_combout\,
	combout => \U1|Selector123~13_combout\);

-- Location: LCCOMB_X11_Y12_N16
\U1|Mod7|auto_generated|divider|divider|StageOut[38]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\ = (\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- ((\U1|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\)))) # (!\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod7|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datab => \U1|Mod7|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datac => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|Mod7|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \U1|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\);

-- Location: LCCOMB_X11_Y12_N18
\U1|one_10[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_10[3]~13_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|one_10[3]~13_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \U1|one_10[3]~13_combout\);

-- Location: LCCOMB_X12_Y12_N8
\U1|one_10[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[3]~15_combout\ = \U1|one_10[3]~13_combout\ $ (((\U1|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~6_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datad => \U1|one_10[3]~13_combout\,
	combout => \U1|one_10[3]~15_combout\);

-- Location: FF_X12_Y12_N9
\U1|one_10[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_10[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_10[3]~_emulated_q\);

-- Location: LCCOMB_X11_Y11_N0
\U1|one_10[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_10[3]~14_combout\ = (\rst~input_o\ & (\U1|one_10[3]~_emulated_q\ $ (((\U1|one_10[3]~13_combout\))))) # (!\rst~input_o\ & (((\U1|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_10[3]~_emulated_q\,
	datac => \U1|Mod7|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datad => \U1|one_10[3]~13_combout\,
	combout => \U1|one_10[3]~14_combout\);

-- Location: LCCOMB_X11_Y11_N14
\U1|Selector123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~0_combout\ = (\U1|one_13\(3) & ((\U1|next.data12~q\) # ((\U1|one_10[3]~14_combout\ & \U1|next.data9~q\)))) # (!\U1|one_13\(3) & (\U1|one_10[3]~14_combout\ & (\U1|next.data9~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_13\(3),
	datab => \U1|one_10[3]~14_combout\,
	datac => \U1|next.data9~q\,
	datad => \U1|next.data12~q\,
	combout => \U1|Selector123~0_combout\);

-- Location: LCCOMB_X8_Y10_N18
\U1|Mod0|auto_generated|divider|divider|StageOut[38]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout\ = (\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout\) # 
-- ((\U1|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout\)))) # (!\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datac => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \U1|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout\);

-- Location: LCCOMB_X9_Y10_N4
\U1|two_8[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_8[3]~13_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|two_8[3]~13_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \U1|two_8[3]~13_combout\);

-- Location: LCCOMB_X9_Y10_N0
\U1|two_8[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8[3]~14_combout\ = (\rst~input_o\ & (\U1|two_8[3]~_emulated_q\ $ (((\U1|two_8[3]~13_combout\))))) # (!\rst~input_o\ & (((\U1|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_8[3]~_emulated_q\,
	datab => \U1|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datac => \U1|two_8[3]~13_combout\,
	datad => \rst~input_o\,
	combout => \U1|two_8[3]~14_combout\);

-- Location: LCCOMB_X12_Y9_N22
\U1|two_10[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_10[3]~13_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|two_10[3]~13_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_10[3]~13_combout\);

-- Location: LCCOMB_X12_Y9_N18
\U1|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux19~1_combout\ = (!\U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mux19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div8|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|Mux19~0_combout\,
	combout => \U1|Mux19~1_combout\);

-- Location: LCCOMB_X12_Y9_N10
\U1|two_10[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[3]~15_combout\ = \U1|two_10[3]~13_combout\ $ (((\U1|Mux19~1_combout\) # ((!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|two_11[2]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U1|Mux19~1_combout\,
	datac => \U1|two_10[3]~13_combout\,
	datad => \U1|two_11[2]~26_combout\,
	combout => \U1|two_10[3]~15_combout\);

-- Location: FF_X12_Y9_N11
\U1|two_10[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_10[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_10[3]~_emulated_q\);

-- Location: LCCOMB_X12_Y9_N16
\U1|two_10[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[3]~14_combout\ = (\rst~input_o\ & ((\U1|two_10[3]~13_combout\ $ (\U1|two_10[3]~_emulated_q\)))) # (!\rst~input_o\ & (!\U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \rst~input_o\,
	datac => \U1|two_10[3]~13_combout\,
	datad => \U1|two_10[3]~_emulated_q\,
	combout => \U1|two_10[3]~14_combout\);

-- Location: LCCOMB_X16_Y11_N24
\U1|Selector123~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~1_combout\ = (\U1|next.data23~q\ & ((\U1|two_8[3]~14_combout\) # ((\U1|next.data25~q\ & \U1|two_10[3]~14_combout\)))) # (!\U1|next.data23~q\ & (\U1|next.data25~q\ & ((\U1|two_10[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data23~q\,
	datab => \U1|next.data25~q\,
	datac => \U1|two_8[3]~14_combout\,
	datad => \U1|two_10[3]~14_combout\,
	combout => \U1|Selector123~1_combout\);

-- Location: LCCOMB_X22_Y8_N0
\U1|two_13[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_13[3]~13_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|two_13[3]~13_combout\,
	combout => \U1|two_13[3]~13_combout\);

-- Location: LCCOMB_X22_Y8_N30
\U1|two_13[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[3]~14_combout\ = (\rst~input_o\ & (\U1|two_13[3]~_emulated_q\ $ (((\U1|two_13[3]~13_combout\))))) # (!\rst~input_o\ & (((!\U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_13[3]~_emulated_q\,
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \rst~input_o\,
	datad => \U1|two_13[3]~13_combout\,
	combout => \U1|two_13[3]~14_combout\);

-- Location: LCCOMB_X16_Y11_N8
\U1|Selector123~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~4_combout\ = ((\U1|next.state1~q\) # ((\U1|next.data28~q\ & \U1|two_13[3]~14_combout\))) # (!\U1|Selector123~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector123~3_combout\,
	datab => \U1|next.state1~q\,
	datac => \U1|next.data28~q\,
	datad => \U1|two_13[3]~14_combout\,
	combout => \U1|Selector123~4_combout\);

-- Location: LCCOMB_X4_Y11_N10
\U1|one_14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_14~2_combout\ = (!\U1|week\(2) & (\U1|one_13[2]~0_combout\ & (\U1|week\(1) $ (!\U1|week\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|week\(2),
	datab => \U1|week\(1),
	datac => \U1|one_13[2]~0_combout\,
	datad => \U1|week\(0),
	combout => \U1|one_14~2_combout\);

-- Location: FF_X4_Y11_N11
\U1|one_14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_14~2_combout\,
	ena => \U1|one_13[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_14\(3));

-- Location: LCCOMB_X12_Y11_N18
\U1|Selector123~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~7_combout\ = (\U1|one_15\(3) & ((\U1|next.data14~q\) # ((\U1|next.data13~q\ & \U1|one_14\(3))))) # (!\U1|one_15\(3) & (\U1|next.data13~q\ & (\U1|one_14\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_15\(3),
	datab => \U1|next.data13~q\,
	datac => \U1|one_14\(3),
	datad => \U1|next.data14~q\,
	combout => \U1|Selector123~7_combout\);

-- Location: LCCOMB_X17_Y7_N24
\U1|Mod2|auto_generated|divider|divider|StageOut[38]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mod2|auto_generated|divider|divider|StageOut[38]~64_combout\ = (\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U1|Mod2|auto_generated|divider|divider|StageOut[32]~59_combout\) # 
-- ((\U1|Mod2|auto_generated|divider|divider|StageOut[32]~70_combout\)))) # (!\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (((\U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Mod2|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[32]~70_combout\,
	datac => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U1|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \U1|Mod2|auto_generated|divider|divider|StageOut[38]~64_combout\);

-- Location: LCCOMB_X17_Y7_N26
\U1|two_14[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_14[3]~13_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Mod2|auto_generated|divider|divider|StageOut[38]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_14[3]~13_combout\,
	datac => \rst~inputclkctrl_outclk\,
	datad => \U1|Mod2|auto_generated|divider|divider|StageOut[38]~64_combout\,
	combout => \U1|two_14[3]~13_combout\);

-- Location: LCCOMB_X17_Y7_N28
\U1|two_14[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14[3]~14_combout\ = (\rst~input_o\ & (\U1|two_14[3]~_emulated_q\ $ (((\U1|two_14[3]~13_combout\))))) # (!\rst~input_o\ & (((\U1|Mod2|auto_generated|divider|divider|StageOut[38]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_14[3]~_emulated_q\,
	datab => \U1|Mod2|auto_generated|divider|divider|StageOut[38]~64_combout\,
	datac => \U1|two_14[3]~13_combout\,
	datad => \rst~input_o\,
	combout => \U1|two_14[3]~14_combout\);

-- Location: LCCOMB_X17_Y7_N12
\U1|Selector123~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~5_combout\ = (\U1|next.scan~q\ & ((\U1|data\(3)) # ((\U1|next.data29~q\ & \U1|two_14[3]~14_combout\)))) # (!\U1|next.scan~q\ & (((\U1|next.data29~q\ & \U1|two_14[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.scan~q\,
	datab => \U1|data\(3),
	datac => \U1|next.data29~q\,
	datad => \U1|two_14[3]~14_combout\,
	combout => \U1|Selector123~5_combout\);

-- Location: LCCOMB_X16_Y10_N8
\U1|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux31~0_combout\ = (!\U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|Mux28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U1|Mux28~0_combout\,
	combout => \U1|Mux31~0_combout\);

-- Location: LCCOMB_X14_Y15_N22
\U1|two_7[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[3]~15_combout\ = \U1|two_7[3]~13_combout\ $ (((\U1|Mux31~0_combout\) # ((!\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U1|two_7[4]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_7[3]~13_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|two_7[4]~34_combout\,
	datad => \U1|Mux31~0_combout\,
	combout => \U1|two_7[3]~15_combout\);

-- Location: FF_X14_Y15_N23
\U1|two_7[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_7[3]~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_7[3]~_emulated_q\);

-- Location: LCCOMB_X14_Y15_N6
\U1|two_7[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[3]~13_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|two_7[3]~13_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((!\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_7[3]~13_combout\,
	datab => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_7[3]~13_combout\);

-- Location: LCCOMB_X14_Y15_N4
\U1|two_7[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[3]~14_combout\ = (\rst~input_o\ & ((\U1|two_7[3]~_emulated_q\ $ (\U1|two_7[3]~13_combout\)))) # (!\rst~input_o\ & (!\U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U1|two_7[3]~_emulated_q\,
	datad => \U1|two_7[3]~13_combout\,
	combout => \U1|two_7[3]~14_combout\);

-- Location: LCCOMB_X16_Y11_N0
\U1|Selector123~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~6_combout\ = (\U1|two_3\(0) & ((\U1|next.data20~q\) # ((\U1|next.data22~q\ & \U1|two_7[3]~14_combout\)))) # (!\U1|two_3\(0) & (((\U1|next.data22~q\ & \U1|two_7[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_3\(0),
	datab => \U1|next.data20~q\,
	datac => \U1|next.data22~q\,
	datad => \U1|two_7[3]~14_combout\,
	combout => \U1|Selector123~6_combout\);

-- Location: LCCOMB_X16_Y11_N10
\U1|Selector123~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~8_combout\ = ((\U1|Selector123~7_combout\) # ((\U1|Selector123~5_combout\) # (\U1|Selector123~6_combout\))) # (!\U1|Selector124~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector124~8_combout\,
	datab => \U1|Selector123~7_combout\,
	datac => \U1|Selector123~5_combout\,
	datad => \U1|Selector123~6_combout\,
	combout => \U1|Selector123~8_combout\);

-- Location: LCCOMB_X16_Y11_N28
\U1|Selector123~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~9_combout\ = (\U1|Selector123~2_combout\) # ((\U1|Selector123~1_combout\) # ((\U1|Selector123~4_combout\) # (\U1|Selector123~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector123~2_combout\,
	datab => \U1|Selector123~1_combout\,
	datac => \U1|Selector123~4_combout\,
	datad => \U1|Selector123~8_combout\,
	combout => \U1|Selector123~9_combout\);

-- Location: LCCOMB_X17_Y7_N16
\U1|Selector123~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~14_combout\ = (\U1|Selector123~10_combout\) # ((\U1|Selector123~13_combout\) # ((\U1|Selector123~0_combout\) # (\U1|Selector123~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector123~10_combout\,
	datab => \U1|Selector123~13_combout\,
	datac => \U1|Selector123~0_combout\,
	datad => \U1|Selector123~9_combout\,
	combout => \U1|Selector123~14_combout\);

-- Location: FF_X17_Y7_N17
\U1|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|Selector123~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|data\(3));

-- Location: LCCOMB_X12_Y9_N8
\U1|two_10[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[4]~17_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_10[4]~17_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|two_10[4]~17_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_10[4]~17_combout\);

-- Location: LCCOMB_X12_Y9_N12
\U1|two_10[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_10[4]~18_combout\ = (\rst~input_o\ & (\U1|two_10[4]~_emulated_q\ $ ((\U1|two_10[4]~17_combout\)))) # (!\rst~input_o\ & (((\U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_10[4]~_emulated_q\,
	datab => \rst~input_o\,
	datac => \U1|two_10[4]~17_combout\,
	datad => \U1|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U1|two_10[4]~18_combout\);

-- Location: LCCOMB_X13_Y9_N12
\U1|two_8~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_8~23_combout\ = (\U1|Decoder2~2_combout\ & !\U1|scan_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Decoder2~2_combout\,
	datac => \U1|scan_flag~q\,
	combout => \U1|two_8~23_combout\);

-- Location: FF_X13_Y9_N13
\U1|two_8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_8~23_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_8\(4));

-- Location: LCCOMB_X12_Y9_N14
\U1|Selector122~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~4_combout\ = (\U1|next.data25~q\ & ((\U1|two_10[4]~18_combout\) # ((\U1|next.data23~q\ & !\U1|two_8\(4))))) # (!\U1|next.data25~q\ & (\U1|next.data23~q\ & ((!\U1|two_8\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data25~q\,
	datab => \U1|next.data23~q\,
	datac => \U1|two_10[4]~18_combout\,
	datad => \U1|two_8\(4),
	combout => \U1|Selector122~4_combout\);

-- Location: LCCOMB_X13_Y9_N20
\U1|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Mux30~0_combout\ = (\U1|flag\(2)) # ((\U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|scan_flag~q\) # (\U1|flag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|scan_flag~q\,
	datac => \U1|flag\(0),
	datad => \U1|flag\(2),
	combout => \U1|Mux30~0_combout\);

-- Location: LCCOMB_X13_Y9_N0
\U1|two_7[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[4]~17_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_7[4]~17_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|two_7[4]~17_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_7[4]~17_combout\);

-- Location: LCCOMB_X13_Y9_N18
\U1|two_7[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[4]~19_combout\ = \U1|two_7[4]~17_combout\ $ (((\U1|two_7[4]~34_combout\ & (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\U1|two_7[4]~34_combout\ & ((\U1|Mux30~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|two_7[4]~34_combout\,
	datac => \U1|Mux30~0_combout\,
	datad => \U1|two_7[4]~17_combout\,
	combout => \U1|two_7[4]~19_combout\);

-- Location: FF_X13_Y9_N19
\U1|two_7[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_7[4]~19_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_7[4]~_emulated_q\);

-- Location: LCCOMB_X13_Y9_N28
\U1|two_7[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[4]~18_combout\ = (\rst~input_o\ & ((\U1|two_7[4]~_emulated_q\ $ (\U1|two_7[4]~17_combout\)))) # (!\rst~input_o\ & (\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|two_7[4]~_emulated_q\,
	datac => \rst~input_o\,
	datad => \U1|two_7[4]~17_combout\,
	combout => \U1|two_7[4]~18_combout\);

-- Location: LCCOMB_X12_Y9_N4
\U1|Selector122~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~5_combout\ = (\U1|two_2\(5) & ((\U1|next.data19~q\) # ((\U1|two_7[4]~18_combout\ & \U1|next.data22~q\)))) # (!\U1|two_2\(5) & (\U1|two_7[4]~18_combout\ & (\U1|next.data22~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_2\(5),
	datab => \U1|two_7[4]~18_combout\,
	datac => \U1|next.data22~q\,
	datad => \U1|next.data19~q\,
	combout => \U1|Selector122~5_combout\);

-- Location: LCCOMB_X11_Y11_N26
\U1|one_9[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[4]~17_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_9[4]~17_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|one_9[4]~17_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_9[4]~17_combout\);

-- Location: LCCOMB_X11_Y11_N8
\U1|one_9[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[4]~18_combout\ = (\rst~input_o\ & (\U1|one_9[4]~_emulated_q\ $ (((\U1|one_9[4]~17_combout\))))) # (!\rst~input_o\ & (((\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_9[4]~_emulated_q\,
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|one_9[4]~17_combout\,
	datad => \rst~input_o\,
	combout => \U1|one_9[4]~18_combout\);

-- Location: LCCOMB_X11_Y11_N12
\U1|Selector122~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~7_combout\ = (\U1|one_13\(4) & ((\U1|next.data12~q\) # ((\U1|next.data8~q\ & \U1|one_9[4]~18_combout\)))) # (!\U1|one_13\(4) & (\U1|next.data8~q\ & (\U1|one_9[4]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_13\(4),
	datab => \U1|next.data8~q\,
	datac => \U1|one_9[4]~18_combout\,
	datad => \U1|next.data12~q\,
	combout => \U1|Selector122~7_combout\);

-- Location: LCCOMB_X12_Y9_N30
\U1|Selector122~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~8_combout\ = (\U1|Selector122~6_combout\) # ((\U1|Selector122~4_combout\) # ((\U1|Selector122~5_combout\) # (\U1|Selector122~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector122~6_combout\,
	datab => \U1|Selector122~4_combout\,
	datac => \U1|Selector122~5_combout\,
	datad => \U1|Selector122~7_combout\,
	combout => \U1|Selector122~8_combout\);

-- Location: LCCOMB_X16_Y11_N22
\U1|Selector123~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector123~3_combout\ = (\U1|next.state0~q\ & (!\U1|next.data24~q\ & ((\U1|two_12\(1)) # (!\U1|next.data27~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_12\(1),
	datab => \U1|next.state0~q\,
	datac => \U1|next.data27~q\,
	datad => \U1|next.data24~q\,
	combout => \U1|Selector123~3_combout\);

-- Location: LCCOMB_X12_Y9_N0
\U1|Selector122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~0_combout\ = (\U1|next.data6~q\) # ((\U1|next.data3~q\) # (\U1|next.data9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|next.data6~q\,
	datac => \U1|next.data3~q\,
	datad => \U1|next.data9~q\,
	combout => \U1|Selector122~0_combout\);

-- Location: LCCOMB_X17_Y8_N20
\U1|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|WideOr6~0_combout\ = (\U1|flag\(3) & (!\U1|flag\(2) & ((\U1|flag\(1)) # (\U1|flag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datab => \U1|flag\(2),
	datac => \U1|flag\(1),
	datad => \U1|flag\(0),
	combout => \U1|WideOr6~0_combout\);

-- Location: FF_X17_Y8_N21
\U1|two_14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|WideOr6~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_14\(4));

-- Location: LCCOMB_X17_Y7_N18
\U1|Selector122~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~1_combout\ = (\U1|next.scan~q\ & ((\U1|data\(4)) # ((!\U1|two_14\(4) & \U1|next.data29~q\)))) # (!\U1|next.scan~q\ & (!\U1|two_14\(4) & (\U1|next.data29~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.scan~q\,
	datab => \U1|two_14\(4),
	datac => \U1|next.data29~q\,
	datad => \U1|data\(4),
	combout => \U1|Selector122~1_combout\);

-- Location: LCCOMB_X17_Y9_N26
\U1|Selector122~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~3_combout\ = (\U1|Selector122~2_combout\) # (((\U1|Selector122~0_combout\) # (\U1|Selector122~1_combout\)) # (!\U1|Selector123~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector122~2_combout\,
	datab => \U1|Selector123~3_combout\,
	datac => \U1|Selector122~0_combout\,
	datad => \U1|Selector122~1_combout\,
	combout => \U1|Selector122~3_combout\);

-- Location: LCCOMB_X16_Y9_N14
\U1|Selector122~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~9_combout\ = (\U1|next.data21~q\) # ((\U1|next.data2~q\) # (\U1|next.data1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|next.data21~q\,
	datac => \U1|next.data2~q\,
	datad => \U1|next.data1~q\,
	combout => \U1|Selector122~9_combout\);

-- Location: LCCOMB_X17_Y9_N4
\U1|Selector122~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector122~11_combout\ = (\U1|Selector122~10_combout\) # ((\U1|Selector122~8_combout\) # ((\U1|Selector122~3_combout\) # (\U1|Selector122~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector122~10_combout\,
	datab => \U1|Selector122~8_combout\,
	datac => \U1|Selector122~3_combout\,
	datad => \U1|Selector122~9_combout\,
	combout => \U1|Selector122~11_combout\);

-- Location: FF_X17_Y9_N5
\U1|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|Selector122~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|data\(4));

-- Location: LCCOMB_X8_Y8_N28
\U1|Decoder2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder2~3_combout\ = (\U1|flag\(3) & (!\U1|flag\(1) & (!\U1|flag\(2) & !\U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datab => \U1|flag\(1),
	datac => \U1|flag\(2),
	datad => \U1|flag\(0),
	combout => \U1|Decoder2~3_combout\);

-- Location: LCCOMB_X8_Y8_N20
\U1|two_14~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_14~23_combout\ = (!\U1|scan_flag~q\ & \U1|Decoder2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|scan_flag~q\,
	datad => \U1|Decoder2~3_combout\,
	combout => \U1|two_14~23_combout\);

-- Location: FF_X8_Y8_N21
\U1|two_14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|two_14~23_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|two_14\(5));

-- Location: FF_X14_Y7_N27
\U1|next.data30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data29~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data30~q\);

-- Location: LCCOMB_X17_Y7_N4
\U1|next.data31~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|next.data31~feeder_combout\ = \U1|next.data30~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|next.data30~q\,
	combout => \U1|next.data31~feeder_combout\);

-- Location: FF_X17_Y7_N5
\U1|next.data31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|next.data31~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.data31~q\);

-- Location: FF_X17_Y7_N7
\U1|next.scan\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	asdata => \U1|next.data31~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|next.scan~q\);

-- Location: LCCOMB_X7_Y8_N18
\U1|Selector121~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~2_combout\ = (\U1|next.data29~q\ & (!\U1|two_14\(5) & ((\U1|data\(5)) # (!\U1|next.scan~q\)))) # (!\U1|next.data29~q\ & (((\U1|data\(5)) # (!\U1|next.scan~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data29~q\,
	datab => \U1|two_14\(5),
	datac => \U1|next.scan~q\,
	datad => \U1|data\(5),
	combout => \U1|Selector121~2_combout\);

-- Location: LCCOMB_X16_Y11_N14
\U1|Selector121~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~7_combout\ = (\U1|two_2\(5)) # ((!\U1|next.data18~q\ & (!\U1|next.data17~q\ & !\U1|next.data19~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_2\(5),
	datab => \U1|next.data18~q\,
	datac => \U1|next.data17~q\,
	datad => \U1|next.data19~q\,
	combout => \U1|Selector121~7_combout\);

-- Location: LCCOMB_X11_Y11_N28
\U1|one_9[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[5]~20_combout\ = (\rst~input_o\ & (\U1|one_9[5]~_emulated_q\ $ (((\U1|one_9[4]~17_combout\))))) # (!\rst~input_o\ & (((\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_9[5]~_emulated_q\,
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|one_9[4]~17_combout\,
	datad => \rst~input_o\,
	combout => \U1|one_9[5]~20_combout\);

-- Location: LCCOMB_X11_Y11_N22
\U1|Selector121~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~6_combout\ = (\U1|one_10\(5) & (!\U1|next.data9~q\ & ((\U1|one_9[5]~20_combout\) # (!\U1|next.data8~q\)))) # (!\U1|one_10\(5) & (((\U1|one_9[5]~20_combout\)) # (!\U1|next.data8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_10\(5),
	datab => \U1|next.data8~q\,
	datac => \U1|next.data9~q\,
	datad => \U1|one_9[5]~20_combout\,
	combout => \U1|Selector121~6_combout\);

-- Location: LCCOMB_X11_Y9_N4
\U1|one_1[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[5]~21_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_1[5]~21_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Add8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add8~0_combout\,
	datac => \U1|one_1[5]~21_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_1[5]~21_combout\);

-- Location: LCCOMB_X11_Y9_N14
\U1|one_1[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[5]~23_combout\ = \U1|one_1[5]~21_combout\ $ (((!\U1|Add8~0_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add8~0_combout\,
	datab => \U1|Decoder2~7_combout\,
	datac => \U1|one_1[5]~21_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_1[5]~23_combout\);

-- Location: FF_X11_Y9_N15
\U1|one_1[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_1[5]~23_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_1[5]~_emulated_q\);

-- Location: LCCOMB_X11_Y9_N20
\U1|one_1[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_1[5]~22_combout\ = (\rst~input_o\ & ((\U1|one_1[5]~21_combout\ $ (\U1|one_1[5]~_emulated_q\)))) # (!\rst~input_o\ & (!\U1|Add8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add8~0_combout\,
	datab => \rst~input_o\,
	datac => \U1|one_1[5]~21_combout\,
	datad => \U1|one_1[5]~_emulated_q\,
	combout => \U1|one_1[5]~22_combout\);

-- Location: LCCOMB_X7_Y8_N28
\U1|Selector121~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~9_combout\ = (!\U1|next.data16~q\ & ((\U1|one_1[5]~22_combout\) # (!\U1|next.data0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data0~q\,
	datac => \U1|one_1[5]~22_combout\,
	datad => \U1|next.data16~q\,
	combout => \U1|Selector121~9_combout\);

-- Location: LCCOMB_X7_Y8_N2
\U1|Selector121~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~10_combout\ = (\U1|Selector121~8_combout\ & (\U1|Selector121~7_combout\ & (\U1|Selector121~6_combout\ & \U1|Selector121~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector121~8_combout\,
	datab => \U1|Selector121~7_combout\,
	datac => \U1|Selector121~6_combout\,
	datad => \U1|Selector121~9_combout\,
	combout => \U1|Selector121~10_combout\);

-- Location: LCCOMB_X11_Y11_N10
\U1|Selector121~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~4_combout\ = ((!\U1|next.data14~q\ & (!\U1|next.data13~q\ & !\U1|next.data12~q\))) # (!\U1|one_13\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_13\(5),
	datab => \U1|next.data14~q\,
	datac => \U1|next.data13~q\,
	datad => \U1|next.data12~q\,
	combout => \U1|Selector121~4_combout\);

-- Location: LCCOMB_X13_Y9_N4
\U1|two_7[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_7[5]~20_combout\ = (\rst~input_o\ & (\U1|two_7[5]~_emulated_q\ $ (((\U1|two_7[4]~17_combout\))))) # (!\rst~input_o\ & (((\U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_7[5]~_emulated_q\,
	datab => \rst~input_o\,
	datac => \U1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|two_7[4]~17_combout\,
	combout => \U1|two_7[5]~20_combout\);

-- Location: LCCOMB_X7_Y8_N8
\U1|Selector121~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~12_combout\ = (\U1|two_2\(5) & (((\U1|two_7[5]~20_combout\)) # (!\U1|next.data22~q\))) # (!\U1|two_2\(5) & (!\U1|next.data20~q\ & ((\U1|two_7[5]~20_combout\) # (!\U1|next.data22~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_2\(5),
	datab => \U1|next.data22~q\,
	datac => \U1|next.data20~q\,
	datad => \U1|two_7[5]~20_combout\,
	combout => \U1|Selector121~12_combout\);

-- Location: LCCOMB_X16_Y8_N24
\U1|one_7[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_7[1]~23_combout\ = (!\U1|scan_flag~q\ & \U1|Decoder2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|scan_flag~q\,
	datad => \U1|Decoder2~8_combout\,
	combout => \U1|one_7[1]~23_combout\);

-- Location: FF_X16_Y8_N19
\U1|one_7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|one_7[1]~23_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_7\(5));

-- Location: LCCOMB_X16_Y8_N28
\U1|one_6[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[4]~17_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & (\U1|one_6[4]~17_combout\)) # (!GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|one_6[4]~17_combout\,
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_6[4]~17_combout\);

-- Location: LCCOMB_X16_Y8_N14
\U1|one_6[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[5]~21_combout\ = \U1|one_6[4]~17_combout\ $ (((\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|Decoder2~8_combout\,
	datac => \U1|scan_flag~q\,
	datad => \U1|one_6[4]~17_combout\,
	combout => \U1|one_6[5]~21_combout\);

-- Location: FF_X16_Y8_N15
\U1|one_6[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_6[5]~21_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_6[5]~_emulated_q\);

-- Location: LCCOMB_X16_Y8_N8
\U1|one_6[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[5]~20_combout\ = (\rst~input_o\ & (\U1|one_6[5]~_emulated_q\ $ (((\U1|one_6[4]~17_combout\))))) # (!\rst~input_o\ & (((\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_6[5]~_emulated_q\,
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|one_6[4]~17_combout\,
	combout => \U1|one_6[5]~20_combout\);

-- Location: LCCOMB_X16_Y8_N16
\U1|Selector121~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~11_combout\ = (\U1|next.data6~q\ & (!\U1|one_7\(5) & ((\U1|one_6[5]~20_combout\) # (!\U1|next.data5~q\)))) # (!\U1|next.data6~q\ & (((\U1|one_6[5]~20_combout\) # (!\U1|next.data5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data6~q\,
	datab => \U1|one_7\(5),
	datac => \U1|one_6[5]~20_combout\,
	datad => \U1|next.data5~q\,
	combout => \U1|Selector121~11_combout\);

-- Location: LCCOMB_X7_Y8_N6
\U1|Selector121~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~13_combout\ = (\U1|Selector121~12_combout\ & \U1|Selector121~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Selector121~12_combout\,
	datad => \U1|Selector121~11_combout\,
	combout => \U1|Selector121~13_combout\);

-- Location: LCCOMB_X7_Y8_N4
\U1|Selector121~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~14_combout\ = (\U1|Selector121~5_combout\ & (\U1|Selector121~10_combout\ & (\U1|Selector121~4_combout\ & \U1|Selector121~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector121~5_combout\,
	datab => \U1|Selector121~10_combout\,
	datac => \U1|Selector121~4_combout\,
	datad => \U1|Selector121~13_combout\,
	combout => \U1|Selector121~14_combout\);

-- Location: LCCOMB_X7_Y8_N12
\U1|Selector121~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector121~15_combout\ = (\U1|Selector121~3_combout\ & (\U1|Selector121~2_combout\ & (\U1|Selector121~14_combout\ & \U1|Selector121~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector121~3_combout\,
	datab => \U1|Selector121~2_combout\,
	datac => \U1|Selector121~14_combout\,
	datad => \U1|Selector121~1_combout\,
	combout => \U1|Selector121~15_combout\);

-- Location: FF_X7_Y8_N13
\U1|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|Selector121~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|data\(5));

-- Location: LCCOMB_X12_Y11_N0
\U1|Selector120~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector120~4_combout\ = (\U1|one_13\(6) & ((\U1|next.data12~q\) # ((\U1|next.data13~q\) # (\U1|next.data14~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_13\(6),
	datab => \U1|next.data12~q\,
	datac => \U1|next.data13~q\,
	datad => \U1|next.data14~q\,
	combout => \U1|Selector120~4_combout\);

-- Location: LCCOMB_X13_Y12_N8
\U1|two_13[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[6]~23_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|two_13[6]~23_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|two_13[6]~23_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|two_13[6]~23_combout\);

-- Location: LCCOMB_X13_Y12_N12
\U1|two_13[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|two_13[6]~24_combout\ = (\rst~input_o\ & (\U1|two_13[6]~_emulated_q\ $ (((\U1|two_13[6]~23_combout\))))) # (!\rst~input_o\ & (((!\U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|two_13[6]~_emulated_q\,
	datab => \U1|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|two_13[6]~23_combout\,
	datad => \rst~input_o\,
	combout => \U1|two_13[6]~24_combout\);

-- Location: LCCOMB_X12_Y12_N18
\U1|Selector120~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector120~6_combout\ = (\U1|Selector120~5_combout\) # ((\U1|Selector120~4_combout\) # ((\U1|next.data28~q\ & \U1|two_13[6]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector120~5_combout\,
	datab => \U1|Selector120~4_combout\,
	datac => \U1|next.data28~q\,
	datad => \U1|two_13[6]~24_combout\,
	combout => \U1|Selector120~6_combout\);

-- Location: LCCOMB_X16_Y8_N2
\U1|one_6[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[6]~23_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_6[6]~23_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|one_6[6]~23_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_6[6]~23_combout\);

-- Location: LCCOMB_X16_Y8_N10
\U1|one_6[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[6]~25_combout\ = \U1|one_6[6]~23_combout\ $ (((!\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|one_6[6]~23_combout\,
	datac => \U1|scan_flag~q\,
	datad => \U1|Decoder2~8_combout\,
	combout => \U1|one_6[6]~25_combout\);

-- Location: FF_X16_Y8_N11
\U1|one_6[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_6[6]~25_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_6[6]~_emulated_q\);

-- Location: LCCOMB_X16_Y8_N12
\U1|one_6[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_6[6]~24_combout\ = (\rst~input_o\ & (\U1|one_6[6]~_emulated_q\ $ (((\U1|one_6[6]~23_combout\))))) # (!\rst~input_o\ & (((!\U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|one_6[6]~_emulated_q\,
	datac => \U1|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U1|one_6[6]~23_combout\,
	combout => \U1|one_6[6]~24_combout\);

-- Location: LCCOMB_X11_Y11_N4
\U1|one_9[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[6]~23_combout\ = (GLOBAL(\rst~inputclkctrl_outclk\) & ((\U1|one_9[6]~23_combout\))) # (!GLOBAL(\rst~inputclkctrl_outclk\) & (!\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|one_9[6]~23_combout\,
	datad => \rst~inputclkctrl_outclk\,
	combout => \U1|one_9[6]~23_combout\);

-- Location: LCCOMB_X14_Y10_N10
\U1|Decoder2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Decoder2~6_combout\ = (!\U1|flag\(3) & (\U1|flag\(2) & (!\U1|flag\(1) & !\U1|flag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|flag\(3),
	datab => \U1|flag\(2),
	datac => \U1|flag\(1),
	datad => \U1|flag\(0),
	combout => \U1|Decoder2~6_combout\);

-- Location: LCCOMB_X11_Y11_N30
\U1|one_9[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[6]~25_combout\ = \U1|one_9[6]~23_combout\ $ (((!\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U1|scan_flag~q\) # (!\U1|Decoder2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U1|Decoder2~6_combout\,
	datac => \U1|one_9[6]~23_combout\,
	datad => \U1|scan_flag~q\,
	combout => \U1|one_9[6]~25_combout\);

-- Location: FF_X11_Y11_N31
\U1|one_9[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|one_9[6]~25_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|one_9[6]~_emulated_q\);

-- Location: LCCOMB_X11_Y11_N20
\U1|one_9[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|one_9[6]~24_combout\ = (\rst~input_o\ & ((\U1|one_9[6]~23_combout\ $ (\U1|one_9[6]~_emulated_q\)))) # (!\rst~input_o\ & (!\U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U1|Div7|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U1|one_9[6]~23_combout\,
	datad => \U1|one_9[6]~_emulated_q\,
	combout => \U1|one_9[6]~24_combout\);

-- Location: LCCOMB_X12_Y12_N0
\U1|Selector120~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector120~1_combout\ = (\U1|next.data8~q\ & ((\U1|one_9[6]~24_combout\) # ((\U1|one_6[6]~24_combout\ & \U1|next.data5~q\)))) # (!\U1|next.data8~q\ & (\U1|one_6[6]~24_combout\ & ((\U1|next.data5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.data8~q\,
	datab => \U1|one_6[6]~24_combout\,
	datac => \U1|one_9[6]~24_combout\,
	datad => \U1|next.data5~q\,
	combout => \U1|Selector120~1_combout\);

-- Location: LCCOMB_X11_Y9_N16
\U1|Selector120~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector120~0_combout\ = (\U1|one_1[6]~26_combout\ & \U1|next.data0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|one_1[6]~26_combout\,
	datac => \U1|next.data0~q\,
	combout => \U1|Selector120~0_combout\);

-- Location: LCCOMB_X12_Y12_N16
\U1|Selector120~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector120~7_combout\ = (\U1|Selector120~3_combout\) # ((\U1|Selector120~6_combout\) # ((\U1|Selector120~1_combout\) # (\U1|Selector120~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Selector120~3_combout\,
	datab => \U1|Selector120~6_combout\,
	datac => \U1|Selector120~1_combout\,
	datad => \U1|Selector120~0_combout\,
	combout => \U1|Selector120~7_combout\);

-- Location: FF_X12_Y12_N17
\U1|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|Selector120~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|data\(6));

-- Location: LCCOMB_X14_Y10_N24
\U1|Selector119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Selector119~0_combout\ = (\U1|next.state5~q\) # ((\U1|next.state4~q\) # ((\U1|next.scan~q\ & \U1|data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|next.scan~q\,
	datab => \U1|next.state5~q\,
	datac => \U1|data\(7),
	datad => \U1|next.state4~q\,
	combout => \U1|Selector119~0_combout\);

-- Location: FF_X14_Y10_N25
\U1|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|lcd_clk~clkctrl_outclk\,
	d => \U1|Selector119~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|data\(7));

-- Location: LCCOMB_X33_Y12_N4
\U1|count_led[0]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[0]~69_combout\ = !\U1|count_led\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|count_led\(0),
	combout => \U1|count_led[0]~69_combout\);

-- Location: FF_X33_Y12_N5
\U1|count_led[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[0]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(0));

-- Location: LCCOMB_X33_Y12_N14
\U1|count_led[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[3]~27_combout\ = (\U1|count_led\(3) & (\U1|count_led[2]~26\ $ (GND))) # (!\U1|count_led\(3) & (!\U1|count_led[2]~26\ & VCC))
-- \U1|count_led[3]~28\ = CARRY((\U1|count_led\(3) & !\U1|count_led[2]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(3),
	datad => VCC,
	cin => \U1|count_led[2]~26\,
	combout => \U1|count_led[3]~27_combout\,
	cout => \U1|count_led[3]~28\);

-- Location: FF_X33_Y12_N15
\U1|count_led[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(3));

-- Location: LCCOMB_X33_Y12_N16
\U1|count_led[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[4]~29_combout\ = (\U1|count_led\(4) & (!\U1|count_led[3]~28\)) # (!\U1|count_led\(4) & ((\U1|count_led[3]~28\) # (GND)))
-- \U1|count_led[4]~30\ = CARRY((!\U1|count_led[3]~28\) # (!\U1|count_led\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(4),
	datad => VCC,
	cin => \U1|count_led[3]~28\,
	combout => \U1|count_led[4]~29_combout\,
	cout => \U1|count_led[4]~30\);

-- Location: FF_X33_Y12_N17
\U1|count_led[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(4));

-- Location: LCCOMB_X33_Y12_N18
\U1|count_led[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[5]~31_combout\ = (\U1|count_led\(5) & (\U1|count_led[4]~30\ $ (GND))) # (!\U1|count_led\(5) & (!\U1|count_led[4]~30\ & VCC))
-- \U1|count_led[5]~32\ = CARRY((\U1|count_led\(5) & !\U1|count_led[4]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(5),
	datad => VCC,
	cin => \U1|count_led[4]~30\,
	combout => \U1|count_led[5]~31_combout\,
	cout => \U1|count_led[5]~32\);

-- Location: FF_X33_Y12_N19
\U1|count_led[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(5));

-- Location: LCCOMB_X33_Y12_N20
\U1|count_led[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[6]~33_combout\ = (\U1|count_led\(6) & (!\U1|count_led[5]~32\)) # (!\U1|count_led\(6) & ((\U1|count_led[5]~32\) # (GND)))
-- \U1|count_led[6]~34\ = CARRY((!\U1|count_led[5]~32\) # (!\U1|count_led\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(6),
	datad => VCC,
	cin => \U1|count_led[5]~32\,
	combout => \U1|count_led[6]~33_combout\,
	cout => \U1|count_led[6]~34\);

-- Location: FF_X33_Y12_N21
\U1|count_led[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(6));

-- Location: LCCOMB_X33_Y12_N24
\U1|count_led[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[8]~37_combout\ = (\U1|count_led\(8) & (!\U1|count_led[7]~36\)) # (!\U1|count_led\(8) & ((\U1|count_led[7]~36\) # (GND)))
-- \U1|count_led[8]~38\ = CARRY((!\U1|count_led[7]~36\) # (!\U1|count_led\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(8),
	datad => VCC,
	cin => \U1|count_led[7]~36\,
	combout => \U1|count_led[8]~37_combout\,
	cout => \U1|count_led[8]~38\);

-- Location: FF_X33_Y12_N25
\U1|count_led[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(8));

-- Location: LCCOMB_X33_Y12_N28
\U1|count_led[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[10]~41_combout\ = (\U1|count_led\(10) & (!\U1|count_led[9]~40\)) # (!\U1|count_led\(10) & ((\U1|count_led[9]~40\) # (GND)))
-- \U1|count_led[10]~42\ = CARRY((!\U1|count_led[9]~40\) # (!\U1|count_led\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(10),
	datad => VCC,
	cin => \U1|count_led[9]~40\,
	combout => \U1|count_led[10]~41_combout\,
	cout => \U1|count_led[10]~42\);

-- Location: FF_X33_Y12_N29
\U1|count_led[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(10));

-- Location: LCCOMB_X33_Y11_N0
\U1|count_led[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[12]~45_combout\ = (\U1|count_led\(12) & (!\U1|count_led[11]~44\)) # (!\U1|count_led\(12) & ((\U1|count_led[11]~44\) # (GND)))
-- \U1|count_led[12]~46\ = CARRY((!\U1|count_led[11]~44\) # (!\U1|count_led\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(12),
	datad => VCC,
	cin => \U1|count_led[11]~44\,
	combout => \U1|count_led[12]~45_combout\,
	cout => \U1|count_led[12]~46\);

-- Location: FF_X33_Y11_N1
\U1|count_led[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(12));

-- Location: LCCOMB_X33_Y11_N2
\U1|count_led[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[13]~47_combout\ = (\U1|count_led\(13) & (\U1|count_led[12]~46\ $ (GND))) # (!\U1|count_led\(13) & (!\U1|count_led[12]~46\ & VCC))
-- \U1|count_led[13]~48\ = CARRY((\U1|count_led\(13) & !\U1|count_led[12]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(13),
	datad => VCC,
	cin => \U1|count_led[12]~46\,
	combout => \U1|count_led[13]~47_combout\,
	cout => \U1|count_led[13]~48\);

-- Location: FF_X33_Y11_N3
\U1|count_led[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(13));

-- Location: LCCOMB_X33_Y11_N4
\U1|count_led[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[14]~49_combout\ = (\U1|count_led\(14) & (!\U1|count_led[13]~48\)) # (!\U1|count_led\(14) & ((\U1|count_led[13]~48\) # (GND)))
-- \U1|count_led[14]~50\ = CARRY((!\U1|count_led[13]~48\) # (!\U1|count_led\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(14),
	datad => VCC,
	cin => \U1|count_led[13]~48\,
	combout => \U1|count_led[14]~49_combout\,
	cout => \U1|count_led[14]~50\);

-- Location: FF_X33_Y11_N5
\U1|count_led[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(14));

-- Location: LCCOMB_X33_Y11_N8
\U1|count_led[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[16]~53_combout\ = (\U1|count_led\(16) & (!\U1|count_led[15]~52\)) # (!\U1|count_led\(16) & ((\U1|count_led[15]~52\) # (GND)))
-- \U1|count_led[16]~54\ = CARRY((!\U1|count_led[15]~52\) # (!\U1|count_led\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(16),
	datad => VCC,
	cin => \U1|count_led[15]~52\,
	combout => \U1|count_led[16]~53_combout\,
	cout => \U1|count_led[16]~54\);

-- Location: FF_X33_Y11_N9
\U1|count_led[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(16));

-- Location: LCCOMB_X33_Y11_N14
\U1|count_led[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[19]~59_combout\ = (\U1|count_led\(19) & (\U1|count_led[18]~58\ $ (GND))) # (!\U1|count_led\(19) & (!\U1|count_led[18]~58\ & VCC))
-- \U1|count_led[19]~60\ = CARRY((\U1|count_led\(19) & !\U1|count_led[18]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(19),
	datad => VCC,
	cin => \U1|count_led[18]~58\,
	combout => \U1|count_led[19]~59_combout\,
	cout => \U1|count_led[19]~60\);

-- Location: FF_X33_Y11_N15
\U1|count_led[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[19]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(19));

-- Location: LCCOMB_X33_Y11_N16
\U1|count_led[20]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[20]~61_combout\ = (\U1|count_led\(20) & (!\U1|count_led[19]~60\)) # (!\U1|count_led\(20) & ((\U1|count_led[19]~60\) # (GND)))
-- \U1|count_led[20]~62\ = CARRY((!\U1|count_led[19]~60\) # (!\U1|count_led\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(20),
	datad => VCC,
	cin => \U1|count_led[19]~60\,
	combout => \U1|count_led[20]~61_combout\,
	cout => \U1|count_led[20]~62\);

-- Location: FF_X33_Y11_N17
\U1|count_led[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[20]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(20));

-- Location: LCCOMB_X33_Y11_N18
\U1|count_led[21]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[21]~63_combout\ = (\U1|count_led\(21) & (\U1|count_led[20]~62\ $ (GND))) # (!\U1|count_led\(21) & (!\U1|count_led[20]~62\ & VCC))
-- \U1|count_led[21]~64\ = CARRY((\U1|count_led\(21) & !\U1|count_led[20]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(21),
	datad => VCC,
	cin => \U1|count_led[20]~62\,
	combout => \U1|count_led[21]~63_combout\,
	cout => \U1|count_led[21]~64\);

-- Location: FF_X33_Y11_N19
\U1|count_led[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[21]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(21));

-- Location: LCCOMB_X33_Y11_N20
\U1|count_led[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[22]~65_combout\ = (\U1|count_led\(22) & (!\U1|count_led[21]~64\)) # (!\U1|count_led\(22) & ((\U1|count_led[21]~64\) # (GND)))
-- \U1|count_led[22]~66\ = CARRY((!\U1|count_led[21]~64\) # (!\U1|count_led\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|count_led\(22),
	datad => VCC,
	cin => \U1|count_led[21]~64\,
	combout => \U1|count_led[22]~65_combout\,
	cout => \U1|count_led[22]~66\);

-- Location: FF_X33_Y11_N21
\U1|count_led[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[22]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(22));

-- Location: LCCOMB_X33_Y11_N22
\U1|count_led[23]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|count_led[23]~67_combout\ = \U1|count_led[22]~66\ $ (!\U1|count_led\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|count_led\(23),
	cin => \U1|count_led[22]~66\,
	combout => \U1|count_led[23]~67_combout\);

-- Location: FF_X33_Y11_N23
\U1|count_led[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|count_led[23]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|count_led\(23));

-- Location: CLKCTRL_G8
\U1|count_led[23]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U1|count_led[23]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U1|count_led[23]~clkctrl_outclk\);

-- Location: LCCOMB_X13_Y18_N26
\U1|Add24~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~20_combout\ = \U1|fen\(7) $ (\U1|Add24~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(7),
	cin => \U1|Add24~18\,
	combout => \U1|Add24~20_combout\);

-- Location: LCCOMB_X13_Y19_N22
\U1|Add25~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add25~14_combout\ = \U1|Add25~13\ $ (!\U1|fen\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|fen\(7),
	cin => \U1|Add25~13\,
	combout => \U1|Add25~14_combout\);

-- Location: LCCOMB_X13_Y19_N30
\U1|Add24~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add24~22_combout\ = (\U1|Add24~12_combout\ & ((\U1|Add25~14_combout\) # ((\U1|Add24~20_combout\ & \U1|shi[5]~1_combout\)))) # (!\U1|Add24~12_combout\ & (\U1|Add24~20_combout\ & ((\U1|shi[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add24~12_combout\,
	datab => \U1|Add24~20_combout\,
	datac => \U1|Add25~14_combout\,
	datad => \U1|shi[5]~1_combout\,
	combout => \U1|Add24~22_combout\);

-- Location: FF_X11_Y16_N5
\U1|fen[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U1|Add24~22_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U1|fen[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|fen\(7));

-- Location: LCCOMB_X10_Y16_N14
\U1|always6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always6~8_combout\ = (\U1|fen\(6) & ((\U1|fen\(7) $ (\U1|alarm_fen\(7))) # (!\U1|alarm_fen\(6)))) # (!\U1|fen\(6) & ((\U1|alarm_fen\(6)) # (\U1|fen\(7) $ (\U1|alarm_fen\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(6),
	datab => \U1|fen\(7),
	datac => \U1|alarm_fen\(7),
	datad => \U1|alarm_fen\(6),
	combout => \U1|always6~8_combout\);

-- Location: LCCOMB_X10_Y16_N26
\U1|always6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always6~6_combout\ = (\U1|fen\(2) & ((\U1|alarm_fen\(3) $ (!\U1|fen\(3))) # (!\U1|alarm_fen\(2)))) # (!\U1|fen\(2) & ((\U1|alarm_fen\(2)) # (\U1|alarm_fen\(3) $ (!\U1|fen\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(2),
	datab => \U1|alarm_fen\(3),
	datac => \U1|alarm_fen\(2),
	datad => \U1|fen\(3),
	combout => \U1|always6~6_combout\);

-- Location: LCCOMB_X10_Y16_N16
\U1|always6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always6~7_combout\ = (\U1|fen\(4) & ((\U1|alarm_fen\(4)) # (\U1|fen\(5) $ (!\U1|alarm_fen\(5))))) # (!\U1|fen\(4) & ((\U1|fen\(5) $ (!\U1|alarm_fen\(5))) # (!\U1|alarm_fen\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|fen\(4),
	datab => \U1|fen\(5),
	datac => \U1|alarm_fen\(5),
	datad => \U1|alarm_fen\(4),
	combout => \U1|always6~7_combout\);

-- Location: LCCOMB_X10_Y16_N4
\U1|always6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always6~9_combout\ = (\U1|always6~5_combout\) # ((\U1|always6~8_combout\) # ((\U1|always6~6_combout\) # (\U1|always6~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|always6~5_combout\,
	datab => \U1|always6~8_combout\,
	datac => \U1|always6~6_combout\,
	datad => \U1|always6~7_combout\,
	combout => \U1|always6~9_combout\);

-- Location: LCCOMB_X14_Y16_N4
\U1|state[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|state[1]~4_combout\ = (\U1|state\(0) & (\U1|state\(1) $ (VCC))) # (!\U1|state\(0) & (\U1|state\(1) & VCC))
-- \U1|state[1]~5\ = CARRY((\U1|state\(0) & \U1|state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(0),
	datab => \U1|state\(1),
	datad => VCC,
	combout => \U1|state[1]~4_combout\,
	cout => \U1|state[1]~5\);

-- Location: FF_X14_Y16_N5
\U1|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|state[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|state\(1));

-- Location: LCCOMB_X14_Y16_N6
\U1|state[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|state[2]~6_combout\ = (\U1|state\(2) & (!\U1|state[1]~5\)) # (!\U1|state\(2) & ((\U1|state[1]~5\) # (GND)))
-- \U1|state[2]~7\ = CARRY((!\U1|state[1]~5\) # (!\U1|state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(2),
	datad => VCC,
	cin => \U1|state[1]~5\,
	combout => \U1|state[2]~6_combout\,
	cout => \U1|state[2]~7\);

-- Location: LCCOMB_X14_Y16_N8
\U1|state[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|state[3]~8_combout\ = (\U1|state\(3) & (\U1|state[2]~7\ $ (GND))) # (!\U1|state\(3) & (!\U1|state[2]~7\ & VCC))
-- \U1|state[3]~9\ = CARRY((\U1|state\(3) & !\U1|state[2]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|state\(3),
	datad => VCC,
	cin => \U1|state[2]~7\,
	combout => \U1|state[3]~8_combout\,
	cout => \U1|state[3]~9\);

-- Location: FF_X14_Y16_N9
\U1|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|state[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|state\(3));

-- Location: LCCOMB_X14_Y16_N24
\U1|state[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|state[0]~12_combout\ = !\U1|state\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|state\(0),
	combout => \U1|state[0]~12_combout\);

-- Location: FF_X14_Y16_N25
\U1|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|state[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|state\(0));

-- Location: LCCOMB_X14_Y16_N30
\U1|Ram0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~0_combout\ = (\U1|state\(3) & ((\U1|state\(1) & ((!\U1|state\(0)))) # (!\U1|state\(1) & (!\U1|state\(2))))) # (!\U1|state\(3) & (\U1|state\(2) & ((\U1|state\(1)) # (!\U1|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(2),
	datab => \U1|state\(1),
	datac => \U1|state\(3),
	datad => \U1|state\(0),
	combout => \U1|Ram0~0_combout\);

-- Location: LCCOMB_X14_Y16_N12
\U1|Ram0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~1_combout\ = (\U1|state\(0) & ((\U1|state\(2)) # ((!\U1|state\(3))))) # (!\U1|state\(0) & ((\U1|state\(1)) # (\U1|state\(2) $ (\U1|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(2),
	datab => \U1|state\(1),
	datac => \U1|state\(3),
	datad => \U1|state\(0),
	combout => \U1|Ram0~1_combout\);

-- Location: LCCOMB_X14_Y16_N26
\U1|led~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~0_combout\ = (\U1|state\(4) & (\U1|Ram0~0_combout\)) # (!\U1|state\(4) & ((!\U1|Ram0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(4),
	datac => \U1|Ram0~0_combout\,
	datad => \U1|Ram0~1_combout\,
	combout => \U1|led~0_combout\);

-- Location: LCCOMB_X10_Y12_N26
\U1|always6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always6~0_combout\ = (\U1|alarm_shi\(1) & ((\U1|shi\(1)) # (\U1|shi\(0) $ (!\U1|alarm_shi\(0))))) # (!\U1|alarm_shi\(1) & ((\U1|shi\(0) $ (!\U1|alarm_shi\(0))) # (!\U1|shi\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alarm_shi\(1),
	datab => \U1|shi\(1),
	datac => \U1|shi\(0),
	datad => \U1|alarm_shi\(0),
	combout => \U1|always6~0_combout\);

-- Location: LCCOMB_X5_Y10_N0
\U1|always6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always6~2_combout\ = (\U1|shi\(5) & ((\U1|shi\(4) $ (!\U1|alarm_shi\(4))) # (!\U1|alarm_shi\(5)))) # (!\U1|shi\(5) & ((\U1|alarm_shi\(5)) # (\U1|shi\(4) $ (!\U1|alarm_shi\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(5),
	datab => \U1|shi\(4),
	datac => \U1|alarm_shi\(5),
	datad => \U1|alarm_shi\(4),
	combout => \U1|always6~2_combout\);

-- Location: LCCOMB_X5_Y10_N26
\U1|always6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always6~3_combout\ = (\U1|shi\(7) & ((\U1|shi\(6) $ (\U1|alarm_shi\(6))) # (!\U1|alarm_shi\(7)))) # (!\U1|shi\(7) & ((\U1|alarm_shi\(7)) # (\U1|shi\(6) $ (\U1|alarm_shi\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|shi\(7),
	datab => \U1|shi\(6),
	datac => \U1|alarm_shi\(6),
	datad => \U1|alarm_shi\(7),
	combout => \U1|always6~3_combout\);

-- Location: LCCOMB_X10_Y12_N18
\U1|always6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always6~4_combout\ = (\U1|always6~1_combout\) # ((\U1|always6~0_combout\) # ((\U1|always6~2_combout\) # (\U1|always6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|always6~1_combout\,
	datab => \U1|always6~0_combout\,
	datac => \U1|always6~2_combout\,
	datad => \U1|always6~3_combout\,
	combout => \U1|always6~4_combout\);

-- Location: LCCOMB_X14_Y16_N0
\U1|led~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~1_combout\ = (!\U1|always6~9_combout\ & (\U1|led~0_combout\ & !\U1|always6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|always6~9_combout\,
	datac => \U1|led~0_combout\,
	datad => \U1|always6~4_combout\,
	combout => \U1|led~1_combout\);

-- Location: FF_X14_Y16_N1
\U1|led[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|led~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|led\(0));

-- Location: LCCOMB_X14_Y16_N10
\U1|state[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|state[4]~10_combout\ = \U1|state[3]~9\ $ (\U1|state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|state\(4),
	cin => \U1|state[3]~9\,
	combout => \U1|state[4]~10_combout\);

-- Location: FF_X14_Y16_N11
\U1|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|state[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|state\(4));

-- Location: FF_X14_Y16_N7
\U1|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|state[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|state\(2));

-- Location: LCCOMB_X13_Y16_N14
\U1|Ram0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~3_combout\ = (\U1|state\(0)) # ((\U1|state\(4) & ((!\U1|state\(2)))) # (!\U1|state\(4) & ((\U1|state\(1)) # (\U1|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(1),
	datab => \U1|state\(0),
	datac => \U1|state\(4),
	datad => \U1|state\(2),
	combout => \U1|Ram0~3_combout\);

-- Location: LCCOMB_X13_Y16_N12
\U1|Ram0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~2_combout\ = (\U1|state\(1) & ((\U1|state\(0) & ((\U1|state\(4)) # (\U1|state\(2)))) # (!\U1|state\(0) & (!\U1|state\(4))))) # (!\U1|state\(1) & (!\U1|state\(0) & ((\U1|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(1),
	datab => \U1|state\(0),
	datac => \U1|state\(4),
	datad => \U1|state\(2),
	combout => \U1|Ram0~2_combout\);

-- Location: LCCOMB_X13_Y16_N8
\U1|led~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~2_combout\ = (\U1|state\(3) & ((\U1|Ram0~2_combout\))) # (!\U1|state\(3) & (\U1|Ram0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|state\(3),
	datac => \U1|Ram0~3_combout\,
	datad => \U1|Ram0~2_combout\,
	combout => \U1|led~2_combout\);

-- Location: LCCOMB_X13_Y16_N20
\U1|led~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~3_combout\ = (!\U1|always6~9_combout\ & (!\U1|led~2_combout\ & !\U1|always6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|always6~9_combout\,
	datac => \U1|led~2_combout\,
	datad => \U1|always6~4_combout\,
	combout => \U1|led~3_combout\);

-- Location: FF_X13_Y16_N21
\U1|led[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|led~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|led\(1));

-- Location: LCCOMB_X13_Y16_N2
\U1|Ram0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~4_combout\ = (\U1|state\(1) & (\U1|state\(0) $ (((!\U1|state\(4) & !\U1|state\(2)))))) # (!\U1|state\(1) & ((\U1|state\(4) & (!\U1|state\(0) & !\U1|state\(2))) # (!\U1|state\(4) & ((\U1|state\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(1),
	datab => \U1|state\(0),
	datac => \U1|state\(4),
	datad => \U1|state\(2),
	combout => \U1|Ram0~4_combout\);

-- Location: LCCOMB_X13_Y16_N16
\U1|Ram0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~5_combout\ = (\U1|state\(1) & ((\U1|state\(0) $ (!\U1|state\(4))) # (!\U1|state\(2)))) # (!\U1|state\(1) & ((\U1|state\(0)) # (\U1|state\(4) $ (\U1|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(1),
	datab => \U1|state\(0),
	datac => \U1|state\(4),
	datad => \U1|state\(2),
	combout => \U1|Ram0~5_combout\);

-- Location: LCCOMB_X13_Y16_N26
\U1|led~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~4_combout\ = (\U1|state\(3) & (\U1|Ram0~4_combout\)) # (!\U1|state\(3) & ((\U1|Ram0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Ram0~4_combout\,
	datac => \U1|state\(3),
	datad => \U1|Ram0~5_combout\,
	combout => \U1|led~4_combout\);

-- Location: LCCOMB_X13_Y16_N6
\U1|led~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~5_combout\ = (!\U1|always6~9_combout\ & (!\U1|led~4_combout\ & !\U1|always6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|always6~9_combout\,
	datac => \U1|led~4_combout\,
	datad => \U1|always6~4_combout\,
	combout => \U1|led~5_combout\);

-- Location: FF_X13_Y16_N7
\U1|led[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|led~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|led\(2));

-- Location: LCCOMB_X13_Y16_N4
\U1|Ram0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~6_combout\ = (\U1|state\(1) & ((\U1|state\(0) & (\U1|state\(4) & \U1|state\(2))) # (!\U1|state\(0) & (!\U1|state\(4))))) # (!\U1|state\(1) & ((\U1|state\(4) $ (\U1|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(1),
	datab => \U1|state\(0),
	datac => \U1|state\(4),
	datad => \U1|state\(2),
	combout => \U1|Ram0~6_combout\);

-- Location: LCCOMB_X13_Y16_N18
\U1|Ram0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~7_combout\ = (\U1|state\(1) & (((\U1|state\(0) & \U1|state\(4))) # (!\U1|state\(2)))) # (!\U1|state\(1) & ((\U1|state\(0)) # (\U1|state\(4) $ (\U1|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(1),
	datab => \U1|state\(0),
	datac => \U1|state\(4),
	datad => \U1|state\(2),
	combout => \U1|Ram0~7_combout\);

-- Location: LCCOMB_X13_Y16_N24
\U1|led~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~6_combout\ = (\U1|state\(3) & (\U1|Ram0~6_combout\)) # (!\U1|state\(3) & ((\U1|Ram0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|state\(3),
	datac => \U1|Ram0~6_combout\,
	datad => \U1|Ram0~7_combout\,
	combout => \U1|led~6_combout\);

-- Location: LCCOMB_X13_Y16_N0
\U1|led~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~7_combout\ = (!\U1|always6~9_combout\ & (!\U1|always6~4_combout\ & !\U1|led~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|always6~9_combout\,
	datac => \U1|always6~4_combout\,
	datad => \U1|led~6_combout\,
	combout => \U1|led~7_combout\);

-- Location: FF_X13_Y16_N1
\U1|led[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|led~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|led\(3));

-- Location: LCCOMB_X10_Y16_N30
\U1|Ram0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~8_combout\ = (\U1|state\(4) & (\U1|state\(3) & (\U1|state\(1) $ (\U1|state\(2))))) # (!\U1|state\(4) & ((\U1|state\(3) $ (\U1|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(4),
	datab => \U1|state\(1),
	datac => \U1|state\(3),
	datad => \U1|state\(2),
	combout => \U1|Ram0~8_combout\);

-- Location: LCCOMB_X10_Y16_N24
\U1|Ram0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~9_combout\ = (\U1|state\(2) & (!\U1|state\(4) & ((\U1|state\(3)) # (!\U1|state\(1))))) # (!\U1|state\(2) & (\U1|state\(1) $ (((\U1|state\(4) & \U1|state\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(4),
	datab => \U1|state\(1),
	datac => \U1|state\(3),
	datad => \U1|state\(2),
	combout => \U1|Ram0~9_combout\);

-- Location: LCCOMB_X10_Y16_N10
\U1|led~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~8_combout\ = (\U1|state\(0) & (\U1|Ram0~8_combout\)) # (!\U1|state\(0) & ((!\U1|Ram0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(0),
	datac => \U1|Ram0~8_combout\,
	datad => \U1|Ram0~9_combout\,
	combout => \U1|led~8_combout\);

-- Location: LCCOMB_X10_Y16_N0
\U1|led~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~9_combout\ = (!\U1|always6~9_combout\ & (!\U1|always6~4_combout\ & \U1|led~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|always6~9_combout\,
	datac => \U1|always6~4_combout\,
	datad => \U1|led~8_combout\,
	combout => \U1|led~9_combout\);

-- Location: FF_X10_Y16_N1
\U1|led[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|led~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|led\(4));

-- Location: LCCOMB_X13_Y16_N30
\U1|Ram0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~10_combout\ = (\U1|state\(2) & ((\U1|state\(4) & ((!\U1|state\(0)))) # (!\U1|state\(4) & (!\U1|state\(3))))) # (!\U1|state\(2) & (\U1|state\(3) & (\U1|state\(4) $ (\U1|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(2),
	datab => \U1|state\(4),
	datac => \U1|state\(3),
	datad => \U1|state\(0),
	combout => \U1|Ram0~10_combout\);

-- Location: LCCOMB_X13_Y16_N28
\U1|Ram0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~11_combout\ = (\U1|state\(2) & ((\U1|state\(4) & (!\U1|state\(3) & \U1|state\(0))) # (!\U1|state\(4) & (\U1|state\(3))))) # (!\U1|state\(2) & ((\U1|state\(4) & ((!\U1|state\(0)))) # (!\U1|state\(4) & (!\U1|state\(3) & \U1|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(2),
	datab => \U1|state\(4),
	datac => \U1|state\(3),
	datad => \U1|state\(0),
	combout => \U1|Ram0~11_combout\);

-- Location: LCCOMB_X13_Y16_N22
\U1|led~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~10_combout\ = (\U1|state\(1) & (\U1|Ram0~10_combout\)) # (!\U1|state\(1) & ((!\U1|Ram0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(1),
	datac => \U1|Ram0~10_combout\,
	datad => \U1|Ram0~11_combout\,
	combout => \U1|led~10_combout\);

-- Location: LCCOMB_X13_Y16_N10
\U1|led~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~11_combout\ = (!\U1|always6~9_combout\ & (\U1|led~10_combout\ & !\U1|always6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|always6~9_combout\,
	datac => \U1|led~10_combout\,
	datad => \U1|always6~4_combout\,
	combout => \U1|led~11_combout\);

-- Location: FF_X13_Y16_N11
\U1|led[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|led~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|led\(5));

-- Location: LCCOMB_X10_Y16_N8
\U1|Ram0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~12_combout\ = (\U1|state\(3) & ((\U1|state\(4) & (!\U1|state\(1))) # (!\U1|state\(4) & ((!\U1|state\(2)))))) # (!\U1|state\(3) & (!\U1|state\(4) & ((\U1|state\(1)) # (\U1|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(3),
	datab => \U1|state\(1),
	datac => \U1|state\(4),
	datad => \U1|state\(2),
	combout => \U1|Ram0~12_combout\);

-- Location: LCCOMB_X10_Y16_N6
\U1|Ram0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~13_combout\ = (\U1|state\(3) & ((\U1|state\(1) & ((!\U1|state\(4)))) # (!\U1|state\(1) & (\U1|state\(2))))) # (!\U1|state\(3) & (!\U1|state\(2) & (\U1|state\(1) $ (\U1|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(2),
	datab => \U1|state\(3),
	datac => \U1|state\(1),
	datad => \U1|state\(4),
	combout => \U1|Ram0~13_combout\);

-- Location: LCCOMB_X10_Y16_N28
\U1|led~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~12_combout\ = (\U1|state\(0) & (\U1|Ram0~12_combout\)) # (!\U1|state\(0) & ((!\U1|Ram0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(0),
	datac => \U1|Ram0~12_combout\,
	datad => \U1|Ram0~13_combout\,
	combout => \U1|led~12_combout\);

-- Location: LCCOMB_X10_Y16_N22
\U1|led~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~13_combout\ = (!\U1|always6~9_combout\ & (!\U1|always6~4_combout\ & \U1|led~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|always6~9_combout\,
	datac => \U1|always6~4_combout\,
	datad => \U1|led~12_combout\,
	combout => \U1|led~13_combout\);

-- Location: FF_X10_Y16_N23
\U1|led[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|led~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|led\(6));

-- Location: LCCOMB_X14_Y16_N14
\U1|Ram0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~15_combout\ = (\U1|state\(0) & (!\U1|state\(1) & ((\U1|state\(4)) # (!\U1|state\(2))))) # (!\U1|state\(0) & (\U1|state\(4) & ((!\U1|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(4),
	datab => \U1|state\(0),
	datac => \U1|state\(1),
	datad => \U1|state\(2),
	combout => \U1|Ram0~15_combout\);

-- Location: LCCOMB_X14_Y16_N16
\U1|Ram0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Ram0~14_combout\ = (\U1|state\(1) & ((\U1|state\(4) & (\U1|state\(0))) # (!\U1|state\(4) & ((\U1|state\(2)) # (!\U1|state\(0)))))) # (!\U1|state\(1) & (((\U1|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|state\(4),
	datab => \U1|state\(0),
	datac => \U1|state\(1),
	datad => \U1|state\(2),
	combout => \U1|Ram0~14_combout\);

-- Location: LCCOMB_X14_Y16_N28
\U1|led~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~14_combout\ = (\U1|state\(3) & ((\U1|Ram0~14_combout\))) # (!\U1|state\(3) & (\U1|Ram0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|state\(3),
	datac => \U1|Ram0~15_combout\,
	datad => \U1|Ram0~14_combout\,
	combout => \U1|led~14_combout\);

-- Location: LCCOMB_X14_Y16_N18
\U1|led~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|led~15_combout\ = (!\U1|led~14_combout\ & (!\U1|always6~9_combout\ & !\U1|always6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|led~14_combout\,
	datac => \U1|always6~9_combout\,
	datad => \U1|always6~4_combout\,
	combout => \U1|led~15_combout\);

-- Location: FF_X14_Y16_N19
\U1|led[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U1|count_led[23]~clkctrl_outclk\,
	d => \U1|led~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|led\(7));

-- Location: IOIBUF_X0_Y11_N22
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G3
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: FF_X11_Y15_N29
\U1|beep_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add34~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(14));

-- Location: LCCOMB_X11_Y15_N0
\U1|Add34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~0_combout\ = \U1|beep_count\(0) $ (VCC)
-- \U1|Add34~1\ = CARRY(\U1|beep_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|beep_count\(0),
	datad => VCC,
	combout => \U1|Add34~0_combout\,
	cout => \U1|Add34~1\);

-- Location: LCCOMB_X10_Y15_N18
\U1|beep_count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_count~7_combout\ = (\U1|Add34~0_combout\ & !\U1|always5~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Add34~0_combout\,
	datad => \U1|always5~5_combout\,
	combout => \U1|beep_count~7_combout\);

-- Location: FF_X10_Y15_N19
\U1|beep_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|beep_count~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(0));

-- Location: LCCOMB_X11_Y15_N2
\U1|Add34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~2_combout\ = (\U1|beep_count\(1) & (!\U1|Add34~1\)) # (!\U1|beep_count\(1) & ((\U1|Add34~1\) # (GND)))
-- \U1|Add34~3\ = CARRY((!\U1|Add34~1\) # (!\U1|beep_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|beep_count\(1),
	datad => VCC,
	cin => \U1|Add34~1\,
	combout => \U1|Add34~2_combout\,
	cout => \U1|Add34~3\);

-- Location: LCCOMB_X11_Y15_N4
\U1|Add34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~4_combout\ = (\U1|beep_count\(2) & (\U1|Add34~3\ $ (GND))) # (!\U1|beep_count\(2) & (!\U1|Add34~3\ & VCC))
-- \U1|Add34~5\ = CARRY((\U1|beep_count\(2) & !\U1|Add34~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|beep_count\(2),
	datad => VCC,
	cin => \U1|Add34~3\,
	combout => \U1|Add34~4_combout\,
	cout => \U1|Add34~5\);

-- Location: LCCOMB_X10_Y15_N22
\U1|beep_count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_count~5_combout\ = (!\U1|always5~5_combout\ & \U1|Add34~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|always5~5_combout\,
	datad => \U1|Add34~4_combout\,
	combout => \U1|beep_count~5_combout\);

-- Location: FF_X10_Y15_N23
\U1|beep_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|beep_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(2));

-- Location: LCCOMB_X11_Y15_N14
\U1|Add34~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~14_combout\ = (\U1|beep_count\(7) & (!\U1|Add34~13\)) # (!\U1|beep_count\(7) & ((\U1|Add34~13\) # (GND)))
-- \U1|Add34~15\ = CARRY((!\U1|Add34~13\) # (!\U1|beep_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|beep_count\(7),
	datad => VCC,
	cin => \U1|Add34~13\,
	combout => \U1|Add34~14_combout\,
	cout => \U1|Add34~15\);

-- Location: FF_X11_Y15_N15
\U1|beep_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add34~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(7));

-- Location: LCCOMB_X11_Y15_N16
\U1|Add34~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~16_combout\ = (\U1|beep_count\(8) & (\U1|Add34~15\ $ (GND))) # (!\U1|beep_count\(8) & (!\U1|Add34~15\ & VCC))
-- \U1|Add34~17\ = CARRY((\U1|beep_count\(8) & !\U1|Add34~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|beep_count\(8),
	datad => VCC,
	cin => \U1|Add34~15\,
	combout => \U1|Add34~16_combout\,
	cout => \U1|Add34~17\);

-- Location: FF_X11_Y15_N17
\U1|beep_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add34~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(8));

-- Location: LCCOMB_X11_Y15_N18
\U1|Add34~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~18_combout\ = (\U1|beep_count\(9) & (!\U1|Add34~17\)) # (!\U1|beep_count\(9) & ((\U1|Add34~17\) # (GND)))
-- \U1|Add34~19\ = CARRY((!\U1|Add34~17\) # (!\U1|beep_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|beep_count\(9),
	datad => VCC,
	cin => \U1|Add34~17\,
	combout => \U1|Add34~18_combout\,
	cout => \U1|Add34~19\);

-- Location: LCCOMB_X10_Y15_N24
\U1|beep_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_count~2_combout\ = (!\U1|always5~5_combout\ & \U1|Add34~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|always5~5_combout\,
	datad => \U1|Add34~18_combout\,
	combout => \U1|beep_count~2_combout\);

-- Location: FF_X10_Y15_N25
\U1|beep_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|beep_count~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(9));

-- Location: LCCOMB_X11_Y15_N20
\U1|Add34~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~20_combout\ = (\U1|beep_count\(10) & (\U1|Add34~19\ $ (GND))) # (!\U1|beep_count\(10) & (!\U1|Add34~19\ & VCC))
-- \U1|Add34~21\ = CARRY((\U1|beep_count\(10) & !\U1|Add34~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|beep_count\(10),
	datad => VCC,
	cin => \U1|Add34~19\,
	combout => \U1|Add34~20_combout\,
	cout => \U1|Add34~21\);

-- Location: LCCOMB_X10_Y15_N6
\U1|beep_count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_count~1_combout\ = (\U1|Add34~20_combout\ & !\U1|always5~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|Add34~20_combout\,
	datad => \U1|always5~5_combout\,
	combout => \U1|beep_count~1_combout\);

-- Location: FF_X10_Y15_N7
\U1|beep_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|beep_count~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(10));

-- Location: LCCOMB_X11_Y15_N22
\U1|Add34~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~22_combout\ = (\U1|beep_count\(11) & (!\U1|Add34~21\)) # (!\U1|beep_count\(11) & ((\U1|Add34~21\) # (GND)))
-- \U1|Add34~23\ = CARRY((!\U1|Add34~21\) # (!\U1|beep_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|beep_count\(11),
	datad => VCC,
	cin => \U1|Add34~21\,
	combout => \U1|Add34~22_combout\,
	cout => \U1|Add34~23\);

-- Location: LCCOMB_X11_Y15_N24
\U1|Add34~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~24_combout\ = (\U1|beep_count\(12) & (\U1|Add34~23\ $ (GND))) # (!\U1|beep_count\(12) & (!\U1|Add34~23\ & VCC))
-- \U1|Add34~25\ = CARRY((\U1|beep_count\(12) & !\U1|Add34~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|beep_count\(12),
	datad => VCC,
	cin => \U1|Add34~23\,
	combout => \U1|Add34~24_combout\,
	cout => \U1|Add34~25\);

-- Location: FF_X11_Y15_N25
\U1|beep_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|Add34~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(12));

-- Location: LCCOMB_X11_Y15_N26
\U1|Add34~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~26_combout\ = (\U1|beep_count\(13) & (!\U1|Add34~25\)) # (!\U1|beep_count\(13) & ((\U1|Add34~25\) # (GND)))
-- \U1|Add34~27\ = CARRY((!\U1|Add34~25\) # (!\U1|beep_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|beep_count\(13),
	datad => VCC,
	cin => \U1|Add34~25\,
	combout => \U1|Add34~26_combout\,
	cout => \U1|Add34~27\);

-- Location: LCCOMB_X11_Y15_N28
\U1|Add34~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~28_combout\ = (\U1|beep_count\(14) & (\U1|Add34~27\ $ (GND))) # (!\U1|beep_count\(14) & (!\U1|Add34~27\ & VCC))
-- \U1|Add34~29\ = CARRY((\U1|beep_count\(14) & !\U1|Add34~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|beep_count\(14),
	datad => VCC,
	cin => \U1|Add34~27\,
	combout => \U1|Add34~28_combout\,
	cout => \U1|Add34~29\);

-- Location: LCCOMB_X10_Y15_N28
\U1|always5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always5~3_combout\ = (\U1|Add34~4_combout\ & (!\U1|Add34~28_combout\ & (\U1|Add34~0_combout\ & \U1|Add34~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|Add34~4_combout\,
	datab => \U1|Add34~28_combout\,
	datac => \U1|Add34~0_combout\,
	datad => \U1|Add34~2_combout\,
	combout => \U1|always5~3_combout\);

-- Location: LCCOMB_X10_Y15_N4
\U1|always5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always5~1_combout\ = (!\U1|Add34~22_combout\ & !\U1|Add34~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|Add34~22_combout\,
	datad => \U1|Add34~16_combout\,
	combout => \U1|always5~1_combout\);

-- Location: LCCOMB_X10_Y15_N2
\U1|always5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always5~2_combout\ = (\U1|always5~0_combout\ & (!\U1|Add34~26_combout\ & (\U1|always5~1_combout\ & !\U1|Add34~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|always5~0_combout\,
	datab => \U1|Add34~26_combout\,
	datac => \U1|always5~1_combout\,
	datad => \U1|Add34~24_combout\,
	combout => \U1|always5~2_combout\);

-- Location: LCCOMB_X10_Y15_N20
\U1|beep_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_count~0_combout\ = (\U1|Add34~30_combout\ & (((!\U1|always5~2_combout\) # (!\U1|always5~3_combout\)) # (!\U1|always5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|always5~4_combout\,
	datab => \U1|always5~3_combout\,
	datac => \U1|Add34~30_combout\,
	datad => \U1|always5~2_combout\,
	combout => \U1|beep_count~0_combout\);

-- Location: FF_X10_Y15_N21
\U1|beep_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|beep_count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_count\(15));

-- Location: LCCOMB_X11_Y15_N30
\U1|Add34~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|Add34~30_combout\ = \U1|Add34~29\ $ (\U1|beep_count\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|beep_count\(15),
	cin => \U1|Add34~29\,
	combout => \U1|Add34~30_combout\);

-- Location: LCCOMB_X10_Y15_N12
\U1|always5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|always5~5_combout\ = (\U1|always5~4_combout\ & (\U1|always5~3_combout\ & (\U1|Add34~30_combout\ & \U1|always5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|always5~4_combout\,
	datab => \U1|always5~3_combout\,
	datac => \U1|Add34~30_combout\,
	datad => \U1|always5~2_combout\,
	combout => \U1|always5~5_combout\);

-- Location: LCCOMB_X7_Y9_N24
\U1|beep_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|beep_r~0_combout\ = \U1|beep_r~q\ $ (\U1|always5~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|beep_r~q\,
	datad => \U1|always5~5_combout\,
	combout => \U1|beep_r~0_combout\);

-- Location: FF_X7_Y9_N25
\U1|beep_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U1|beep_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|beep_r~q\);

-- Location: LCCOMB_X22_Y14_N30
\U2|u_seg_led|clk_cnt[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|clk_cnt[1]~2_combout\ = \U2|u_seg_led|clk_cnt\(0) $ (\U2|u_seg_led|clk_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|clk_cnt\(0),
	datac => \U2|u_seg_led|clk_cnt\(1),
	combout => \U2|u_seg_led|clk_cnt[1]~2_combout\);

-- Location: FF_X22_Y14_N31
\U2|u_seg_led|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U2|u_seg_led|clk_cnt[1]~2_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|clk_cnt\(1));

-- Location: LCCOMB_X22_Y14_N0
\U2|u_seg_led|clk_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|clk_cnt[3]~1_combout\ = \U2|u_seg_led|clk_cnt\(3) $ (((\U2|u_seg_led|clk_cnt\(2) & (\U2|u_seg_led|clk_cnt\(0) & \U2|u_seg_led|clk_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|clk_cnt\(2),
	datab => \U2|u_seg_led|clk_cnt\(0),
	datac => \U2|u_seg_led|clk_cnt\(3),
	datad => \U2|u_seg_led|clk_cnt\(1),
	combout => \U2|u_seg_led|clk_cnt[3]~1_combout\);

-- Location: FF_X22_Y14_N1
\U2|u_seg_led|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U2|u_seg_led|clk_cnt[3]~1_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|clk_cnt\(3));

-- Location: LCCOMB_X22_Y14_N2
\U2|u_seg_led|clk_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|clk_cnt~3_combout\ = (!\U2|u_seg_led|clk_cnt\(0) & (((\U2|u_seg_led|clk_cnt\(1)) # (\U2|u_seg_led|clk_cnt\(3))) # (!\U2|u_seg_led|clk_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|clk_cnt\(2),
	datab => \U2|u_seg_led|clk_cnt\(1),
	datac => \U2|u_seg_led|clk_cnt\(0),
	datad => \U2|u_seg_led|clk_cnt\(3),
	combout => \U2|u_seg_led|clk_cnt~3_combout\);

-- Location: FF_X22_Y14_N3
\U2|u_seg_led|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U2|u_seg_led|clk_cnt~3_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|clk_cnt\(0));

-- Location: LCCOMB_X22_Y14_N26
\U2|u_seg_led|clk_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|clk_cnt~0_combout\ = (\U2|u_seg_led|clk_cnt\(1) & (\U2|u_seg_led|clk_cnt\(0) $ ((\U2|u_seg_led|clk_cnt\(2))))) # (!\U2|u_seg_led|clk_cnt\(1) & (\U2|u_seg_led|clk_cnt\(2) & ((\U2|u_seg_led|clk_cnt\(0)) # (\U2|u_seg_led|clk_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|clk_cnt\(1),
	datab => \U2|u_seg_led|clk_cnt\(0),
	datac => \U2|u_seg_led|clk_cnt\(2),
	datad => \U2|u_seg_led|clk_cnt\(3),
	combout => \U2|u_seg_led|clk_cnt~0_combout\);

-- Location: FF_X22_Y14_N27
\U2|u_seg_led|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U2|u_seg_led|clk_cnt~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|clk_cnt\(2));

-- Location: LCCOMB_X22_Y14_N6
\U2|u_seg_led|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Equal0~0_combout\ = (!\U2|u_seg_led|clk_cnt\(1) & (!\U2|u_seg_led|clk_cnt\(0) & (\U2|u_seg_led|clk_cnt\(2) & !\U2|u_seg_led|clk_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|clk_cnt\(1),
	datab => \U2|u_seg_led|clk_cnt\(0),
	datac => \U2|u_seg_led|clk_cnt\(2),
	datad => \U2|u_seg_led|clk_cnt\(3),
	combout => \U2|u_seg_led|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y14_N18
\U2|u_seg_led|dri_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|dri_clk~0_combout\ = \U2|u_seg_led|dri_clk~q\ $ (\U2|u_seg_led|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|dri_clk~q\,
	datad => \U2|u_seg_led|Equal0~0_combout\,
	combout => \U2|u_seg_led|dri_clk~0_combout\);

-- Location: LCCOMB_X22_Y14_N24
\U2|u_seg_led|dri_clk~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|dri_clk~feeder_combout\ = \U2|u_seg_led|dri_clk~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|dri_clk~0_combout\,
	combout => \U2|u_seg_led|dri_clk~feeder_combout\);

-- Location: FF_X22_Y14_N25
\U2|u_seg_led|dri_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U2|u_seg_led|dri_clk~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|dri_clk~q\);

-- Location: CLKCTRL_G5
\U2|u_seg_led|dri_clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U2|u_seg_led|dri_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U2|u_seg_led|dri_clk~clkctrl_outclk\);

-- Location: LCCOMB_X26_Y14_N16
\U2|u_seg_led|cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt~2_combout\ = (\U2|u_seg_led|cnt\(0) & (\U2|u_seg_led|cnt\(1) & !\U2|u_seg_led|cnt\(2))) # (!\U2|u_seg_led|cnt\(0) & (!\U2|u_seg_led|cnt\(1) & \U2|u_seg_led|cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt\(0),
	datab => \U2|u_seg_led|cnt\(1),
	datac => \U2|u_seg_led|cnt\(2),
	combout => \U2|u_seg_led|cnt~2_combout\);

-- Location: LCCOMB_X32_Y10_N4
\U2|u_seg_led|cnt0[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[0]~13_combout\ = \U2|u_seg_led|cnt0\(0) $ (VCC)
-- \U2|u_seg_led|cnt0[0]~14\ = CARRY(\U2|u_seg_led|cnt0\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|cnt0\(0),
	datad => VCC,
	combout => \U2|u_seg_led|cnt0[0]~13_combout\,
	cout => \U2|u_seg_led|cnt0[0]~14\);

-- Location: FF_X32_Y10_N5
\U2|u_seg_led|cnt0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[0]~13_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(0));

-- Location: LCCOMB_X32_Y10_N6
\U2|u_seg_led|cnt0[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[1]~15_combout\ = (\U2|u_seg_led|cnt0\(1) & (!\U2|u_seg_led|cnt0[0]~14\)) # (!\U2|u_seg_led|cnt0\(1) & ((\U2|u_seg_led|cnt0[0]~14\) # (GND)))
-- \U2|u_seg_led|cnt0[1]~16\ = CARRY((!\U2|u_seg_led|cnt0[0]~14\) # (!\U2|u_seg_led|cnt0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|cnt0\(1),
	datad => VCC,
	cin => \U2|u_seg_led|cnt0[0]~14\,
	combout => \U2|u_seg_led|cnt0[1]~15_combout\,
	cout => \U2|u_seg_led|cnt0[1]~16\);

-- Location: FF_X32_Y10_N7
\U2|u_seg_led|cnt0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[1]~15_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(1));

-- Location: LCCOMB_X32_Y10_N8
\U2|u_seg_led|cnt0[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[2]~17_combout\ = (\U2|u_seg_led|cnt0\(2) & (\U2|u_seg_led|cnt0[1]~16\ $ (GND))) # (!\U2|u_seg_led|cnt0\(2) & (!\U2|u_seg_led|cnt0[1]~16\ & VCC))
-- \U2|u_seg_led|cnt0[2]~18\ = CARRY((\U2|u_seg_led|cnt0\(2) & !\U2|u_seg_led|cnt0[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|cnt0\(2),
	datad => VCC,
	cin => \U2|u_seg_led|cnt0[1]~16\,
	combout => \U2|u_seg_led|cnt0[2]~17_combout\,
	cout => \U2|u_seg_led|cnt0[2]~18\);

-- Location: FF_X32_Y10_N9
\U2|u_seg_led|cnt0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[2]~17_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(2));

-- Location: LCCOMB_X32_Y10_N14
\U2|u_seg_led|cnt0[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[5]~23_combout\ = (\U2|u_seg_led|cnt0\(5) & (!\U2|u_seg_led|cnt0[4]~22\)) # (!\U2|u_seg_led|cnt0\(5) & ((\U2|u_seg_led|cnt0[4]~22\) # (GND)))
-- \U2|u_seg_led|cnt0[5]~24\ = CARRY((!\U2|u_seg_led|cnt0[4]~22\) # (!\U2|u_seg_led|cnt0\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|cnt0\(5),
	datad => VCC,
	cin => \U2|u_seg_led|cnt0[4]~22\,
	combout => \U2|u_seg_led|cnt0[5]~23_combout\,
	cout => \U2|u_seg_led|cnt0[5]~24\);

-- Location: FF_X32_Y10_N15
\U2|u_seg_led|cnt0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[5]~23_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(5));

-- Location: LCCOMB_X32_Y10_N16
\U2|u_seg_led|cnt0[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[6]~25_combout\ = (\U2|u_seg_led|cnt0\(6) & (\U2|u_seg_led|cnt0[5]~24\ $ (GND))) # (!\U2|u_seg_led|cnt0\(6) & (!\U2|u_seg_led|cnt0[5]~24\ & VCC))
-- \U2|u_seg_led|cnt0[6]~26\ = CARRY((\U2|u_seg_led|cnt0\(6) & !\U2|u_seg_led|cnt0[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|cnt0\(6),
	datad => VCC,
	cin => \U2|u_seg_led|cnt0[5]~24\,
	combout => \U2|u_seg_led|cnt0[6]~25_combout\,
	cout => \U2|u_seg_led|cnt0[6]~26\);

-- Location: FF_X32_Y10_N17
\U2|u_seg_led|cnt0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[6]~25_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(6));

-- Location: LCCOMB_X32_Y10_N18
\U2|u_seg_led|cnt0[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[7]~27_combout\ = (\U2|u_seg_led|cnt0\(7) & (!\U2|u_seg_led|cnt0[6]~26\)) # (!\U2|u_seg_led|cnt0\(7) & ((\U2|u_seg_led|cnt0[6]~26\) # (GND)))
-- \U2|u_seg_led|cnt0[7]~28\ = CARRY((!\U2|u_seg_led|cnt0[6]~26\) # (!\U2|u_seg_led|cnt0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt0\(7),
	datad => VCC,
	cin => \U2|u_seg_led|cnt0[6]~26\,
	combout => \U2|u_seg_led|cnt0[7]~27_combout\,
	cout => \U2|u_seg_led|cnt0[7]~28\);

-- Location: LCCOMB_X32_Y10_N20
\U2|u_seg_led|cnt0[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[8]~29_combout\ = (\U2|u_seg_led|cnt0\(8) & (\U2|u_seg_led|cnt0[7]~28\ $ (GND))) # (!\U2|u_seg_led|cnt0\(8) & (!\U2|u_seg_led|cnt0[7]~28\ & VCC))
-- \U2|u_seg_led|cnt0[8]~30\ = CARRY((\U2|u_seg_led|cnt0\(8) & !\U2|u_seg_led|cnt0[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|cnt0\(8),
	datad => VCC,
	cin => \U2|u_seg_led|cnt0[7]~28\,
	combout => \U2|u_seg_led|cnt0[8]~29_combout\,
	cout => \U2|u_seg_led|cnt0[8]~30\);

-- Location: FF_X32_Y10_N21
\U2|u_seg_led|cnt0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[8]~29_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(8));

-- Location: LCCOMB_X32_Y10_N24
\U2|u_seg_led|cnt0[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt0[10]~33_combout\ = (\U2|u_seg_led|cnt0\(10) & (\U2|u_seg_led|cnt0[9]~32\ $ (GND))) # (!\U2|u_seg_led|cnt0\(10) & (!\U2|u_seg_led|cnt0[9]~32\ & VCC))
-- \U2|u_seg_led|cnt0[10]~34\ = CARRY((\U2|u_seg_led|cnt0\(10) & !\U2|u_seg_led|cnt0[9]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|cnt0\(10),
	datad => VCC,
	cin => \U2|u_seg_led|cnt0[9]~32\,
	combout => \U2|u_seg_led|cnt0[10]~33_combout\,
	cout => \U2|u_seg_led|cnt0[10]~34\);

-- Location: FF_X32_Y10_N25
\U2|u_seg_led|cnt0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[10]~33_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(10));

-- Location: FF_X32_Y10_N27
\U2|u_seg_led|cnt0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[11]~35_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(11));

-- Location: LCCOMB_X33_Y10_N4
\U2|u_seg_led|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|LessThan0~0_combout\ = (!\U2|u_seg_led|cnt0\(3) & (((!\U2|u_seg_led|cnt0\(2)) # (!\U2|u_seg_led|cnt0\(0))) # (!\U2|u_seg_led|cnt0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt0\(3),
	datab => \U2|u_seg_led|cnt0\(1),
	datac => \U2|u_seg_led|cnt0\(0),
	datad => \U2|u_seg_led|cnt0\(2),
	combout => \U2|u_seg_led|LessThan0~0_combout\);

-- Location: LCCOMB_X32_Y10_N30
\U2|u_seg_led|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|LessThan0~1_combout\ = (!\U2|u_seg_led|cnt0\(4) & (!\U2|u_seg_led|cnt0\(6) & (!\U2|u_seg_led|cnt0\(5) & \U2|u_seg_led|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt0\(4),
	datab => \U2|u_seg_led|cnt0\(6),
	datac => \U2|u_seg_led|cnt0\(5),
	datad => \U2|u_seg_led|LessThan0~0_combout\,
	combout => \U2|u_seg_led|LessThan0~1_combout\);

-- Location: FF_X32_Y10_N19
\U2|u_seg_led|cnt0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt0[7]~27_combout\,
	clrn => \sys_rst_n~input_o\,
	sclr => \U2|u_seg_led|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt0\(7));

-- Location: LCCOMB_X32_Y10_N2
\U2|u_seg_led|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|LessThan0~2_combout\ = (\U2|u_seg_led|cnt0\(9) & (\U2|u_seg_led|cnt0\(8) & (!\U2|u_seg_led|LessThan0~1_combout\ & \U2|u_seg_led|cnt0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt0\(9),
	datab => \U2|u_seg_led|cnt0\(8),
	datac => \U2|u_seg_led|LessThan0~1_combout\,
	datad => \U2|u_seg_led|cnt0\(7),
	combout => \U2|u_seg_led|LessThan0~2_combout\);

-- Location: LCCOMB_X32_Y10_N0
\U2|u_seg_led|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|LessThan0~3_combout\ = (\U2|u_seg_led|cnt0\(12) & ((\U2|u_seg_led|cnt0\(10)) # ((\U2|u_seg_led|cnt0\(11)) # (\U2|u_seg_led|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt0\(12),
	datab => \U2|u_seg_led|cnt0\(10),
	datac => \U2|u_seg_led|cnt0\(11),
	datad => \U2|u_seg_led|LessThan0~2_combout\,
	combout => \U2|u_seg_led|LessThan0~3_combout\);

-- Location: FF_X32_Y10_N1
\U2|u_seg_led|flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|LessThan0~3_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|flag~q\);

-- Location: FF_X26_Y14_N17
\U2|u_seg_led|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt~2_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u_seg_led|flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt\(2));

-- Location: LCCOMB_X26_Y16_N2
\U2|u_seg_led|cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt~1_combout\ = (!\U2|u_seg_led|cnt\(0) & ((!\U2|u_seg_led|cnt\(2)) # (!\U2|u_seg_led|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|cnt\(1),
	datac => \U2|u_seg_led|cnt\(0),
	datad => \U2|u_seg_led|cnt\(2),
	combout => \U2|u_seg_led|cnt~1_combout\);

-- Location: FF_X26_Y16_N3
\U2|u_seg_led|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt~1_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u_seg_led|flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt\(0));

-- Location: LCCOMB_X26_Y16_N24
\U2|u_seg_led|cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|cnt~0_combout\ = (!\U2|u_seg_led|cnt\(2) & (\U2|u_seg_led|cnt\(0) $ (\U2|u_seg_led|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|cnt\(0),
	datac => \U2|u_seg_led|cnt\(1),
	datad => \U2|u_seg_led|cnt\(2),
	combout => \U2|u_seg_led|cnt~0_combout\);

-- Location: FF_X26_Y16_N25
\U2|u_seg_led|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|cnt~0_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u_seg_led|flag~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|cnt\(1));

-- Location: LCCOMB_X25_Y12_N4
\U2|u_seg_led|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux5~0_combout\ = (!\U2|u_seg_led|cnt\(2) & ((\U2|u_seg_led|cnt\(0)) # (\U2|u_seg_led|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt\(0),
	datab => \U2|u_seg_led|cnt\(1),
	datad => \U2|u_seg_led|cnt\(2),
	combout => \U2|u_seg_led|Mux5~0_combout\);

-- Location: LCCOMB_X25_Y12_N20
\U2|u_seg_led|sel[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|sel[2]~0_combout\ = (\U2|u_seg_led|cnt\(1)) # (!\U2|u_seg_led|cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|cnt\(1),
	datad => \U2|u_seg_led|cnt\(2),
	combout => \U2|u_seg_led|sel[2]~0_combout\);

-- Location: FF_X25_Y12_N5
\U2|u_seg_led|sel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mux5~0_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u_seg_led|sel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|sel\(0));

-- Location: LCCOMB_X25_Y12_N22
\U2|u_seg_led|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux4~0_combout\ = (!\U2|u_seg_led|cnt\(2) & ((\U2|u_seg_led|cnt\(1)) # (!\U2|u_seg_led|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt\(0),
	datab => \U2|u_seg_led|cnt\(1),
	datad => \U2|u_seg_led|cnt\(2),
	combout => \U2|u_seg_led|Mux4~0_combout\);

-- Location: FF_X25_Y12_N23
\U2|u_seg_led|sel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mux4~0_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u_seg_led|sel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|sel\(1));

-- Location: LCCOMB_X26_Y12_N12
\U2|u_seg_led|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux3~0_combout\ = (!\U2|u_seg_led|cnt\(2) & ((\U2|u_seg_led|cnt\(0)) # (!\U2|u_seg_led|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt\(1),
	datab => \U2|u_seg_led|cnt\(0),
	datac => \U2|u_seg_led|cnt\(2),
	combout => \U2|u_seg_led|Mux3~0_combout\);

-- Location: FF_X25_Y12_N21
\U2|u_seg_led|sel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	asdata => \U2|u_seg_led|Mux3~0_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	ena => \U2|u_seg_led|sel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|sel\(2));

-- Location: LCCOMB_X25_Y12_N14
\U2|u_seg_led|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux2~0_combout\ = (!\U2|u_seg_led|cnt\(2) & ((!\U2|u_seg_led|cnt\(1)) # (!\U2|u_seg_led|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt\(0),
	datab => \U2|u_seg_led|cnt\(1),
	datad => \U2|u_seg_led|cnt\(2),
	combout => \U2|u_seg_led|Mux2~0_combout\);

-- Location: FF_X25_Y12_N15
\U2|u_seg_led|sel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mux2~0_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u_seg_led|sel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|sel\(3));

-- Location: LCCOMB_X25_Y13_N22
\U2|u_seg_led|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux1~0_combout\ = ((\U2|u_seg_led|sel\(4) & !\U2|u_seg_led|cnt\(1))) # (!\U2|u_seg_led|cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt\(2),
	datac => \U2|u_seg_led|sel\(4),
	datad => \U2|u_seg_led|cnt\(1),
	combout => \U2|u_seg_led|Mux1~0_combout\);

-- Location: FF_X25_Y13_N23
\U2|u_seg_led|sel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mux1~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|sel\(4));

-- Location: IOIBUF_X0_Y9_N8
\dq~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => dq,
	o => \dq~input_o\);

-- Location: LCCOMB_X28_Y12_N30
\U2|u1_ds18b20_dri|rd_data[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_data[15]~feeder_combout\ = \dq~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dq~input_o\,
	combout => \U2|u1_ds18b20_dri|rd_data[15]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N2
\U2|u1_ds18b20_dri|rd_data[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_data[10]~1_combout\ = (\U2|u1_ds18b20_dri|Selector6~3_combout\ & !\U2|u1_ds18b20_dri|rd_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	datad => \U2|u1_ds18b20_dri|rd_cnt\(4),
	combout => \U2|u1_ds18b20_dri|rd_data[10]~1_combout\);

-- Location: LCCOMB_X32_Y13_N30
\U2|u1_ds18b20_dri|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal3~2_combout\ = (!\U2|u1_ds18b20_dri|cnt_1us\(5) & (!\U2|u1_ds18b20_dri|cnt_1us\(4) & !\U2|u1_ds18b20_dri|cnt_1us\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|cnt_1us\(5),
	datac => \U2|u1_ds18b20_dri|cnt_1us\(4),
	datad => \U2|u1_ds18b20_dri|cnt_1us\(0),
	combout => \U2|u1_ds18b20_dri|Equal3~2_combout\);

-- Location: LCCOMB_X32_Y13_N20
\U2|u1_ds18b20_dri|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Equal3~3_combout\ = (\U2|u1_ds18b20_dri|Equal3~1_combout\ & (\U2|u1_ds18b20_dri|Equal3~2_combout\ & \U2|u1_ds18b20_dri|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Equal3~1_combout\,
	datac => \U2|u1_ds18b20_dri|Equal3~2_combout\,
	datad => \U2|u1_ds18b20_dri|Equal3~0_combout\,
	combout => \U2|u1_ds18b20_dri|Equal3~3_combout\);

-- Location: LCCOMB_X32_Y13_N18
\U2|u1_ds18b20_dri|rd_data[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|rd_data[10]~2_combout\ = (\U2|u1_ds18b20_dri|flow_cnt\(0) & (\U2|u1_ds18b20_dri|rd_data[10]~1_combout\ & (\U2|u1_ds18b20_dri|rd_data[10]~0_combout\ & \U2|u1_ds18b20_dri|Equal3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|flow_cnt\(0),
	datab => \U2|u1_ds18b20_dri|rd_data[10]~1_combout\,
	datac => \U2|u1_ds18b20_dri|rd_data[10]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Equal3~3_combout\,
	combout => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\);

-- Location: FF_X28_Y12_N31
\U2|u1_ds18b20_dri|rd_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|rd_data[15]~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u1_ds18b20_dri|rd_data[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|rd_data\(15));

-- Location: LCCOMB_X28_Y13_N28
\U2|u1_ds18b20_dri|org_data[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|org_data[10]~0_combout\ = (\U2|u1_ds18b20_dri|rd_cnt\(4) & (\sys_rst_n~input_o\ & \U2|u1_ds18b20_dri|Selector6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|rd_cnt\(4),
	datab => \sys_rst_n~input_o\,
	datad => \U2|u1_ds18b20_dri|Selector6~3_combout\,
	combout => \U2|u1_ds18b20_dri|org_data[10]~0_combout\);

-- Location: FF_X28_Y13_N25
\U2|u1_ds18b20_dri|org_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|rd_data\(15),
	sload => VCC,
	ena => \U2|u1_ds18b20_dri|org_data[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|org_data\(15));

-- Location: LCCOMB_X28_Y13_N6
\U2|u1_ds18b20_dri|data1[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[0]~11_combout\ = (\U2|u1_ds18b20_dri|Add5~0_combout\ & (\U2|u1_ds18b20_dri|org_data\(15) $ (VCC))) # (!\U2|u1_ds18b20_dri|Add5~0_combout\ & (\U2|u1_ds18b20_dri|org_data\(15) & VCC))
-- \U2|u1_ds18b20_dri|data1[0]~12\ = CARRY((\U2|u1_ds18b20_dri|Add5~0_combout\ & \U2|u1_ds18b20_dri|org_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Add5~0_combout\,
	datab => \U2|u1_ds18b20_dri|org_data\(15),
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|data1[0]~11_combout\,
	cout => \U2|u1_ds18b20_dri|data1[0]~12\);

-- Location: LCCOMB_X28_Y13_N8
\U2|u1_ds18b20_dri|data1[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[1]~13_combout\ = (\U2|u1_ds18b20_dri|data1[0]~12\ & (\U2|u1_ds18b20_dri|org_data\(1) $ ((!\U2|u1_ds18b20_dri|org_data\(15))))) # (!\U2|u1_ds18b20_dri|data1[0]~12\ & ((\U2|u1_ds18b20_dri|org_data\(1) $ 
-- (\U2|u1_ds18b20_dri|org_data\(15))) # (GND)))
-- \U2|u1_ds18b20_dri|data1[1]~14\ = CARRY((\U2|u1_ds18b20_dri|org_data\(1) $ (!\U2|u1_ds18b20_dri|org_data\(15))) # (!\U2|u1_ds18b20_dri|data1[0]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|org_data\(1),
	datab => \U2|u1_ds18b20_dri|org_data\(15),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|data1[0]~12\,
	combout => \U2|u1_ds18b20_dri|data1[1]~13_combout\,
	cout => \U2|u1_ds18b20_dri|data1[1]~14\);

-- Location: LCCOMB_X28_Y13_N10
\U2|u1_ds18b20_dri|data1[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[2]~15_combout\ = (\U2|u1_ds18b20_dri|data1[1]~14\ & ((\U2|u1_ds18b20_dri|org_data\(2) $ (\U2|u1_ds18b20_dri|org_data\(15))))) # (!\U2|u1_ds18b20_dri|data1[1]~14\ & (\U2|u1_ds18b20_dri|org_data\(2) $ 
-- (\U2|u1_ds18b20_dri|org_data\(15) $ (VCC))))
-- \U2|u1_ds18b20_dri|data1[2]~16\ = CARRY((!\U2|u1_ds18b20_dri|data1[1]~14\ & (\U2|u1_ds18b20_dri|org_data\(2) $ (\U2|u1_ds18b20_dri|org_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|org_data\(2),
	datab => \U2|u1_ds18b20_dri|org_data\(15),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|data1[1]~14\,
	combout => \U2|u1_ds18b20_dri|data1[2]~15_combout\,
	cout => \U2|u1_ds18b20_dri|data1[2]~16\);

-- Location: LCCOMB_X28_Y13_N12
\U2|u1_ds18b20_dri|data1[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[3]~17_combout\ = (\U2|u1_ds18b20_dri|data1[2]~16\ & (\U2|u1_ds18b20_dri|org_data\(3) $ ((!\U2|u1_ds18b20_dri|org_data\(15))))) # (!\U2|u1_ds18b20_dri|data1[2]~16\ & ((\U2|u1_ds18b20_dri|org_data\(3) $ 
-- (\U2|u1_ds18b20_dri|org_data\(15))) # (GND)))
-- \U2|u1_ds18b20_dri|data1[3]~18\ = CARRY((\U2|u1_ds18b20_dri|org_data\(3) $ (!\U2|u1_ds18b20_dri|org_data\(15))) # (!\U2|u1_ds18b20_dri|data1[2]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|org_data\(3),
	datab => \U2|u1_ds18b20_dri|org_data\(15),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|data1[2]~16\,
	combout => \U2|u1_ds18b20_dri|data1[3]~17_combout\,
	cout => \U2|u1_ds18b20_dri|data1[3]~18\);

-- Location: LCCOMB_X28_Y13_N14
\U2|u1_ds18b20_dri|data1[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[4]~19_combout\ = (\U2|u1_ds18b20_dri|data1[3]~18\ & ((\U2|u1_ds18b20_dri|org_data\(4) $ (\U2|u1_ds18b20_dri|org_data\(15))))) # (!\U2|u1_ds18b20_dri|data1[3]~18\ & (\U2|u1_ds18b20_dri|org_data\(4) $ 
-- (\U2|u1_ds18b20_dri|org_data\(15) $ (VCC))))
-- \U2|u1_ds18b20_dri|data1[4]~20\ = CARRY((!\U2|u1_ds18b20_dri|data1[3]~18\ & (\U2|u1_ds18b20_dri|org_data\(4) $ (\U2|u1_ds18b20_dri|org_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|org_data\(4),
	datab => \U2|u1_ds18b20_dri|org_data\(15),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|data1[3]~18\,
	combout => \U2|u1_ds18b20_dri|data1[4]~19_combout\,
	cout => \U2|u1_ds18b20_dri|data1[4]~20\);

-- Location: LCCOMB_X28_Y13_N16
\U2|u1_ds18b20_dri|data1[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[5]~21_combout\ = (\U2|u1_ds18b20_dri|data1[4]~20\ & (\U2|u1_ds18b20_dri|org_data\(5) $ ((!\U2|u1_ds18b20_dri|org_data\(15))))) # (!\U2|u1_ds18b20_dri|data1[4]~20\ & ((\U2|u1_ds18b20_dri|org_data\(5) $ 
-- (\U2|u1_ds18b20_dri|org_data\(15))) # (GND)))
-- \U2|u1_ds18b20_dri|data1[5]~22\ = CARRY((\U2|u1_ds18b20_dri|org_data\(5) $ (!\U2|u1_ds18b20_dri|org_data\(15))) # (!\U2|u1_ds18b20_dri|data1[4]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|org_data\(5),
	datab => \U2|u1_ds18b20_dri|org_data\(15),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|data1[4]~20\,
	combout => \U2|u1_ds18b20_dri|data1[5]~21_combout\,
	cout => \U2|u1_ds18b20_dri|data1[5]~22\);

-- Location: LCCOMB_X28_Y13_N18
\U2|u1_ds18b20_dri|data1[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[6]~23_combout\ = (\U2|u1_ds18b20_dri|data1[5]~22\ & ((\U2|u1_ds18b20_dri|org_data\(6) $ (\U2|u1_ds18b20_dri|org_data\(15))))) # (!\U2|u1_ds18b20_dri|data1[5]~22\ & (\U2|u1_ds18b20_dri|org_data\(6) $ 
-- (\U2|u1_ds18b20_dri|org_data\(15) $ (VCC))))
-- \U2|u1_ds18b20_dri|data1[6]~24\ = CARRY((!\U2|u1_ds18b20_dri|data1[5]~22\ & (\U2|u1_ds18b20_dri|org_data\(6) $ (\U2|u1_ds18b20_dri|org_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|org_data\(6),
	datab => \U2|u1_ds18b20_dri|org_data\(15),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|data1[5]~22\,
	combout => \U2|u1_ds18b20_dri|data1[6]~23_combout\,
	cout => \U2|u1_ds18b20_dri|data1[6]~24\);

-- Location: LCCOMB_X28_Y13_N20
\U2|u1_ds18b20_dri|data1[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[7]~25_combout\ = (\U2|u1_ds18b20_dri|data1[6]~24\ & (\U2|u1_ds18b20_dri|org_data\(7) $ ((!\U2|u1_ds18b20_dri|org_data\(15))))) # (!\U2|u1_ds18b20_dri|data1[6]~24\ & ((\U2|u1_ds18b20_dri|org_data\(7) $ 
-- (\U2|u1_ds18b20_dri|org_data\(15))) # (GND)))
-- \U2|u1_ds18b20_dri|data1[7]~26\ = CARRY((\U2|u1_ds18b20_dri|org_data\(7) $ (!\U2|u1_ds18b20_dri|org_data\(15))) # (!\U2|u1_ds18b20_dri|data1[6]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|org_data\(7),
	datab => \U2|u1_ds18b20_dri|org_data\(15),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|data1[6]~24\,
	combout => \U2|u1_ds18b20_dri|data1[7]~25_combout\,
	cout => \U2|u1_ds18b20_dri|data1[7]~26\);

-- Location: LCCOMB_X28_Y13_N22
\U2|u1_ds18b20_dri|data1[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[8]~27_combout\ = (\U2|u1_ds18b20_dri|data1[7]~26\ & ((\U2|u1_ds18b20_dri|org_data\(8) $ (\U2|u1_ds18b20_dri|org_data\(15))))) # (!\U2|u1_ds18b20_dri|data1[7]~26\ & (\U2|u1_ds18b20_dri|org_data\(8) $ 
-- (\U2|u1_ds18b20_dri|org_data\(15) $ (VCC))))
-- \U2|u1_ds18b20_dri|data1[8]~28\ = CARRY((!\U2|u1_ds18b20_dri|data1[7]~26\ & (\U2|u1_ds18b20_dri|org_data\(8) $ (\U2|u1_ds18b20_dri|org_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|org_data\(8),
	datab => \U2|u1_ds18b20_dri|org_data\(15),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|data1[7]~26\,
	combout => \U2|u1_ds18b20_dri|data1[8]~27_combout\,
	cout => \U2|u1_ds18b20_dri|data1[8]~28\);

-- Location: LCCOMB_X28_Y13_N24
\U2|u1_ds18b20_dri|data1[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[9]~29_combout\ = (\U2|u1_ds18b20_dri|data1[8]~28\ & (\U2|u1_ds18b20_dri|org_data\(9) $ ((!\U2|u1_ds18b20_dri|org_data\(15))))) # (!\U2|u1_ds18b20_dri|data1[8]~28\ & ((\U2|u1_ds18b20_dri|org_data\(9) $ 
-- (\U2|u1_ds18b20_dri|org_data\(15))) # (GND)))
-- \U2|u1_ds18b20_dri|data1[9]~30\ = CARRY((\U2|u1_ds18b20_dri|org_data\(9) $ (!\U2|u1_ds18b20_dri|org_data\(15))) # (!\U2|u1_ds18b20_dri|data1[8]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|org_data\(9),
	datab => \U2|u1_ds18b20_dri|org_data\(15),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|data1[8]~28\,
	combout => \U2|u1_ds18b20_dri|data1[9]~29_combout\,
	cout => \U2|u1_ds18b20_dri|data1[9]~30\);

-- Location: LCCOMB_X32_Y17_N28
\U2|u1_ds18b20_dri|data1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[9]~feeder_combout\ = \U2|u1_ds18b20_dri|data1[9]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|data1[9]~29_combout\,
	combout => \U2|u1_ds18b20_dri|data1[9]~feeder_combout\);

-- Location: FF_X32_Y17_N29
\U2|u1_ds18b20_dri|data1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|data1[9]~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|data1\(9));

-- Location: LCCOMB_X28_Y13_N26
\U2|u1_ds18b20_dri|data1[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|data1[10]~31_combout\ = \U2|u1_ds18b20_dri|org_data\(10) $ (\U2|u1_ds18b20_dri|data1[9]~30\ $ (!\U2|u1_ds18b20_dri|org_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|org_data\(10),
	datad => \U2|u1_ds18b20_dri|org_data\(15),
	cin => \U2|u1_ds18b20_dri|data1[9]~30\,
	combout => \U2|u1_ds18b20_dri|data1[10]~31_combout\);

-- Location: FF_X31_Y17_N1
\U2|u1_ds18b20_dri|data1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|data1[10]~31_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|data1\(10));

-- Location: FF_X31_Y17_N31
\U2|u1_ds18b20_dri|data1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|data1[8]~27_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|data1\(8));

-- Location: LCCOMB_X32_Y17_N22
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][11]~combout\ = (\U2|u1_ds18b20_dri|data1\(10) & ((!\U2|u1_ds18b20_dri|data1\(8)) # (!\U2|u1_ds18b20_dri|data1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|data1\(9),
	datac => \U2|u1_ds18b20_dri|data1\(10),
	datad => \U2|u1_ds18b20_dri|data1\(8),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X31_Y17_N28
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][10]~0_combout\ = \U2|u1_ds18b20_dri|data1\(9) $ (((\U2|u1_ds18b20_dri|data1\(10) & \U2|u1_ds18b20_dri|data1\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(10),
	datab => \U2|u1_ds18b20_dri|data1\(8),
	datad => \U2|u1_ds18b20_dri|data1\(9),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][10]~0_combout\);

-- Location: FF_X29_Y17_N3
\U2|u1_ds18b20_dri|data1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|data1[7]~25_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|data1\(7));

-- Location: FF_X29_Y17_N5
\U2|u1_ds18b20_dri|data1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|data1[6]~23_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|data1\(6));

-- Location: FF_X29_Y17_N25
\U2|u1_ds18b20_dri|data1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|data1[5]~21_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|data1\(5));

-- Location: LCCOMB_X30_Y17_N0
\U2|u1_ds18b20_dri|Mult0|mult_core|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|_~0_combout\ = (!\U2|u1_ds18b20_dri|data1\(4) & (\U2|u1_ds18b20_dri|data1\(7) & (\U2|u1_ds18b20_dri|data1\(6) & \U2|u1_ds18b20_dri|data1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(4),
	datab => \U2|u1_ds18b20_dri|data1\(7),
	datac => \U2|u1_ds18b20_dri|data1\(6),
	datad => \U2|u1_ds18b20_dri|data1\(5),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X29_Y17_N28
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][10]~3_combout\ = (\U2|u1_ds18b20_dri|data1\(7) & ((\U2|u1_ds18b20_dri|data1\(4) & ((\U2|u1_ds18b20_dri|data1\(6)) # (!\U2|u1_ds18b20_dri|data1\(5)))) # (!\U2|u1_ds18b20_dri|data1\(4) & 
-- (\U2|u1_ds18b20_dri|data1\(6) & !\U2|u1_ds18b20_dri|data1\(5))))) # (!\U2|u1_ds18b20_dri|data1\(7) & (\U2|u1_ds18b20_dri|data1\(5) $ (((\U2|u1_ds18b20_dri|data1\(4) & \U2|u1_ds18b20_dri|data1\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(4),
	datab => \U2|u1_ds18b20_dri|data1\(7),
	datac => \U2|u1_ds18b20_dri|data1\(6),
	datad => \U2|u1_ds18b20_dri|data1\(5),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][10]~3_combout\);

-- Location: FF_X29_Y17_N19
\U2|u1_ds18b20_dri|data1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|data1[2]~15_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|data1\(2));

-- Location: FF_X29_Y17_N9
\U2|u1_ds18b20_dri|data1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|data1[3]~17_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|data1\(3));

-- Location: FF_X29_Y17_N17
\U2|u1_ds18b20_dri|data1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|data1[1]~13_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|data1\(1));

-- Location: LCCOMB_X28_Y17_N28
\U2|u1_ds18b20_dri|Mult0|mult_core|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|_~2_combout\ = (\U2|u1_ds18b20_dri|data1\(2) & (\U2|u1_ds18b20_dri|data1\(3) & \U2|u1_ds18b20_dri|data1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|data1\(2),
	datac => \U2|u1_ds18b20_dri|data1\(3),
	datad => \U2|u1_ds18b20_dri|data1\(1),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|_~2_combout\);

-- Location: LCCOMB_X29_Y17_N26
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][8]~5_combout\ = (\U2|u1_ds18b20_dri|data1\(4) & (\U2|u1_ds18b20_dri|data1\(7) $ (((\U2|u1_ds18b20_dri|data1\(5)))))) # (!\U2|u1_ds18b20_dri|data1\(4) & (!\U2|u1_ds18b20_dri|data1\(5) & 
-- ((\U2|u1_ds18b20_dri|data1\(7)) # (\U2|u1_ds18b20_dri|data1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(4),
	datab => \U2|u1_ds18b20_dri|data1\(7),
	datac => \U2|u1_ds18b20_dri|data1\(6),
	datad => \U2|u1_ds18b20_dri|data1\(5),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][8]~5_combout\);

-- Location: LCCOMB_X29_Y17_N22
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][11]~combout\ = (\U2|u1_ds18b20_dri|data1\(2) & (((!\U2|u1_ds18b20_dri|data1\(0) & !\U2|u1_ds18b20_dri|data1\(3))) # (!\U2|u1_ds18b20_dri|data1\(1)))) # (!\U2|u1_ds18b20_dri|data1\(2) & 
-- (((\U2|u1_ds18b20_dri|data1\(3) & \U2|u1_ds18b20_dri|data1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(0),
	datab => \U2|u1_ds18b20_dri|data1\(2),
	datac => \U2|u1_ds18b20_dri|data1\(3),
	datad => \U2|u1_ds18b20_dri|data1\(1),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X29_Y17_N4
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][6]~8_combout\ = \U2|u1_ds18b20_dri|data1\(6) $ (((\U2|u1_ds18b20_dri|data1\(4)) # (\U2|u1_ds18b20_dri|data1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(4),
	datac => \U2|u1_ds18b20_dri|data1\(6),
	datad => \U2|u1_ds18b20_dri|data1\(5),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][6]~8_combout\);

-- Location: FF_X29_Y17_N11
\U2|u1_ds18b20_dri|data1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|data1[4]~19_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|data1\(4));

-- Location: LCCOMB_X29_Y17_N24
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][5]~9_combout\ = \U2|u1_ds18b20_dri|data1\(5) $ (\U2|u1_ds18b20_dri|data1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|data1\(5),
	datad => \U2|u1_ds18b20_dri|data1\(4),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][5]~9_combout\);

-- Location: LCCOMB_X29_Y17_N18
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][8]~combout\ = (\U2|u1_ds18b20_dri|data1\(0) & (\U2|u1_ds18b20_dri|data1\(3) $ (((\U2|u1_ds18b20_dri|data1\(1)))))) # (!\U2|u1_ds18b20_dri|data1\(0) & (!\U2|u1_ds18b20_dri|data1\(1) & 
-- ((\U2|u1_ds18b20_dri|data1\(3)) # (\U2|u1_ds18b20_dri|data1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(0),
	datab => \U2|u1_ds18b20_dri|data1\(3),
	datac => \U2|u1_ds18b20_dri|data1\(2),
	datad => \U2|u1_ds18b20_dri|data1\(1),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][8]~combout\);

-- Location: FF_X29_Y17_N7
\U2|u1_ds18b20_dri|data1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|data1[0]~11_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|data1\(0));

-- Location: LCCOMB_X29_Y17_N6
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][5]~10_combout\ = \U2|u1_ds18b20_dri|data1\(0) $ (\U2|u1_ds18b20_dri|data1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|data1\(0),
	datad => \U2|u1_ds18b20_dri|data1\(1),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][5]~10_combout\);

-- Location: LCCOMB_X30_Y17_N2
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\U2|u1_ds18b20_dri|data1\(0) & (\U2|u1_ds18b20_dri|data1\(4) $ (VCC))) # (!\U2|u1_ds18b20_dri|data1\(0) & (\U2|u1_ds18b20_dri|data1\(4) & VCC))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\U2|u1_ds18b20_dri|data1\(0) & \U2|u1_ds18b20_dri|data1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(0),
	datab => \U2|u1_ds18b20_dri|data1\(4),
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X30_Y17_N4
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\U2|u1_ds18b20_dri|data1\(5) & ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][5]~10_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ 
-- & VCC)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][5]~10_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\U2|u1_ds18b20_dri|data1\(5) & ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][5]~10_combout\ & 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][5]~10_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\U2|u1_ds18b20_dri|data1\(5) & (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][5]~10_combout\ & !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) 
-- # (!\U2|u1_ds18b20_dri|data1\(5) & ((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(5),
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][5]~10_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X30_Y17_N6
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][6]~combout\ $ (\U2|u1_ds18b20_dri|data1\(6) $ 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][6]~combout\ & ((\U2|u1_ds18b20_dri|data1\(6)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\))) 
-- # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][6]~combout\ & (\U2|u1_ds18b20_dri|data1\(6) & !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][6]~combout\,
	datab => \U2|u1_ds18b20_dri|data1\(6),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X30_Y17_N8
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][7]~combout\ & ((\U2|u1_ds18b20_dri|data1\(7) & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ & 
-- VCC)) # (!\U2|u1_ds18b20_dri|data1\(7) & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][7]~combout\ & ((\U2|u1_ds18b20_dri|data1\(7) & 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\U2|u1_ds18b20_dri|data1\(7) & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][7]~combout\ & (!\U2|u1_ds18b20_dri|data1\(7) & !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][7]~combout\ & ((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\U2|u1_ds18b20_dri|data1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][7]~combout\,
	datab => \U2|u1_ds18b20_dri|data1\(7),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X30_Y17_N18
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][12]~6_combout\ $ (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][8]~5_combout\ $ 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][12]~6_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][8]~5_combout\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][12]~6_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][8]~5_combout\ & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[0][12]~6_combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][8]~5_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X30_Y17_N20
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][9]~4_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|_~2_combout\ & 
-- (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|_~2_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][9]~4_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|_~2_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|_~2_combout\ & 
-- ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][9]~4_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|_~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][9]~4_combout\ & ((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][9]~4_combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|_~2_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X30_Y17_N22
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][10]~3_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][10]~3_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][10]~3_combout\ & !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][10]~3_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X30_Y17_N24
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][11]~2_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][11]~2_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[1][11]~2_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X30_Y17_N28
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ $ (((\U2|u1_ds18b20_dri|Mult0|mult_core|_~1_combout\) # 
-- (\U2|u1_ds18b20_dri|Mult0|mult_core|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|_~1_combout\,
	datad => \U2|u1_ds18b20_dri|Mult0|mult_core|_~0_combout\,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X31_Y17_N0
\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][8]~combout\ = (\U2|u1_ds18b20_dri|data1\(8) & ((\U2|u1_ds18b20_dri|data1\(9)))) # (!\U2|u1_ds18b20_dri|data1\(8) & (\U2|u1_ds18b20_dri|data1\(10) & !\U2|u1_ds18b20_dri|data1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|data1\(8),
	datac => \U2|u1_ds18b20_dri|data1\(10),
	datad => \U2|u1_ds18b20_dri|data1\(9),
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X31_Y17_N2
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\U2|u1_ds18b20_dri|data1\(8) $ (VCC))) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\U2|u1_ds18b20_dri|data1\(8) & VCC))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \U2|u1_ds18b20_dri|data1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \U2|u1_ds18b20_dri|data1\(8),
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X31_Y17_N4
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\U2|u1_ds18b20_dri|data1\(9) & 
-- (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\U2|u1_ds18b20_dri|data1\(9) & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\U2|u1_ds18b20_dri|data1\(9) & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\U2|u1_ds18b20_dri|data1\(9) & 
-- ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\U2|u1_ds18b20_dri|data1\(9) & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- ((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (!\U2|u1_ds18b20_dri|data1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \U2|u1_ds18b20_dri|data1\(9),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X31_Y17_N6
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\U2|u1_ds18b20_dri|data1\(10) $ 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\U2|u1_ds18b20_dri|data1\(10)) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\U2|u1_ds18b20_dri|data1\(10) & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \U2|u1_ds18b20_dri|data1\(10),
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X31_Y17_N8
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X31_Y17_N10
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\U2|u1_ds18b20_dri|data1\(8) $ (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\U2|u1_ds18b20_dri|data1\(8) & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\U2|u1_ds18b20_dri|data1\(8) & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|data1\(8),
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X31_Y17_N12
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][5]~12_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][5]~12_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][5]~12_combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][5]~12_combout\ & ((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][5]~12_combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X31_Y17_N14
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][6]~combout\ $ (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][6]~combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][6]~combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][6]~combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X31_Y17_N16
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][7]~combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][7]~combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][7]~combout\ & (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][7]~combout\ & ((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][7]~combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X31_Y17_N24
\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ $ (\U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][11]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|Mult0|mult_core|romout[2][11]~combout\,
	cin => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\);

-- Location: LCCOMB_X30_Y15_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (VCC)
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X30_Y15_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X30_Y15_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X30_Y15_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X30_Y15_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X30_Y15_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X30_Y15_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~217_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~217_combout\);

-- Location: LCCOMB_X30_Y15_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~219_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~219_combout\);

-- Location: LCCOMB_X30_Y15_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~221_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~221_combout\);

-- Location: LCCOMB_X30_Y15_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~223_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~223_combout\);

-- Location: LCCOMB_X30_Y15_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~225_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~225_combout\);

-- Location: LCCOMB_X31_Y15_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~227_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~227_combout\);

-- Location: LCCOMB_X31_Y15_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~226_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~227_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~226_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~226_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[49]~227_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X31_Y15_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~224_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~225_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~224_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~225_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~224_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~225_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~224_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[50]~225_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X31_Y15_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & 
-- ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~222_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~223_combout\))))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~222_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~223_combout\) 
-- # (GND))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~222_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~223_combout\) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~222_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[51]~223_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X31_Y15_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~220_combout\ & 
-- (((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~220_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~221_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~221_combout\ 
-- & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~220_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~221_combout\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~220_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[52]~221_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X31_Y15_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~218_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~219_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~218_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~219_combout\)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~218_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~218_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[53]~219_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X31_Y15_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~216_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~217_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~216_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[54]~217_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X31_Y15_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X31_Y15_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~228_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~228_combout\);

-- Location: LCCOMB_X31_Y16_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~229_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~229_combout\);

-- Location: LCCOMB_X31_Y16_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~230_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~230_combout\);

-- Location: LCCOMB_X30_Y15_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~339_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~339_combout\);

-- Location: LCCOMB_X31_Y16_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~233_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~233_combout\);

-- Location: LCCOMB_X31_Y16_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~235_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[57]~235_combout\);

-- Location: LCCOMB_X31_Y16_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~232_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~233_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~232_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~233_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~232_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~233_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~232_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[58]~233_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X31_Y16_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~336_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~228_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~336_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[62]~228_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X31_Y16_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X30_Y15_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~338_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~338_combout\);

-- Location: LCCOMB_X30_Y16_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~307_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~338_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[60]~338_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~307_combout\);

-- Location: LCCOMB_X30_Y15_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~308_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~339_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[59]~339_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[68]~308_combout\);

-- Location: LCCOMB_X31_Y16_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~239_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~239_combout\);

-- Location: LCCOMB_X30_Y16_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~341_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~341_combout\);

-- Location: LCCOMB_X30_Y16_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~242_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~242_combout\);

-- Location: LCCOMB_X30_Y16_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~241_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~242_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~241_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~241_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[65]~242_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X30_Y16_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~240_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~341_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~240_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~341_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~240_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~341_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~240_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[66]~341_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X30_Y16_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & 
-- ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~340_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~239_combout\))))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~340_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~239_combout\) 
-- # (GND))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~340_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~239_combout\) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~340_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~239_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X30_Y16_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~237_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~307_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~237_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~307_combout\)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~237_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~237_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[69]~307_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X31_Y15_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~337_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~337_combout\);

-- Location: LCCOMB_X31_Y15_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~306_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~337_combout\) # ((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[61]~337_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~306_combout\);

-- Location: LCCOMB_X30_Y16_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~236_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~306_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~236_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[70]~306_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X30_Y16_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X30_Y16_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~243_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~243_combout\);

-- Location: LCCOMB_X30_Y16_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~244_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~244_combout\);

-- Location: LCCOMB_X30_Y16_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~245_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~245_combout\);

-- Location: LCCOMB_X29_Y12_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~246_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~246_combout\);

-- Location: LCCOMB_X29_Y12_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~247_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~247_combout\);

-- Location: LCCOMB_X29_Y12_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~248_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[73]~248_combout\);

-- Location: LCCOMB_X29_Y12_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~342_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~247_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~342_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~247_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~342_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~247_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~342_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[74]~247_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X29_Y12_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~351_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~246_combout\))))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~351_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~246_combout\) # (GND))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~351_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~246_combout\) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~351_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~246_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X29_Y12_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~311_combout\ & 
-- (((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~311_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~245_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~245_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~311_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~245_combout\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~311_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~245_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X29_Y12_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~310_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~244_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~310_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~244_combout\)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~310_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~310_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[77]~244_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X29_Y12_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~309_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~243_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~309_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[78]~243_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X29_Y12_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X21_Y18_N4
\U2|u1_ds18b20_dri|temp_data[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[9]~19_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[9]~19_combout\);

-- Location: FF_X22_Y18_N29
\U2|u1_ds18b20_dri|temp_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|temp_data[9]~19_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(9));

-- Location: LCCOMB_X23_Y18_N6
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = \U2|u1_ds18b20_dri|temp_data\(9) $ (VCC)
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY(\U2|u1_ds18b20_dri|temp_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(9),
	datad => VCC,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X23_Y18_N12
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|temp_data\(12) & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # (!\U2|u1_ds18b20_dri|temp_data\(12) & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (!\U2|u1_ds18b20_dri|temp_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(12),
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X23_Y18_N16
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY(!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X23_Y18_N18
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X24_Y17_N24
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~123_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~123_combout\);

-- Location: LCCOMB_X30_Y18_N8
\U2|u1_ds18b20_dri|temp_data[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[11]~17_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[11]~17_combout\);

-- Location: FF_X24_Y18_N21
\U2|u1_ds18b20_dri|temp_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|temp_data[11]~17_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(11));

-- Location: LCCOMB_X24_Y17_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~124_combout\ = (\U2|u1_ds18b20_dri|temp_data\(11) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(11),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~124_combout\);

-- Location: LCCOMB_X30_Y18_N30
\U2|u1_ds18b20_dri|temp_data[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[10]~18_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[10]~18_combout\);

-- Location: FF_X30_Y18_N31
\U2|u1_ds18b20_dri|temp_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|temp_data[10]~18_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(10));

-- Location: LCCOMB_X24_Y17_N20
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~126_combout\ = (\U2|u1_ds18b20_dri|temp_data\(10) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(10),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~126_combout\);

-- Location: LCCOMB_X23_Y17_N28
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~128_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U2|u1_ds18b20_dri|temp_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(9),
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~128_combout\);

-- Location: LCCOMB_X29_Y12_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~250_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~250_combout\);

-- Location: LCCOMB_X30_Y12_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~251_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~251_combout\);

-- Location: LCCOMB_X29_Y12_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~252_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~252_combout\);

-- Location: LCCOMB_X29_Y12_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~253_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~253_combout\);

-- Location: LCCOMB_X30_Y12_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~343_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[82]~343_combout\);

-- Location: LCCOMB_X30_Y12_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~256_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~256_combout\);

-- Location: LCCOMB_X30_Y12_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~255_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~256_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~255_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~255_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[81]~256_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X30_Y12_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~352_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~253_combout\))))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~352_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~253_combout\) # (GND))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~352_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~253_combout\) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~352_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~253_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X30_Y12_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~312_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~250_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~312_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[86]~250_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X30_Y12_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X23_Y17_N18
\U2|u1_ds18b20_dri|temp_data[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[8]~20_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[8]~20_combout\);

-- Location: FF_X23_Y17_N19
\U2|u1_ds18b20_dri|temp_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|temp_data[8]~20_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(8));

-- Location: LCCOMB_X23_Y17_N12
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ = \U2|u1_ds18b20_dri|temp_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|temp_data\(8),
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\);

-- Location: LCCOMB_X23_Y17_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~131_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~131_combout\);

-- Location: LCCOMB_X24_Y17_N6
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~130_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~131_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~130_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~130_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[97]~131_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X24_Y17_N8
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~129_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~128_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~129_combout\ & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~128_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~129_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~128_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~129_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[98]~128_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X24_Y17_N10
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~127_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~126_combout\))))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~127_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~126_combout\) # (GND))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~127_combout\) # ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~126_combout\) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~127_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[99]~126_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X24_Y17_N12
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~125_combout\ & (((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~125_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~124_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~124_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~125_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~124_combout\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~125_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[100]~124_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X24_Y17_N14
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~122_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~123_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~122_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~123_combout\)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~122_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~122_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[101]~123_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X23_Y18_N22
\U2|u1_ds18b20_dri|temp_data[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[13]~15_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[13]~15_combout\);

-- Location: FF_X24_Y18_N17
\U2|u1_ds18b20_dri|temp_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|temp_data[13]~15_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(13));

-- Location: LCCOMB_X24_Y17_N0
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~120_combout\ = (\U2|u1_ds18b20_dri|temp_data\(13) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(13),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~120_combout\);

-- Location: LCCOMB_X24_Y17_N16
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~121_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~120_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~121_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[102]~120_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X24_Y17_N18
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\);

-- Location: LCCOMB_X24_Y17_N2
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~132_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~132_combout\);

-- Location: LCCOMB_X24_Y15_N16
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~133_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~133_combout\);

-- Location: LCCOMB_X24_Y17_N28
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~134_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~134_combout\);

-- Location: LCCOMB_X23_Y17_N16
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~209_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|temp_data\(9))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(9),
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~209_combout\);

-- Location: LCCOMB_X23_Y17_N10
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~210_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|temp_data\(8)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(8),
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~210_combout\);

-- Location: LCCOMB_X30_Y13_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~311_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~340_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[67]~340_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~311_combout\);

-- Location: LCCOMB_X30_Y13_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~313_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~311_combout\) # ((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[76]~311_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~313_combout\);

-- Location: LCCOMB_X31_Y12_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~315_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~313_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[85]~313_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~315_combout\);

-- Location: LCCOMB_X31_Y12_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~258_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~258_combout\);

-- Location: LCCOMB_X31_Y12_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~259_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~259_combout\);

-- Location: LCCOMB_X30_Y12_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~353_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~353_combout\);

-- Location: LCCOMB_X28_Y12_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~344_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[90]~344_combout\);

-- Location: LCCOMB_X31_Y12_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~263_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~263_combout\);

-- Location: LCCOMB_X31_Y12_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~262_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~263_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~262_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~263_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~262_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[89]~263_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X31_Y12_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & 
-- ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~260_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~353_combout\))))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~260_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~353_combout\) # (GND))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~260_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~353_combout\) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~260_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[91]~353_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X31_Y12_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~257_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~315_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~257_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[94]~315_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X31_Y12_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X26_Y12_N0
\U2|u1_ds18b20_dri|temp_data[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[7]~21_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[7]~21_combout\);

-- Location: FF_X26_Y12_N1
\U2|u1_ds18b20_dri|temp_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|temp_data[7]~21_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(7));

-- Location: LCCOMB_X25_Y15_N28
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~137_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U2|u1_ds18b20_dri|temp_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(7),
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~137_combout\);

-- Location: LCCOMB_X24_Y15_N2
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ = (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~140_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~137_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~140_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~140_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[105]~137_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~1\);

-- Location: LCCOMB_X24_Y15_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~136_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~210_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~136_combout\ & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~210_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~136_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~210_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~136_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~210_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~1\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~3\);

-- Location: LCCOMB_X24_Y15_N6
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~135_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~209_combout\))))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~135_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~209_combout\) # (GND))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~135_combout\) # ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~209_combout\) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~135_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~209_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~3\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~5\);

-- Location: LCCOMB_X24_Y15_N8
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~208_combout\ & (((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)))) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~208_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~134_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~134_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~5\) # (GND)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ = CARRY(((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~208_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~134_combout\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~208_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~134_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~5\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~7\);

-- Location: LCCOMB_X24_Y15_N10
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~207_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~133_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~207_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~133_combout\)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~207_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~207_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[109]~133_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~7\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~9\);

-- Location: LCCOMB_X24_Y15_N12
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~206_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~132_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~206_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[110]~132_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~9\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\);

-- Location: LCCOMB_X24_Y15_N14
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\);

-- Location: LCCOMB_X23_Y11_N4
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ $ (GND)
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY(!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X23_Y11_N6
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & 
-- VCC))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X23_Y11_N8
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & VCC)) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ $ (GND)))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X23_Y11_N10
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY(!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y11_N12
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y10_N28
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~49_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~49_combout\);

-- Location: LCCOMB_X22_Y10_N4
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~51_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~51_combout\);

-- Location: LCCOMB_X22_Y10_N14
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~52_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~52_combout\);

-- Location: LCCOMB_X24_Y15_N24
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~141_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~141_combout\);

-- Location: LCCOMB_X24_Y15_N0
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~187_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~208_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[108]~208_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~187_combout\);

-- Location: LCCOMB_X23_Y17_N20
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~188_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~209_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[107]~209_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~188_combout\);

-- Location: LCCOMB_X24_Y15_N18
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~144_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~144_combout\);

-- Location: LCCOMB_X25_Y15_N12
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~145_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~145_combout\);

-- Location: LCCOMB_X25_Y15_N30
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~146_combout\ = (\U2|u1_ds18b20_dri|temp_data\(6) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(6),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~146_combout\);

-- Location: LCCOMB_X23_Y15_N18
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\ = (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~146_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~149_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[113]~146_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~1\);

-- Location: LCCOMB_X23_Y15_N20
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~211_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~145_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~211_combout\ & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~145_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~211_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~145_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~211_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~145_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~1\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~3\);

-- Location: LCCOMB_X23_Y15_N22
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ & ((((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~189_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~144_combout\))))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~189_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~144_combout\) # (GND))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~5\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~189_combout\) # ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~144_combout\) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~189_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~144_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~3\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~5\);

-- Location: LCCOMB_X23_Y15_N28
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~186_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~141_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~186_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[118]~141_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~9\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\);

-- Location: LCCOMB_X23_Y15_N30
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ = \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\);

-- Location: LCCOMB_X22_Y10_N0
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout\ = !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout\);

-- Location: LCCOMB_X22_Y10_N8
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~55_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[0]~10_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~55_combout\);

-- Location: LCCOMB_X22_Y10_N18
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~54_combout\) # (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~55_combout\)))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~54_combout\) # (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~54_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[75]~55_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X22_Y10_N20
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~53_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~52_combout\)))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~53_combout\ & 
-- (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~52_combout\)))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~53_combout\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~52_combout\ & 
-- !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~53_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[76]~52_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X22_Y10_N22
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~50_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~51_combout\)))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~50_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~51_combout\)))))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~50_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~50_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[77]~51_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X22_Y10_N24
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~48_combout\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~49_combout\ & 
-- !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~48_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[78]~49_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y10_N26
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ = \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y10_N24
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~58_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~58_combout\);

-- Location: LCCOMB_X23_Y15_N10
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~190_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~187_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[117]~187_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~190_combout\);

-- Location: LCCOMB_X23_Y15_N16
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~191_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~188_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[116]~188_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~191_combout\);

-- Location: LCCOMB_X23_Y15_N8
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~152_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~152_combout\);

-- Location: LCCOMB_X22_Y15_N0
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~153_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~153_combout\);

-- Location: LCCOMB_X23_Y15_N14
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~154_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~154_combout\);

-- Location: LCCOMB_X30_Y13_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~351_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~351_combout\);

-- Location: LCCOMB_X30_Y13_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~314_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~351_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[75]~351_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~314_combout\);

-- Location: LCCOMB_X31_Y12_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~316_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~314_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[84]~314_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~316_combout\);

-- Location: LCCOMB_X31_Y10_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~318_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~316_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[93]~316_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~318_combout\);

-- Location: LCCOMB_X30_Y13_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~352_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~352_combout\);

-- Location: LCCOMB_X30_Y13_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~317_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~352_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[83]~352_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~317_combout\);

-- Location: LCCOMB_X30_Y13_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~319_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~317_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[92]~317_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~319_combout\);

-- Location: LCCOMB_X31_Y10_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~266_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~266_combout\);

-- Location: LCCOMB_X30_Y13_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~354_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~354_combout\);

-- Location: LCCOMB_X31_Y12_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~268_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[98]~268_combout\);

-- Location: LCCOMB_X31_Y10_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~269_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~269_combout\);

-- Location: LCCOMB_X31_Y10_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~270_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~269_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~270_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~270_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[97]~269_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X31_Y10_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~265_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~319_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~265_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~319_combout\)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~265_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~265_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[101]~319_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X31_Y10_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~264_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~318_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~264_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[102]~318_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X31_Y10_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\);

-- Location: LCCOMB_X30_Y10_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~271_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~271_combout\);

-- Location: LCCOMB_X31_Y10_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~322_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~320_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[100]~320_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~322_combout\);

-- Location: LCCOMB_X30_Y13_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~323_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~354_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[99]~354_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~323_combout\);

-- Location: LCCOMB_X31_Y11_N30
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~355_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~355_combout\);

-- Location: LCCOMB_X31_Y11_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~346_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~346_combout\);

-- Location: LCCOMB_X30_Y10_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~277_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[105]~277_combout\);

-- Location: LCCOMB_X30_Y10_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~275_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~346_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~275_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~346_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~275_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~346_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~275_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[106]~346_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\);

-- Location: LCCOMB_X30_Y10_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & 
-- ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~274_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~355_combout\))))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~274_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~355_combout\) # (GND))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~274_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~355_combout\) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~274_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[107]~355_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\);

-- Location: LCCOMB_X30_Y10_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~273_combout\ & 
-- (((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)))) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~273_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~323_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~323_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~273_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~323_combout\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~273_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[108]~323_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\);

-- Location: LCCOMB_X30_Y10_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~272_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~322_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~272_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~322_combout\)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~272_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~272_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[109]~322_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\);

-- Location: LCCOMB_X30_Y10_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~321_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~271_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~321_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[110]~271_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~9\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\);

-- Location: LCCOMB_X30_Y10_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\);

-- Location: LCCOMB_X23_Y12_N4
\U2|u1_ds18b20_dri|temp_data[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[5]~23_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[5]~23_combout\);

-- Location: FF_X23_Y12_N5
\U2|u1_ds18b20_dri|temp_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|temp_data[5]~23_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(5));

-- Location: LCCOMB_X25_Y15_N14
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~155_combout\ = (\U2|u1_ds18b20_dri|temp_data\(5) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(5),
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~155_combout\);

-- Location: LCCOMB_X22_Y15_N6
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\ = (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~158_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~155_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ = CARRY((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~158_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~158_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[121]~155_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~1\);

-- Location: LCCOMB_X22_Y15_N8
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ & (((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~212_combout\) # 
-- (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~154_combout\)))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~212_combout\ & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~154_combout\)))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~212_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~154_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~212_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~154_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~1\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~3\);

-- Location: LCCOMB_X22_Y15_N12
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~192_combout\ & (((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~5\)))) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~192_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~152_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~5\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~152_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~5\) # (GND)))))
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~7\ = CARRY(((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~192_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~152_combout\)) # 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~192_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~152_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~5\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~7\);

-- Location: LCCOMB_X22_Y15_N16
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~150_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~190_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~150_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[126]~190_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~9\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\);

-- Location: LCCOMB_X22_Y15_N18
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ = \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\);

-- Location: LCCOMB_X23_Y10_N28
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout\ = !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout\);

-- Location: LCCOMB_X23_Y10_N20
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~60_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~60_combout\);

-- Location: LCCOMB_X23_Y10_N4
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~59_combout\) # (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~60_combout\)))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~59_combout\) # (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~59_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[80]~60_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X23_Y10_N6
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~81_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~58_combout\)))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~81_combout\ & 
-- (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~58_combout\)))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~81_combout\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~58_combout\ & 
-- !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~81_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[81]~58_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X23_Y10_N0
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~80_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~80_combout\);

-- Location: LCCOMB_X23_Y10_N18
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~75_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~80_combout\) # 
-- ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[82]~80_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~75_combout\);

-- Location: LCCOMB_X23_Y10_N2
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~56_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~56_combout\);

-- Location: LCCOMB_X23_Y10_N10
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~79_combout\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~56_combout\ & 
-- !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~79_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[83]~56_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y10_N12
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ = \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y10_N8
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~62_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~62_combout\);

-- Location: LCCOMB_X24_Y10_N2
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~63_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~63_combout\);

-- Location: LCCOMB_X22_Y15_N28
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~194_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~191_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[125]~191_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~194_combout\);

-- Location: LCCOMB_X23_Y17_N30
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~189_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~210_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[106]~210_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~189_combout\);

-- Location: LCCOMB_X23_Y15_N2
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~192_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~189_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[115]~189_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~192_combout\);

-- Location: LCCOMB_X23_Y15_N0
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~195_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~192_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[124]~192_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~195_combout\);

-- Location: LCCOMB_X25_Y15_N8
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~139_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U2|u1_ds18b20_dri|temp_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(7),
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~139_combout\);

-- Location: LCCOMB_X25_Y15_N18
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~138_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U2|u1_ds18b20_dri|temp_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(7),
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~138_combout\);

-- Location: LCCOMB_X25_Y15_N0
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~139_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~138_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~139_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[96]~138_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\);

-- Location: LCCOMB_X25_Y15_N26
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~211_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|temp_data\(7))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(7),
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~211_combout\);

-- Location: LCCOMB_X25_Y15_N24
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~193_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~211_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[114]~211_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~193_combout\);

-- Location: LCCOMB_X22_Y15_N22
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~196_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~193_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[123]~193_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~196_combout\);

-- Location: LCCOMB_X26_Y12_N6
\U2|u1_ds18b20_dri|temp_data[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[6]~22_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[6]~22_combout\);

-- Location: FF_X26_Y12_N7
\U2|u1_ds18b20_dri|temp_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|temp_data[6]~22_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(6));

-- Location: LCCOMB_X25_Y15_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~147_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U2|u1_ds18b20_dri|temp_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(6),
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~147_combout\);

-- Location: LCCOMB_X25_Y15_N10
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~148_combout\ = (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \U2|u1_ds18b20_dri|temp_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(6),
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~148_combout\);

-- Location: LCCOMB_X25_Y15_N22
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~147_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~147_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[104]~148_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\);

-- Location: LCCOMB_X25_Y15_N16
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~212_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|temp_data\(6))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(6),
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~14_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~212_combout\);

-- Location: LCCOMB_X22_Y15_N24
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~197_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~212_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[122]~212_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~197_combout\);

-- Location: LCCOMB_X21_Y15_N28
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~163_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~163_combout\);

-- Location: LCCOMB_X30_Y10_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~278_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~278_combout\);

-- Location: LCCOMB_X30_Y10_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~279_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~279_combout\);

-- Location: LCCOMB_X30_Y10_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~280_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~280_combout\);

-- Location: LCCOMB_X30_Y10_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~281_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~281_combout\);

-- Location: LCCOMB_X30_Y11_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~282_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~282_combout\);

-- Location: LCCOMB_X30_Y11_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~284_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~284_combout\);

-- Location: LCCOMB_X30_Y11_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\ = (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~283_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~284_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~283_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~283_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[113]~284_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~1\);

-- Location: LCCOMB_X30_Y11_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~347_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~282_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~1\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~347_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~282_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~347_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~282_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~347_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[114]~282_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~3\);

-- Location: LCCOMB_X30_Y11_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ & 
-- ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~356_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~281_combout\))))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~3\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~356_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~281_combout\) # (GND))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~5\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~356_combout\) # 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~281_combout\) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~356_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~281_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~3\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~5\);

-- Location: LCCOMB_X30_Y11_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~326_combout\ & 
-- (((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~5\)))) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~326_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~280_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~5\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~280_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~5\) # (GND)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~326_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~280_combout\)) # (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~326_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[116]~280_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~5\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~7\);

-- Location: LCCOMB_X30_Y11_N20
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~325_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~279_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~325_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~279_combout\)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~9\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~7\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~325_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~325_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[117]~279_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~9\);

-- Location: LCCOMB_X30_Y11_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~324_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~278_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~324_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[118]~278_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~9\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\);

-- Location: LCCOMB_X30_Y11_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ = \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~11_cout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\);

-- Location: LCCOMB_X28_Y11_N22
\U2|u1_ds18b20_dri|temp_data[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[4]~24_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[4]~24_combout\);

-- Location: FF_X28_Y11_N23
\U2|u1_ds18b20_dri|temp_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|temp_data[4]~24_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(4));

-- Location: LCCOMB_X21_Y15_N20
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~164_combout\ = (\U2|u1_ds18b20_dri|temp_data\(4) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(4),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[129]~164_combout\);

-- Location: LCCOMB_X21_Y15_N12
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~159_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~194_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~159_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[134]~194_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~9\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout\);

-- Location: LCCOMB_X21_Y15_N14
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ = \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\);

-- Location: LCCOMB_X24_Y10_N24
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~64_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~64_combout\);

-- Location: LCCOMB_X24_Y10_N14
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~65_combout\) # (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~64_combout\)))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~65_combout\) # (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~65_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[85]~64_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X24_Y10_N20
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~61_combout\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~75_combout\ & 
-- !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~61_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[88]~75_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y10_N22
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ = \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y10_N6
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~77_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~76_combout\) # 
-- ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[87]~76_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~77_combout\);

-- Location: LCCOMB_X23_Y10_N14
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~82_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[0]~10_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~82_combout\);

-- Location: LCCOMB_X24_Y10_N4
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~78_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~82_combout\) # 
-- ((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[86]~82_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~78_combout\);

-- Location: LCCOMB_X24_Y10_N28
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~68_combout\ = (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[91]~68_combout\);

-- Location: LCCOMB_X23_Y13_N18
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~198_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~195_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[133]~195_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~6_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~198_combout\);

-- Location: LCCOMB_X22_Y15_N2
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~199_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~196_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[132]~196_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[141]~199_combout\);

-- Location: LCCOMB_X23_Y13_N24
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~200_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~197_combout\) # 
-- ((!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[131]~197_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[140]~200_combout\);

-- Location: LCCOMB_X21_Y15_N24
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~201_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & ((\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~213_combout\) # 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\ & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[130]~213_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[139]~201_combout\);

-- Location: LCCOMB_X22_Y16_N4
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~166_combout\ = (\U2|u1_ds18b20_dri|temp_data\(4) & !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(4),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~166_combout\);

-- Location: LCCOMB_X22_Y16_N2
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~165_combout\ = (\U2|u1_ds18b20_dri|temp_data\(4) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(4),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~165_combout\);

-- Location: LCCOMB_X22_Y16_N26
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~166_combout\) # (\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~165_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~166_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[120]~165_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout\);

-- Location: LCCOMB_X21_Y15_N30
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~214_combout\ = (\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|temp_data\(4))) # (!\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & 
-- ((\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(4),
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[1]~14_combout\,
	datac => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[138]~214_combout\);

-- Location: LCCOMB_X30_Y11_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~285_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~8_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~285_combout\);

-- Location: LCCOMB_X26_Y11_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~286_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~286_combout\);

-- Location: LCCOMB_X30_Y11_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~287_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~287_combout\);

-- Location: LCCOMB_X30_Y11_N6
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~357_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~357_combout\);

-- Location: LCCOMB_X29_Y11_N12
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~348_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~348_combout\);

-- Location: LCCOMB_X26_Y11_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~291_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~291_combout\);

-- Location: LCCOMB_X26_Y11_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\ = (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~290_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~291_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~290_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~291_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~290_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[121]~291_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~1\);

-- Location: LCCOMB_X26_Y11_N18
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~289_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~348_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~1\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~289_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~348_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~289_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~348_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~289_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[122]~348_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~3\);

-- Location: LCCOMB_X26_Y11_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~327_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~285_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~327_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[126]~285_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~9\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\);

-- Location: LCCOMB_X26_Y11_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ = \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~11_cout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\);

-- Location: LCCOMB_X26_Y12_N4
\U2|u1_ds18b20_dri|temp_data[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[3]~25_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[3]~25_combout\);

-- Location: FF_X26_Y12_N5
\U2|u1_ds18b20_dri|temp_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|temp_data[3]~25_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(3));

-- Location: LCCOMB_X23_Y13_N20
\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~173_combout\ = (\U2|u1_ds18b20_dri|temp_data\(3) & \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(3),
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[137]~173_combout\);

-- Location: LCCOMB_X23_Y13_N10
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~11_cout\ = CARRY((!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~168_combout\ & (!\U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~198_combout\ & 
-- !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~168_combout\,
	datab => \U2|u_seg_led|Div3|auto_generated|divider|divider|StageOut[142]~198_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~9\,
	cout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~11_cout\);

-- Location: LCCOMB_X23_Y13_N12
\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\ = \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~11_cout\,
	combout => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\);

-- Location: LCCOMB_X25_Y10_N4
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout\ = !\U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u_seg_led|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout\);

-- Location: LCCOMB_X25_Y10_N8
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~70_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout\ & !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[90]~70_combout\);

-- Location: LCCOMB_X25_Y10_N24
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ & (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~67_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~78_combout\)))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ & ((((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~67_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~78_combout\)))))
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~7\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~5\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~67_combout\) # 
-- (\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~67_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~78_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[2]~5\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~7\);

-- Location: LCCOMB_X25_Y10_N26
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[4]~9_cout\ = CARRY((!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~66_combout\ & (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~77_combout\ & 
-- !\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~66_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[93]~77_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~7\,
	cout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[4]~9_cout\);

-- Location: LCCOMB_X25_Y10_N28
\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ = \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[4]~9_cout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\);

-- Location: LCCOMB_X25_Y10_N18
\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[98]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[98]~74_combout\ = (\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~67_combout\) # 
-- ((\U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~78_combout\)))) # (!\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & 
-- (((\U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~67_combout\,
	datab => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\,
	datac => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[92]~78_combout\,
	datad => \U2|u_seg_led|Mod2|auto_generated|divider|divider|add_sub_19_result_int[3]~6_combout\,
	combout => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[98]~74_combout\);

-- Location: FF_X25_Y10_N19
\U2|u_seg_led|num[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod2|auto_generated|divider|divider|StageOut[98]~74_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(11));

-- Location: LCCOMB_X32_Y15_N0
\U2|u1_ds18b20_dri|temp_data[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[12]~16_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[12]~16_combout\);

-- Location: FF_X24_Y18_N3
\U2|u1_ds18b20_dri|temp_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|temp_data[12]~16_combout\,
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(12));

-- Location: LCCOMB_X29_Y18_N8
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY(!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X29_Y18_N10
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X29_Y18_N28
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~97_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~97_combout\);

-- Location: LCCOMB_X29_Y18_N0
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~98_combout\ = (\U2|u1_ds18b20_dri|temp_data\(12) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(12),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~98_combout\);

-- Location: LCCOMB_X29_Y18_N24
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~100_combout\ = (\U2|u1_ds18b20_dri|temp_data\(11) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(11),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[46]~100_combout\);

-- Location: LCCOMB_X30_Y18_N16
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~103_combout\ = (\U2|u1_ds18b20_dri|temp_data\(10) & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(10),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~103_combout\);

-- Location: LCCOMB_X29_Y18_N14
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~102_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~103_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~102_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~102_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[45]~103_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X29_Y18_N18
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~99_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~98_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~99_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~98_combout\)))))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~99_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~99_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[47]~98_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X29_Y18_N20
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~96_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~97_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~96_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[48]~97_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X29_Y18_N22
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y18_N0
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~108_combout\ = (\U2|u1_ds18b20_dri|temp_data\(9) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(9),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~108_combout\);

-- Location: LCCOMB_X28_Y18_N16
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~109_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~108_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~109_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~109_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[50]~108_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X28_Y18_N28
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~104_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~104_combout\);

-- Location: LCCOMB_X28_Y18_N2
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~167_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((\U2|u1_ds18b20_dri|temp_data\(11)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(11),
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~167_combout\);

-- Location: LCCOMB_X28_Y18_N4
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~106_combout\ = (\U2|u1_ds18b20_dri|temp_data\(10) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(10),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~106_combout\);

-- Location: LCCOMB_X28_Y18_N18
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~107_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~106_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~107_combout\ & 
-- (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~106_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~107_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~106_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~107_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[51]~106_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X28_Y18_N20
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~105_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~167_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~105_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~167_combout\)))))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~105_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~105_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[52]~167_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X28_Y18_N22
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~166_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~104_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~166_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[53]~104_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y18_N24
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y18_N14
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~113_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~113_combout\);

-- Location: LCCOMB_X26_Y18_N16
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~115_combout\ = (\U2|u1_ds18b20_dri|temp_data\(8) & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(8),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~115_combout\);

-- Location: LCCOMB_X26_Y18_N6
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~114_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~115_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~114_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~114_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[55]~115_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X26_Y18_N8
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~112_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~113_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~112_combout\ & 
-- (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~113_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~112_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~113_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~112_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[56]~113_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X26_Y18_N24
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~110_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~110_combout\);

-- Location: LCCOMB_X26_Y18_N0
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~168_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ 
-- & (\U2|u1_ds18b20_dri|temp_data\(10))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(10),
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~168_combout\);

-- Location: LCCOMB_X26_Y18_N12
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~158_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~110_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~158_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[58]~110_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y18_N14
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y18_N18
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~159_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~168_combout\) # 
-- ((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[57]~168_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~159_combout\);

-- Location: LCCOMB_X26_Y18_N26
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~117_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~117_combout\);

-- Location: LCCOMB_X26_Y18_N22
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~119_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[61]~119_combout\);

-- Location: LCCOMB_X28_Y18_N6
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~120_combout\ = (\U2|u1_ds18b20_dri|temp_data\(7) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(7),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[60]~120_combout\);

-- Location: LCCOMB_X25_Y18_N6
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~116_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~159_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~116_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[63]~159_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X25_Y18_N8
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y18_N2
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~169_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ 
-- & ((\U2|u1_ds18b20_dri|temp_data\(9)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(9),
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~169_combout\);

-- Location: LCCOMB_X25_Y18_N28
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~160_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~169_combout\) # 
-- ((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[62]~169_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~160_combout\);

-- Location: LCCOMB_X25_Y18_N14
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~170_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ 
-- & (\U2|u1_ds18b20_dri|temp_data\(8))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(8),
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~170_combout\);

-- Location: LCCOMB_X25_Y17_N10
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~124_combout\ = (\U2|u1_ds18b20_dri|temp_data\(7) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(7),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[66]~124_combout\);

-- Location: LCCOMB_X25_Y17_N0
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~127_combout\ = (\U2|u1_ds18b20_dri|temp_data\(6) & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(6),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~127_combout\);

-- Location: LCCOMB_X25_Y18_N16
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~126_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~127_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~126_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~126_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[65]~127_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X25_Y18_N20
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~123_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~170_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~123_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~170_combout\)))))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~123_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~123_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[67]~170_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X25_Y18_N22
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~122_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~160_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~122_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[68]~160_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X25_Y18_N24
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y14_N8
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~129_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~129_combout\);

-- Location: LCCOMB_X26_Y14_N18
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~130_combout\ = (\U2|u1_ds18b20_dri|temp_data\(6) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(6),
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~130_combout\);

-- Location: LCCOMB_X26_Y14_N0
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~133_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u1_ds18b20_dri|temp_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(5),
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~133_combout\);

-- Location: LCCOMB_X26_Y14_N20
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~132_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~133_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~132_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~132_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[70]~133_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X26_Y14_N22
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~131_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~130_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~131_combout\ & 
-- (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~130_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~131_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~130_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~131_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[71]~130_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X26_Y14_N24
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~171_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~129_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~171_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~129_combout\)))))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~171_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~171_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[72]~129_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X26_Y14_N2
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~128_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~128_combout\);

-- Location: LCCOMB_X26_Y14_N26
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~161_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~128_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~161_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[73]~128_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y14_N28
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X25_Y14_N0
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~134_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~134_combout\);

-- Location: LCCOMB_X26_Y14_N14
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~135_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~135_combout\);

-- Location: LCCOMB_X25_Y14_N18
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~136_combout\ = (\U2|u1_ds18b20_dri|temp_data\(5) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(5),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[76]~136_combout\);

-- Location: LCCOMB_X25_Y14_N14
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~139_combout\ = (\U2|u1_ds18b20_dri|temp_data\(4) & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(4),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[75]~139_combout\);

-- Location: LCCOMB_X25_Y14_N28
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~162_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~134_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~162_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[78]~134_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\);

-- Location: LCCOMB_X25_Y14_N30
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y16_N4
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (GND)
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY(!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X28_Y16_N6
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & 
-- VCC))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X28_Y16_N8
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ 
-- & VCC)) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ $ (GND)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X28_Y16_N10
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY(!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y16_N12
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y16_N14
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~95_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~95_combout\);

-- Location: LCCOMB_X28_Y16_N16
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~97_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[62]~97_combout\);

-- Location: LCCOMB_X28_Y16_N0
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~99_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~99_combout\);

-- Location: LCCOMB_X28_Y16_N2
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~101_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~101_combout\);

-- Location: LCCOMB_X28_Y16_N18
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~100_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~101_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~100_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~100_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[60]~101_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X28_Y16_N20
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~98_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~99_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~98_combout\ & 
-- (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~99_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~98_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~99_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~98_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[61]~99_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X28_Y16_N24
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~94_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~95_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~94_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[63]~95_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y16_N26
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X29_Y16_N28
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~141_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ 
-- & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~141_combout\);

-- Location: LCCOMB_X29_Y16_N18
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~140_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ 
-- & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~140_combout\);

-- Location: LCCOMB_X29_Y16_N14
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~103_combout\ = (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~103_combout\);

-- Location: LCCOMB_X29_Y16_N16
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~104_combout\ = (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~104_combout\);

-- Location: LCCOMB_X29_Y16_N24
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~106_combout\ = (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[65]~106_combout\);

-- Location: LCCOMB_X29_Y16_N2
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~142_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~104_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~142_combout\ & 
-- (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~104_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~142_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~104_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~142_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[66]~104_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X29_Y16_N6
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~102_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~140_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~102_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[68]~140_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X29_Y16_N8
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y15_N2
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~135_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~141_combout\) # 
-- ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[67]~141_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~135_combout\);

-- Location: LCCOMB_X28_Y15_N28
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~108_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~108_combout\);

-- Location: LCCOMB_X28_Y15_N24
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~143_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[71]~143_combout\);

-- Location: LCCOMB_X28_Y15_N20
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~111_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~111_combout\);

-- Location: LCCOMB_X28_Y15_N10
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~110_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~111_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~110_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~110_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[70]~111_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X28_Y15_N14
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~148_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~108_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~148_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~108_combout\)))))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~148_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~148_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[72]~108_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X28_Y15_N16
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~107_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~135_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~107_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[73]~135_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y15_N18
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y15_N6
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~112_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~112_combout\);

-- Location: LCCOMB_X29_Y15_N8
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~149_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ 
-- & ((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~149_combout\);

-- Location: LCCOMB_X28_Y15_N4
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~114_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~114_combout\);

-- Location: LCCOMB_X29_Y15_N16
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~115_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~115_combout\);

-- Location: LCCOMB_X29_Y15_N20
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~116_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~115_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~116_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~116_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[75]~115_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X29_Y15_N22
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~144_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~114_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~144_combout\ & 
-- (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~114_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~144_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~114_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~144_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[76]~114_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X29_Y15_N26
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~136_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~112_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~136_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[78]~112_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\);

-- Location: LCCOMB_X29_Y15_N28
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ = \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\);

-- Location: LCCOMB_X30_Y14_N8
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~137_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~149_combout\) # 
-- ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[77]~149_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~137_combout\);

-- Location: LCCOMB_X29_Y15_N30
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~118_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~118_combout\);

-- Location: LCCOMB_X30_Y14_N4
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~119_combout\ = (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~119_combout\);

-- Location: LCCOMB_X30_Y14_N16
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~121_combout\ = (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[80]~121_combout\);

-- Location: LCCOMB_X30_Y14_N22
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~145_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~119_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~145_combout\ & 
-- (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~119_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~145_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~119_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~145_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[81]~119_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X30_Y14_N26
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~117_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~137_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~117_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[83]~137_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\);

-- Location: LCCOMB_X30_Y14_N28
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ = \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\);

-- Location: LCCOMB_X30_Y14_N12
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~150_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ 
-- & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~150_combout\);

-- Location: LCCOMB_X29_Y14_N18
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~138_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~150_combout\) # 
-- ((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[82]~150_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~138_combout\);

-- Location: LCCOMB_X29_Y14_N28
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~123_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~123_combout\);

-- Location: LCCOMB_X29_Y14_N2
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~146_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[86]~146_combout\);

-- Location: LCCOMB_X29_Y14_N24
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~125_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~125_combout\);

-- Location: LCCOMB_X29_Y14_N8
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~126_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~125_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~126_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~126_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[85]~125_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X29_Y14_N14
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~122_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~138_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~122_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[88]~138_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\);

-- Location: LCCOMB_X29_Y14_N16
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ = \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y14_N8
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~152_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ 
-- & ((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~152_combout\);

-- Location: LCCOMB_X30_Y14_N30
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~151_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ 
-- & ((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~151_combout\);

-- Location: LCCOMB_X29_Y14_N0
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~139_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~151_combout\) # 
-- ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[87]~151_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~139_combout\);

-- Location: LCCOMB_X29_Y14_N26
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~131_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[91]~131_combout\);

-- Location: LCCOMB_X25_Y14_N10
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~172_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ 
-- & (\U2|u1_ds18b20_dri|temp_data\(6))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(6),
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~172_combout\);

-- Location: LCCOMB_X24_Y14_N16
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~163_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~172_combout\) # 
-- ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[77]~172_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~163_combout\);

-- Location: LCCOMB_X25_Y14_N16
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~173_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ 
-- & (\U2|u1_ds18b20_dri|temp_data\(5))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(5),
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~173_combout\);

-- Location: LCCOMB_X24_Y14_N24
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~142_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u1_ds18b20_dri|temp_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(4),
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~142_combout\);

-- Location: LCCOMB_X24_Y14_N18
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~144_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & \U2|u1_ds18b20_dri|temp_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(3),
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[80]~144_combout\);

-- Location: LCCOMB_X24_Y14_N8
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~143_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~142_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~143_combout\ & 
-- (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~142_combout\)))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~143_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~142_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~143_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[81]~142_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X24_Y14_N10
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~141_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~173_combout\)))) # (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~141_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~173_combout\)))))
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~141_combout\) # 
-- (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~141_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[82]~173_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X24_Y14_N12
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~140_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~163_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~140_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[83]~163_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y14_N14
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y14_N28
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~146_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~146_combout\);

-- Location: LCCOMB_X24_Y14_N0
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~147_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[87]~147_combout\);

-- Location: LCCOMB_X24_Y14_N22
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~148_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & \U2|u1_ds18b20_dri|temp_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(3),
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[86]~148_combout\);

-- Location: LCCOMB_X24_Y14_N26
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~150_combout\ = (\U2|u1_ds18b20_dri|temp_data\(2) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(2),
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[85]~150_combout\);

-- Location: LCCOMB_X23_Y14_N14
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~164_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~146_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~164_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[88]~146_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y14_N16
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y14_N24
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~128_combout\ = (!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~128_combout\);

-- Location: LCCOMB_X28_Y14_N14
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~127_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~128_combout\)))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~127_combout\) # (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~127_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~128_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X28_Y14_N18
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~130_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~152_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~130_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~152_combout\)))))
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~130_combout\) # 
-- (\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~130_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~152_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X28_Y14_N20
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~129_combout\ & (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~139_combout\ & 
-- !\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~129_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[93]~139_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\);

-- Location: LCCOMB_X28_Y14_N22
\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ = \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\);

-- Location: LCCOMB_X28_Y14_N4
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[98]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[98]~134_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~130_combout\) # 
-- ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~152_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~130_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[92]~152_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[98]~134_combout\);

-- Location: FF_X28_Y14_N5
\U2|u_seg_led|num[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[98]~134_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(7));

-- Location: LCCOMB_X24_Y18_N8
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\U2|u1_ds18b20_dri|temp_data\(12) & (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & VCC)) # (!\U2|u1_ds18b20_dri|temp_data\(12) & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\U2|u1_ds18b20_dri|temp_data\(12) & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(12),
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X24_Y18_N12
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY(!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y18_N14
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y18_N0
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~96_combout\ = (\U2|u1_ds18b20_dri|temp_data\(13) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(13),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~96_combout\);

-- Location: LCCOMB_X24_Y18_N4
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~99_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~99_combout\);

-- Location: LCCOMB_X24_Y18_N20
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~100_combout\ = (\U2|u1_ds18b20_dri|temp_data\(11) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(11),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~100_combout\);

-- Location: LCCOMB_X24_Y18_N2
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~102_combout\ = (\U2|u1_ds18b20_dri|temp_data\(10) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(10),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~102_combout\);

-- Location: LCCOMB_X24_Y18_N22
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~103_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~102_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~103_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~103_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[45]~102_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X24_Y18_N24
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~101_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~100_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~101_combout\ & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~100_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~101_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~100_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~101_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[46]~100_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X24_Y18_N26
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~98_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~99_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~98_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~99_combout\)))))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~98_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~98_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[47]~99_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X24_Y18_N28
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~97_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~96_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~97_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[48]~96_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y18_N30
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y18_N24
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~104_combout\ = (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~104_combout\);

-- Location: LCCOMB_X22_Y18_N8
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~105_combout\ = (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~105_combout\);

-- Location: LCCOMB_X22_Y18_N4
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~107_combout\ = (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~107_combout\);

-- Location: LCCOMB_X22_Y18_N28
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~108_combout\ = (\U2|u1_ds18b20_dri|temp_data\(9) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(9),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[50]~108_combout\);

-- Location: LCCOMB_X22_Y18_N16
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~106_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~107_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~106_combout\ & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~107_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~106_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~107_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~106_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[51]~107_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X22_Y18_N18
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~170_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~105_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~170_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~105_combout\)))))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~170_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~170_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[52]~105_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X22_Y18_N20
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~169_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~104_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~169_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[53]~104_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y18_N22
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y18_N0
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~110_combout\ = (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~110_combout\);

-- Location: LCCOMB_X22_Y18_N24
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~111_combout\ = (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~111_combout\);

-- Location: LCCOMB_X21_Y18_N8
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~112_combout\ = (\U2|u1_ds18b20_dri|temp_data\(9) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(9),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~112_combout\);

-- Location: LCCOMB_X21_Y18_N28
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~115_combout\ = (\U2|u1_ds18b20_dri|temp_data\(8) & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(8),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~115_combout\);

-- Location: LCCOMB_X21_Y18_N12
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~114_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~115_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~114_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~114_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[55]~115_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X21_Y18_N14
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~113_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~112_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~113_combout\ & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~112_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~113_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~112_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~113_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[56]~112_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X21_Y18_N18
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~161_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~110_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~161_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[58]~110_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y18_N20
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y18_N0
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~119_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~119_combout\);

-- Location: LCCOMB_X21_Y19_N20
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~121_combout\ = (\U2|u1_ds18b20_dri|temp_data\(7) & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(7),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[60]~121_combout\);

-- Location: LCCOMB_X21_Y19_N4
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~118_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~119_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~118_combout\ & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~119_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~118_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~119_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~118_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[61]~119_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X21_Y18_N22
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~171_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ 
-- & (\U2|u1_ds18b20_dri|temp_data\(10))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(10),
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~171_combout\);

-- Location: LCCOMB_X21_Y19_N24
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~162_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~171_combout\) # 
-- ((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[57]~171_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~162_combout\);

-- Location: LCCOMB_X21_Y19_N28
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~117_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~117_combout\);

-- Location: LCCOMB_X21_Y19_N8
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~116_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~162_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~116_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[63]~162_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y19_N10
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y19_N8
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~173_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ 
-- & (\U2|u1_ds18b20_dri|temp_data\(8))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(8),
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~173_combout\);

-- Location: LCCOMB_X22_Y19_N0
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~164_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~173_combout\) # 
-- ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[67]~173_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~164_combout\);

-- Location: LCCOMB_X21_Y19_N22
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~172_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ 
-- & ((\U2|u1_ds18b20_dri|temp_data\(9)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(9),
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~172_combout\);

-- Location: LCCOMB_X22_Y19_N2
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~163_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~172_combout\) # 
-- ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[62]~172_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~163_combout\);

-- Location: LCCOMB_X21_Y19_N18
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~124_combout\ = (\U2|u1_ds18b20_dri|temp_data\(7) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(7),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~124_combout\);

-- Location: LCCOMB_X22_Y19_N4
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~127_combout\ = (\U2|u1_ds18b20_dri|temp_data\(6) & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(6),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~127_combout\);

-- Location: LCCOMB_X22_Y19_N18
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~126_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~127_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~126_combout\) # (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~126_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[65]~127_combout\,
	datad => VCC,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X22_Y19_N20
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~125_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~124_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~125_combout\ & 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~124_combout\)))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~125_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~124_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~125_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[66]~124_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X22_Y19_N24
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~122_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~163_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~122_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[68]~163_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y19_N26
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y19_N6
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~174_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ 
-- & ((\U2|u1_ds18b20_dri|temp_data\(7)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(7),
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~174_combout\);

-- Location: LCCOMB_X22_Y19_N30
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~130_combout\ = (\U2|u1_ds18b20_dri|temp_data\(6) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(6),
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[71]~130_combout\);

-- Location: LCCOMB_X22_Y19_N28
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~133_combout\ = (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u1_ds18b20_dri|temp_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(5),
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[70]~133_combout\);

-- Location: LCCOMB_X23_Y19_N18
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~128_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~164_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~128_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[73]~164_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y19_N20
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y19_N24
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~165_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~174_combout\) # 
-- ((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[72]~174_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~165_combout\);

-- Location: LCCOMB_X23_Y19_N26
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~175_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ 
-- & (\U2|u1_ds18b20_dri|temp_data\(6))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(6),
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~175_combout\);

-- Location: LCCOMB_X23_Y19_N28
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~136_combout\ = (\U2|u1_ds18b20_dri|temp_data\(5) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(5),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[76]~136_combout\);

-- Location: LCCOMB_X24_Y19_N26
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~139_combout\ = (\U2|u1_ds18b20_dri|temp_data\(4) & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(4),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[75]~139_combout\);

-- Location: LCCOMB_X23_Y19_N4
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~135_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~175_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~135_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~175_combout\)))))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~135_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~135_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[77]~175_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X23_Y19_N6
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~134_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~165_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~134_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[78]~165_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y19_N8
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ = \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y19_N30
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~176_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ 
-- & ((\U2|u1_ds18b20_dri|temp_data\(5)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datac => \U2|u1_ds18b20_dri|temp_data\(5),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~176_combout\);

-- Location: LCCOMB_X24_Y19_N8
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~140_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~140_combout\);

-- Location: LCCOMB_X24_Y19_N2
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~141_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~141_combout\);

-- Location: LCCOMB_X24_Y19_N24
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~142_combout\ = (\U2|u1_ds18b20_dri|temp_data\(4) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(4),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[81]~142_combout\);

-- Location: LCCOMB_X24_Y19_N0
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~145_combout\ = (\U2|u1_ds18b20_dri|temp_data\(3) & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(3),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[80]~145_combout\);

-- Location: LCCOMB_X24_Y19_N20
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~166_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~140_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~166_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[83]~140_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y19_N22
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ = \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\);

-- Location: LCCOMB_X25_Y19_N4
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~167_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~176_combout\) # 
-- ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[82]~176_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~167_combout\);

-- Location: LCCOMB_X25_Y19_N0
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~177_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ 
-- & ((\U2|u1_ds18b20_dri|temp_data\(4)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(4),
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~177_combout\);

-- Location: LCCOMB_X25_Y19_N24
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~149_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[86]~149_combout\);

-- Location: LCCOMB_X25_Y11_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~330_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~328_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[125]~328_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~330_combout\);

-- Location: LCCOMB_X31_Y11_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~356_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~356_combout\);

-- Location: LCCOMB_X31_Y11_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~329_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~356_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[115]~356_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~329_combout\);

-- Location: LCCOMB_X25_Y11_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~331_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~329_combout\) # ((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[124]~329_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~331_combout\);

-- Location: LCCOMB_X30_Y11_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~332_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~357_combout\) # ((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[123]~357_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~332_combout\);

-- Location: LCCOMB_X26_Y11_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~358_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\)) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~358_combout\);

-- Location: LCCOMB_X25_Y11_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~296_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~296_combout\);

-- Location: LCCOMB_X25_Y11_N0
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~297_combout\ = (\U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~297_combout\);

-- Location: LCCOMB_X25_Y11_N14
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\ = (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~298_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~297_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~1\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~298_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~297_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~298_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[129]~297_combout\,
	datad => VCC,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~1\);

-- Location: LCCOMB_X25_Y11_N16
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~1\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~349_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~296_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~1\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~349_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~296_combout\)))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~3\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~349_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~296_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~349_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[130]~296_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~1\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~3\);

-- Location: LCCOMB_X25_Y11_N22
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~7\ & 
-- (((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~293_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~331_combout\)))) # 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~7\ & ((((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~293_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~331_combout\)))))
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~9\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~7\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~293_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~293_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[133]~331_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~7\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~9\);

-- Location: LCCOMB_X25_Y11_N24
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~292_combout\ & 
-- (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~330_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~292_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[134]~330_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~9\,
	cout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout\);

-- Location: LCCOMB_X25_Y11_N26
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ = \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~11_cout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\);

-- Location: LCCOMB_X28_Y11_N24
\U2|u1_ds18b20_dri|temp_data[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[2]~26_combout\ = !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|temp_data[2]~26_combout\);

-- Location: FF_X28_Y11_N25
\U2|u1_ds18b20_dri|temp_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|temp_data[2]~26_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(2));

-- Location: LCCOMB_X25_Y19_N8
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~151_combout\ = (\U2|u1_ds18b20_dri|temp_data\(2) & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(2),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[85]~151_combout\);

-- Location: LCCOMB_X25_Y19_N14
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~147_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~177_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~147_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~177_combout\)))))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~147_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~147_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[87]~177_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X25_Y19_N16
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~146_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~167_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~146_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[88]~167_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\);

-- Location: LCCOMB_X25_Y19_N18
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ = \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\);

-- Location: LCCOMB_X25_Y19_N6
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~155_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~155_combout\);

-- Location: LCCOMB_X26_Y19_N4
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~156_combout\ = (\U2|u1_ds18b20_dri|temp_data\(2) & \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(2),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[91]~156_combout\);

-- Location: LCCOMB_X24_Y11_N28
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~299_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~8_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~299_combout\);

-- Location: LCCOMB_X24_Y11_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~334_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~332_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[132]~332_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~334_combout\);

-- Location: LCCOMB_X24_Y11_N4
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~335_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & 
-- ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~358_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[131]~358_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2_combout\,
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~335_combout\);

-- Location: LCCOMB_X25_Y11_N10
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~302_combout\ = (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\ & 
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~2_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~302_combout\);

-- Location: LCCOMB_X24_Y11_N8
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~303_combout\ = (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\ & 
-- !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~0_combout\,
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~303_combout\);

-- Location: LCCOMB_X24_Y11_N2
\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~305_combout\ = (\U2|u1_ds18b20_dri|data1\(3) & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|data1\(3),
	datad => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12_combout\,
	combout => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~305_combout\);

-- Location: LCCOMB_X24_Y11_N14
\U2|u1_ds18b20_dri|temp_data[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[1]~2_cout\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\) # (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~305_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~304_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[137]~305_combout\,
	datad => VCC,
	cout => \U2|u1_ds18b20_dri|temp_data[1]~2_cout\);

-- Location: LCCOMB_X24_Y11_N16
\U2|u1_ds18b20_dri|temp_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[1]~4_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~350_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~303_combout\ & 
-- !\U2|u1_ds18b20_dri|temp_data[1]~2_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~350_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[138]~303_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|temp_data[1]~2_cout\,
	cout => \U2|u1_ds18b20_dri|temp_data[1]~4_cout\);

-- Location: LCCOMB_X24_Y11_N18
\U2|u1_ds18b20_dri|temp_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[1]~6_cout\ = CARRY((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~359_combout\) # ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~302_combout\) # 
-- (!\U2|u1_ds18b20_dri|temp_data[1]~4_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~359_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[139]~302_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|temp_data[1]~4_cout\,
	cout => \U2|u1_ds18b20_dri|temp_data[1]~6_cout\);

-- Location: LCCOMB_X24_Y11_N20
\U2|u1_ds18b20_dri|temp_data[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[1]~8_cout\ = CARRY(((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~301_combout\ & !\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~335_combout\)) # 
-- (!\U2|u1_ds18b20_dri|temp_data[1]~6_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~301_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[140]~335_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|temp_data[1]~6_cout\,
	cout => \U2|u1_ds18b20_dri|temp_data[1]~8_cout\);

-- Location: LCCOMB_X24_Y11_N22
\U2|u1_ds18b20_dri|temp_data[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[1]~10_cout\ = CARRY((!\U2|u1_ds18b20_dri|temp_data[1]~8_cout\ & ((\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~300_combout\) # 
-- (\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~300_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[141]~334_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|temp_data[1]~8_cout\,
	cout => \U2|u1_ds18b20_dri|temp_data[1]~10_cout\);

-- Location: LCCOMB_X24_Y11_N24
\U2|u1_ds18b20_dri|temp_data[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[1]~12_cout\ = CARRY((!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~333_combout\ & (!\U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~299_combout\ & 
-- !\U2|u1_ds18b20_dri|temp_data[1]~10_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~333_combout\,
	datab => \U2|u1_ds18b20_dri|Div0|auto_generated|divider|divider|StageOut[142]~299_combout\,
	datad => VCC,
	cin => \U2|u1_ds18b20_dri|temp_data[1]~10_cout\,
	cout => \U2|u1_ds18b20_dri|temp_data[1]~12_cout\);

-- Location: LCCOMB_X24_Y11_N26
\U2|u1_ds18b20_dri|temp_data[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[1]~13_combout\ = !\U2|u1_ds18b20_dri|temp_data[1]~12_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u1_ds18b20_dri|temp_data[1]~12_cout\,
	combout => \U2|u1_ds18b20_dri|temp_data[1]~13_combout\);

-- Location: FF_X24_Y11_N27
\U2|u1_ds18b20_dri|temp_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|temp_data[1]~13_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(1));

-- Location: LCCOMB_X26_Y19_N8
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~153_combout\ = (\U2|u1_ds18b20_dri|temp_data\(1) & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(1),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[90]~153_combout\);

-- Location: LCCOMB_X26_Y19_N14
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~178_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~155_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~178_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~155_combout\)))))
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~178_combout\) # 
-- (\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~178_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~155_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X25_Y19_N28
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~154_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~154_combout\);

-- Location: LCCOMB_X26_Y19_N16
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~168_combout\ & (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~154_combout\ & 
-- !\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~168_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[93]~154_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y19_N18
\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ = \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y19_N20
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[98]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[98]~160_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~178_combout\) # 
-- ((\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~155_combout\)))) # (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- (((\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~178_combout\,
	datab => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[92]~155_combout\,
	datac => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[98]~160_combout\);

-- Location: FF_X26_Y19_N21
\U2|u_seg_led|num[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[98]~160_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(3));

-- Location: LCCOMB_X25_Y12_N28
\U2|u_seg_led|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux6~0_combout\ = (\U2|u_seg_led|cnt\(0) & ((\U2|u_seg_led|cnt\(1)) # ((\U2|u_seg_led|num\(7))))) # (!\U2|u_seg_led|cnt\(0) & (!\U2|u_seg_led|cnt\(1) & ((\U2|u_seg_led|num\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt\(0),
	datab => \U2|u_seg_led|cnt\(1),
	datac => \U2|u_seg_led|num\(7),
	datad => \U2|u_seg_led|num\(3),
	combout => \U2|u_seg_led|Mux6~0_combout\);

-- Location: LCCOMB_X25_Y12_N18
\U2|u_seg_led|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux6~1_combout\ = (\U2|u_seg_led|cnt\(1) & ((\U2|u_seg_led|Mux6~0_combout\ & (\U2|u_seg_led|num\(15))) # (!\U2|u_seg_led|Mux6~0_combout\ & ((\U2|u_seg_led|num\(11)))))) # (!\U2|u_seg_led|cnt\(1) & (((\U2|u_seg_led|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num\(15),
	datab => \U2|u_seg_led|cnt\(1),
	datac => \U2|u_seg_led|num\(11),
	datad => \U2|u_seg_led|Mux6~0_combout\,
	combout => \U2|u_seg_led|Mux6~1_combout\);

-- Location: LCCOMB_X25_Y12_N0
\U2|u_seg_led|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux6~2_combout\ = (!\U2|u_seg_led|cnt\(2) & \U2|u_seg_led|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt\(2),
	datad => \U2|u_seg_led|Mux6~1_combout\,
	combout => \U2|u_seg_led|Mux6~2_combout\);

-- Location: FF_X25_Y12_N1
\U2|u_seg_led|num1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mux6~2_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u_seg_led|sel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num1\(3));

-- Location: LCCOMB_X26_Y10_N4
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout\ = (\U2|u1_ds18b20_dri|temp_data\(8) & (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1\ & VCC)) # (!\U2|u1_ds18b20_dri|temp_data\(8) & 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1\))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3\ = CARRY((!\U2|u1_ds18b20_dri|temp_data\(8) & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(8),
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~1\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3\);

-- Location: LCCOMB_X26_Y10_N6
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout\ = (\U2|u1_ds18b20_dri|temp_data\(9) & (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3\ $ (GND))) # (!\U2|u1_ds18b20_dri|temp_data\(9) & 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3\ & VCC))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5\ = CARRY((\U2|u1_ds18b20_dri|temp_data\(9) & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(9),
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~3\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~5\);

-- Location: LCCOMB_X26_Y10_N14
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12_combout\ = (\U2|u1_ds18b20_dri|temp_data\(13) & (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11\ $ (GND))) # (!\U2|u1_ds18b20_dri|temp_data\(13) & 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11\ & VCC))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~13\ = CARRY((\U2|u1_ds18b20_dri|temp_data\(13) & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(13),
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~11\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~13\);

-- Location: LCCOMB_X26_Y10_N16
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15_cout\ = CARRY(!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~13\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15_cout\);

-- Location: LCCOMB_X26_Y10_N18
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ = \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[10]~15_cout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\);

-- Location: LCCOMB_X26_Y10_N28
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~109_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[9]~12_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~109_combout\);

-- Location: LCCOMB_X28_Y10_N8
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~110_combout\ = (\U2|u1_ds18b20_dri|temp_data\(12) & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(12),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~110_combout\);

-- Location: LCCOMB_X25_Y10_N16
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~112_combout\ = (\U2|u1_ds18b20_dri|temp_data\(11) & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(11),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~112_combout\);

-- Location: LCCOMB_X28_Y10_N0
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~114_combout\ = (\U2|u1_ds18b20_dri|temp_data\(10) & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(10),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[171]~114_combout\);

-- Location: LCCOMB_X26_Y10_N30
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~117_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~117_combout\);

-- Location: LCCOMB_X26_Y12_N18
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~118_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & \U2|u1_ds18b20_dri|temp_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(8),
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~118_combout\);

-- Location: LCCOMB_X29_Y11_N20
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~120_combout\ = (\U2|u1_ds18b20_dri|temp_data\(7) & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(7),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~120_combout\);

-- Location: LCCOMB_X26_Y12_N16
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~122_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & \U2|u1_ds18b20_dri|temp_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(6),
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[167]~122_combout\);

-- Location: LCCOMB_X28_Y10_N14
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~121_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~120_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~121_combout\ & 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~120_combout\)))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~121_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~120_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~121_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[168]~120_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~1\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3\);

-- Location: LCCOMB_X28_Y10_N16
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~119_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~118_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3\ & ((((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~119_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~118_combout\)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~119_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~119_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[169]~118_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~3\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5\);

-- Location: LCCOMB_X28_Y10_N18
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~116_combout\ & (((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5\)))) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~116_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~117_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~117_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5\) # (GND)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7\ = CARRY(((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~116_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~117_combout\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~116_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[170]~117_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~5\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~7\);

-- Location: LCCOMB_X28_Y10_N22
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~113_combout\ & (((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9\)))) 
-- # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~113_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~112_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~112_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9\) # (GND)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11\ = CARRY(((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~113_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~112_combout\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~113_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[172]~112_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~9\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11\);

-- Location: LCCOMB_X28_Y10_N24
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~111_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~110_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11\ & ((((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~111_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~110_combout\)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~13\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~111_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~111_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[173]~110_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~11\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~13\);

-- Location: LCCOMB_X28_Y10_N26
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15_cout\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~108_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~109_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~108_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[174]~109_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~13\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15_cout\);

-- Location: LCCOMB_X28_Y10_N28
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ = \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[10]~15_cout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\);

-- Location: LCCOMB_X28_Y10_N4
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~124_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[9]~12_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~124_combout\);

-- Location: LCCOMB_X29_Y10_N0
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~125_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~10_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~125_combout\);

-- Location: LCCOMB_X28_Y11_N8
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~126_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~8_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~126_combout\);

-- Location: LCCOMB_X26_Y10_N20
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~175_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & ((\U2|u1_ds18b20_dri|temp_data\(9)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~4_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(9),
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~175_combout\);

-- Location: LCCOMB_X29_Y10_N2
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~128_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~128_combout\);

-- Location: LCCOMB_X29_Y11_N8
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~177_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & ((\U2|u1_ds18b20_dri|temp_data\(7)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~0_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(7),
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~177_combout\);

-- Location: LCCOMB_X28_Y11_N20
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout\ = \U2|u1_ds18b20_dri|temp_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|temp_data\(6),
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout\);

-- Location: LCCOMB_X28_Y11_N16
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~178_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & ((\U2|u1_ds18b20_dri|temp_data\(6)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~18_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	datad => \U2|u1_ds18b20_dri|temp_data\(6),
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~178_combout\);

-- Location: LCCOMB_X29_Y11_N0
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout\ = \U2|u1_ds18b20_dri|temp_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|temp_data\(5),
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout\);

-- Location: LCCOMB_X29_Y11_N26
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~132_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~20_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~132_combout\);

-- Location: LCCOMB_X29_Y11_N24
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~131_combout\ = (\U2|u1_ds18b20_dri|temp_data\(5) & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(5),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~131_combout\);

-- Location: LCCOMB_X29_Y11_N6
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~132_combout\) # (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~131_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~132_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[166]~131_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout\);

-- Location: LCCOMB_X29_Y11_N4
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~133_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~18_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[178]~133_combout\);

-- Location: LCCOMB_X29_Y10_N10
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~130_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~178_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~130_combout\ & 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~178_combout\)))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~130_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~178_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~130_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[179]~178_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~1\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~3\);

-- Location: LCCOMB_X29_Y10_N18
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~174_combout\ & (((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9\)))) 
-- # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~174_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~126_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~126_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9\) # (GND)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11\ = CARRY(((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~174_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~126_combout\)) # 
-- (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~174_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[183]~126_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~9\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11\);

-- Location: LCCOMB_X29_Y10_N20
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11\ & (((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~173_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~125_combout\)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11\ & ((((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~173_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~125_combout\)))))
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~13\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~173_combout\) # 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~173_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[184]~125_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~11\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12_combout\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~13\);

-- Location: LCCOMB_X29_Y10_N22
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15_cout\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~172_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~124_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~172_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[185]~124_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~13\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15_cout\);

-- Location: LCCOMB_X29_Y10_N24
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ = \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[10]~15_cout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\);

-- Location: LCCOMB_X25_Y9_N16
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & VCC)) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ $ (GND)))
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- !\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X25_Y9_N18
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\ = CARRY(!\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	cout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\);

-- Location: LCCOMB_X25_Y9_N20
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ = \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\);

-- Location: LCCOMB_X30_Y9_N24
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~134_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[9]~12_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~134_combout\);

-- Location: LCCOMB_X30_Y8_N0
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~135_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~10_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[195]~135_combout\);

-- Location: LCCOMB_X29_Y10_N30
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~160_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~175_combout\) # 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[182]~175_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~6_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[194]~160_combout\);

-- Location: LCCOMB_X26_Y10_N22
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~176_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & (\U2|u1_ds18b20_dri|temp_data\(8))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u1_ds18b20_dri|temp_data\(8),
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[11]~16_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~2_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~176_combout\);

-- Location: LCCOMB_X29_Y10_N4
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~161_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~176_combout\) # 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~4_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[181]~176_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[193]~161_combout\);

-- Location: LCCOMB_X28_Y9_N16
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~162_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & ((\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~177_combout\) # 
-- ((!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[180]~177_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~2_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[192]~162_combout\);

-- Location: LCCOMB_X29_Y9_N22
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~139_combout\ = (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & 
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~2_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[191]~139_combout\);

-- Location: LCCOMB_X29_Y9_N20
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~140_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~0_combout\,
	datac => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[190]~140_combout\);

-- Location: LCCOMB_X28_Y11_N26
\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~180_combout\ = (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\ & 
-- ((\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & ((\U2|u1_ds18b20_dri|temp_data\(4)))) # (!\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\ & 
-- (\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~20_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	datac => \U2|u1_ds18b20_dri|temp_data\(4),
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_17_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[189]~180_combout\);

-- Location: LCCOMB_X30_Y9_N18
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15_cout\ = CARRY((!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~158_combout\ & (!\U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~134_combout\ & 
-- !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~158_combout\,
	datab => \U2|u_seg_led|Div2|auto_generated|divider|divider|StageOut[196]~134_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[9]~13\,
	cout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15_cout\);

-- Location: LCCOMB_X30_Y9_N20
\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\ = \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[10]~15_cout\,
	combout => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\);

-- Location: LCCOMB_X24_Y12_N20
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout\ = !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout\);

-- Location: LCCOMB_X24_Y12_N0
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~7_combout\ = (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[0]~10_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~7_combout\);

-- Location: LCCOMB_X24_Y12_N26
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~6_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_18_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~6_combout\);

-- Location: LCCOMB_X25_Y9_N22
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~1_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ & !\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~1_combout\);

-- Location: LCCOMB_X24_Y12_N4
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & !\U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Div2|auto_generated|divider|divider|add_sub_16_result_int[11]~16_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\);

-- Location: LCCOMB_X25_Y9_N28
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~5_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ & !\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datad => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[91]~5_combout\);

-- Location: LCCOMB_X24_Y12_N16
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~9_cout\ = CARRY((!\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~0_combout\ & (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~1_combout\ & 
-- !\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~0_combout\,
	datab => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[93]~1_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~7\,
	cout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~9_cout\);

-- Location: LCCOMB_X24_Y12_N18
\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ = \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~9_cout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\);

-- Location: LCCOMB_X24_Y12_N24
\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[96]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[96]~9_combout\ = (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & (((\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~7_combout\) # 
-- (\U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~6_combout\)))) # (!\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\ & 
-- (\U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~2_combout\,
	datab => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~7_combout\,
	datac => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[90]~6_combout\,
	datad => \U2|u_seg_led|Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~10_combout\,
	combout => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[96]~9_combout\);

-- Location: FF_X24_Y12_N25
\U2|u_seg_led|num[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod1|auto_generated|divider|divider|StageOut[96]~9_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(13));

-- Location: LCCOMB_X28_Y14_N28
\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[96]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[96]~132_combout\ = (\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~127_combout\) # 
-- ((\U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~128_combout\)))) # (!\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- (((\U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~127_combout\,
	datab => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datac => \U2|u_seg_led|Mod3|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[90]~128_combout\,
	combout => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[96]~132_combout\);

-- Location: FF_X28_Y14_N29
\U2|u_seg_led|num[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod3|auto_generated|divider|divider|StageOut[96]~132_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(5));

-- Location: LCCOMB_X26_Y19_N24
\U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[96]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[96]~158_combout\ = (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & ((\U2|u1_ds18b20_dri|temp_data\(1)))) # 
-- (!\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & (\U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datab => \U2|u1_ds18b20_dri|temp_data\(1),
	datad => \U2|u_seg_led|Mod4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[96]~158_combout\);

-- Location: FF_X26_Y19_N25
\U2|u_seg_led|num[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mod4|auto_generated|divider|divider|StageOut[96]~158_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(1));

-- Location: LCCOMB_X29_Y13_N6
\U2|u_seg_led|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux8~0_combout\ = (\U2|u_seg_led|cnt\(0) & ((\U2|u_seg_led|num\(5)) # ((\U2|u_seg_led|cnt\(1))))) # (!\U2|u_seg_led|cnt\(0) & (((!\U2|u_seg_led|cnt\(1) & \U2|u_seg_led|num\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|cnt\(0),
	datab => \U2|u_seg_led|num\(5),
	datac => \U2|u_seg_led|cnt\(1),
	datad => \U2|u_seg_led|num\(1),
	combout => \U2|u_seg_led|Mux8~0_combout\);

-- Location: LCCOMB_X29_Y13_N12
\U2|u_seg_led|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux8~1_combout\ = (\U2|u_seg_led|cnt\(1) & ((\U2|u_seg_led|Mux8~0_combout\ & ((\U2|u_seg_led|num\(13)))) # (!\U2|u_seg_led|Mux8~0_combout\ & (\U2|u_seg_led|num\(9))))) # (!\U2|u_seg_led|cnt\(1) & (((\U2|u_seg_led|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num\(9),
	datab => \U2|u_seg_led|num\(13),
	datac => \U2|u_seg_led|cnt\(1),
	datad => \U2|u_seg_led|Mux8~0_combout\,
	combout => \U2|u_seg_led|Mux8~1_combout\);

-- Location: LCCOMB_X29_Y13_N24
\U2|u_seg_led|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux8~2_combout\ = (!\U2|u_seg_led|cnt\(2) & \U2|u_seg_led|Mux8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|cnt\(2),
	datad => \U2|u_seg_led|Mux8~1_combout\,
	combout => \U2|u_seg_led|Mux8~2_combout\);

-- Location: FF_X29_Y13_N25
\U2|u_seg_led|num1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mux8~2_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u_seg_led|sel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num1\(1));

-- Location: LCCOMB_X23_Y14_N2
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~152_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~152_combout\);

-- Location: LCCOMB_X23_Y14_N4
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~153_combout\ = (\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~153_combout\);

-- Location: LCCOMB_X23_Y14_N18
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~154_combout\ = (\U2|u1_ds18b20_dri|temp_data\(2) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u1_ds18b20_dri|temp_data\(2),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~154_combout\);

-- Location: LCCOMB_X22_Y14_N28
\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~156_combout\ = (\U2|u1_ds18b20_dri|temp_data\(1) & \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|u1_ds18b20_dri|temp_data\(1),
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~156_combout\);

-- Location: LCCOMB_X23_Y14_N20
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[1]~1_cout\ = CARRY((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[90]~156_combout\,
	datad => VCC,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[1]~1_cout\);

-- Location: LCCOMB_X23_Y14_N22
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[2]~3_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~155_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~154_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~155_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[91]~154_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[1]~1_cout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[2]~3_cout\);

-- Location: LCCOMB_X23_Y14_N24
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[3]~5_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[2]~3_cout\ & 
-- ((\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~175_combout\) # (\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~175_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[92]~153_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[2]~3_cout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[3]~5_cout\);

-- Location: LCCOMB_X23_Y14_N26
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\ = CARRY((!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~165_combout\ & (!\U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~152_combout\ & 
-- !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~165_combout\,
	datab => \U2|u_seg_led|Div4|auto_generated|divider|divider|StageOut[93]~152_combout\,
	datad => VCC,
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[3]~5_cout\,
	cout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y14_N28
\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ = \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[4]~7_cout\,
	combout => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y14_N0
\U2|u_seg_led|num[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|num[4]~0_combout\ = !\U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u_seg_led|Div4|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \U2|u_seg_led|num[4]~0_combout\);

-- Location: FF_X23_Y14_N1
\U2|u_seg_led|num[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|num[4]~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(4));

-- Location: LCCOMB_X26_Y17_N22
\U2|u1_ds18b20_dri|temp_data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u1_ds18b20_dri|temp_data[0]~feeder_combout\ = \U2|u1_ds18b20_dri|data1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|u1_ds18b20_dri|data1\(2),
	combout => \U2|u1_ds18b20_dri|temp_data[0]~feeder_combout\);

-- Location: FF_X26_Y17_N23
\U2|u1_ds18b20_dri|temp_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u1_ds18b20_dri|clk_1us~clkctrl_outclk\,
	d => \U2|u1_ds18b20_dri|temp_data[0]~feeder_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u1_ds18b20_dri|temp_data\(0));

-- Location: FF_X26_Y17_N5
\U2|u_seg_led|num[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	asdata => \U2|u1_ds18b20_dri|temp_data\(0),
	clrn => \sys_rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num\(0));

-- Location: LCCOMB_X26_Y17_N4
\U2|u_seg_led|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux9~0_combout\ = (\U2|u_seg_led|cnt\(1) & ((\U2|u_seg_led|num\(8)) # ((\U2|u_seg_led|cnt\(0))))) # (!\U2|u_seg_led|cnt\(1) & (((\U2|u_seg_led|num\(0) & !\U2|u_seg_led|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num\(8),
	datab => \U2|u_seg_led|cnt\(1),
	datac => \U2|u_seg_led|num\(0),
	datad => \U2|u_seg_led|cnt\(0),
	combout => \U2|u_seg_led|Mux9~0_combout\);

-- Location: LCCOMB_X25_Y13_N10
\U2|u_seg_led|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux9~1_combout\ = (\U2|u_seg_led|cnt\(0) & ((\U2|u_seg_led|Mux9~0_combout\ & (\U2|u_seg_led|num\(12))) # (!\U2|u_seg_led|Mux9~0_combout\ & ((\U2|u_seg_led|num\(4)))))) # (!\U2|u_seg_led|cnt\(0) & (((\U2|u_seg_led|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num\(12),
	datab => \U2|u_seg_led|num\(4),
	datac => \U2|u_seg_led|cnt\(0),
	datad => \U2|u_seg_led|Mux9~0_combout\,
	combout => \U2|u_seg_led|Mux9~1_combout\);

-- Location: LCCOMB_X25_Y13_N20
\U2|u_seg_led|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|Mux9~2_combout\ = (!\U2|u_seg_led|cnt\(2) & \U2|u_seg_led|Mux9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U2|u_seg_led|cnt\(2),
	datad => \U2|u_seg_led|Mux9~1_combout\,
	combout => \U2|u_seg_led|Mux9~2_combout\);

-- Location: FF_X25_Y13_N21
\U2|u_seg_led|num1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|Mux9~2_combout\,
	clrn => \sys_rst_n~input_o\,
	ena => \U2|u_seg_led|sel[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|num1\(0));

-- Location: LCCOMB_X25_Y12_N12
\U2|u_seg_led|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|WideOr11~0_combout\ = (\U2|u_seg_led|num1\(3) & ((\U2|u_seg_led|num1\(2)) # ((!\U2|u_seg_led|num1\(1))))) # (!\U2|u_seg_led|num1\(3) & ((\U2|u_seg_led|num1\(1)) # (\U2|u_seg_led|num1\(2) $ (!\U2|u_seg_led|num1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num1\(2),
	datab => \U2|u_seg_led|num1\(3),
	datac => \U2|u_seg_led|num1\(1),
	datad => \U2|u_seg_led|num1\(0),
	combout => \U2|u_seg_led|WideOr11~0_combout\);

-- Location: FF_X25_Y12_N13
\U2|u_seg_led|seg_led[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|WideOr11~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|seg_led\(0));

-- Location: LCCOMB_X25_Y12_N2
\U2|u_seg_led|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|WideOr10~0_combout\ = (\U2|u_seg_led|num1\(2) & ((\U2|u_seg_led|num1\(3)) # (\U2|u_seg_led|num1\(1) $ (!\U2|u_seg_led|num1\(0))))) # (!\U2|u_seg_led|num1\(2) & (((!\U2|u_seg_led|num1\(1))) # (!\U2|u_seg_led|num1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num1\(2),
	datab => \U2|u_seg_led|num1\(3),
	datac => \U2|u_seg_led|num1\(1),
	datad => \U2|u_seg_led|num1\(0),
	combout => \U2|u_seg_led|WideOr10~0_combout\);

-- Location: FF_X25_Y12_N3
\U2|u_seg_led|seg_led[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|WideOr10~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|seg_led\(1));

-- Location: LCCOMB_X25_Y12_N8
\U2|u_seg_led|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|WideOr9~0_combout\ = (\U2|u_seg_led|num1\(2)) # (((!\U2|u_seg_led|num1\(3) & \U2|u_seg_led|num1\(0))) # (!\U2|u_seg_led|num1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num1\(2),
	datab => \U2|u_seg_led|num1\(3),
	datac => \U2|u_seg_led|num1\(1),
	datad => \U2|u_seg_led|num1\(0),
	combout => \U2|u_seg_led|WideOr9~0_combout\);

-- Location: FF_X25_Y12_N9
\U2|u_seg_led|seg_led[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|WideOr9~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|seg_led\(2));

-- Location: LCCOMB_X25_Y12_N30
\U2|u_seg_led|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|WideOr8~0_combout\ = (\U2|u_seg_led|num1\(2) & ((\U2|u_seg_led|num1\(3)) # (\U2|u_seg_led|num1\(1) $ (\U2|u_seg_led|num1\(0))))) # (!\U2|u_seg_led|num1\(2) & ((\U2|u_seg_led|num1\(3) & (!\U2|u_seg_led|num1\(1))) # (!\U2|u_seg_led|num1\(3) & 
-- ((\U2|u_seg_led|num1\(1)) # (!\U2|u_seg_led|num1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num1\(2),
	datab => \U2|u_seg_led|num1\(3),
	datac => \U2|u_seg_led|num1\(1),
	datad => \U2|u_seg_led|num1\(0),
	combout => \U2|u_seg_led|WideOr8~0_combout\);

-- Location: FF_X25_Y12_N31
\U2|u_seg_led|seg_led[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|WideOr8~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|seg_led\(3));

-- Location: LCCOMB_X25_Y12_N16
\U2|u_seg_led|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|WideOr7~0_combout\ = (\U2|u_seg_led|num1\(2) & ((\U2|u_seg_led|num1\(3)) # ((\U2|u_seg_led|num1\(1) & !\U2|u_seg_led|num1\(0))))) # (!\U2|u_seg_led|num1\(2) & (!\U2|u_seg_led|num1\(0) & ((!\U2|u_seg_led|num1\(1)) # 
-- (!\U2|u_seg_led|num1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num1\(2),
	datab => \U2|u_seg_led|num1\(3),
	datac => \U2|u_seg_led|num1\(1),
	datad => \U2|u_seg_led|num1\(0),
	combout => \U2|u_seg_led|WideOr7~0_combout\);

-- Location: FF_X25_Y12_N17
\U2|u_seg_led|seg_led[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|WideOr7~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|seg_led\(4));

-- Location: LCCOMB_X25_Y12_N10
\U2|u_seg_led|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|WideOr6~0_combout\ = (\U2|u_seg_led|num1\(2) & ((\U2|u_seg_led|num1\(3)) # ((!\U2|u_seg_led|num1\(0)) # (!\U2|u_seg_led|num1\(1))))) # (!\U2|u_seg_led|num1\(2) & (!\U2|u_seg_led|num1\(1) & ((\U2|u_seg_led|num1\(3)) # 
-- (!\U2|u_seg_led|num1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num1\(2),
	datab => \U2|u_seg_led|num1\(3),
	datac => \U2|u_seg_led|num1\(1),
	datad => \U2|u_seg_led|num1\(0),
	combout => \U2|u_seg_led|WideOr6~0_combout\);

-- Location: FF_X25_Y12_N11
\U2|u_seg_led|seg_led[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|WideOr6~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|seg_led\(5));

-- Location: LCCOMB_X25_Y12_N24
\U2|u_seg_led|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|WideOr5~0_combout\ = (\U2|u_seg_led|num1\(2) & ((\U2|u_seg_led|num1\(3)) # ((\U2|u_seg_led|num1\(1) & \U2|u_seg_led|num1\(0))))) # (!\U2|u_seg_led|num1\(2) & (\U2|u_seg_led|num1\(3) $ ((!\U2|u_seg_led|num1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num1\(2),
	datab => \U2|u_seg_led|num1\(3),
	datac => \U2|u_seg_led|num1\(1),
	datad => \U2|u_seg_led|num1\(0),
	combout => \U2|u_seg_led|WideOr5~0_combout\);

-- Location: FF_X25_Y12_N25
\U2|u_seg_led|seg_led[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|WideOr5~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|seg_led\(6));

-- Location: LCCOMB_X26_Y12_N30
\U2|u_seg_led|point1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|point1~0_combout\ = (\U2|u_seg_led|sel[2]~0_combout\ & ((\sys_rst_n~input_o\ & ((!\U2|u_seg_led|Mux3~0_combout\))) # (!\sys_rst_n~input_o\ & (\U2|u_seg_led|point1~q\)))) # (!\U2|u_seg_led|sel[2]~0_combout\ & (((\U2|u_seg_led|point1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|sel[2]~0_combout\,
	datab => \sys_rst_n~input_o\,
	datac => \U2|u_seg_led|point1~q\,
	datad => \U2|u_seg_led|Mux3~0_combout\,
	combout => \U2|u_seg_led|point1~0_combout\);

-- Location: FF_X26_Y12_N31
\U2|u_seg_led|point1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|point1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|point1~q\);

-- Location: LCCOMB_X25_Y12_N26
\U2|u_seg_led|seg_led~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|u_seg_led|seg_led~0_combout\ = (\U2|u_seg_led|point1~q\ & ((\U2|u_seg_led|num1\(2)) # ((!\U2|u_seg_led|num1\(3)) # (!\U2|u_seg_led|num1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|u_seg_led|num1\(2),
	datab => \U2|u_seg_led|num1\(1),
	datac => \U2|u_seg_led|point1~q\,
	datad => \U2|u_seg_led|num1\(3),
	combout => \U2|u_seg_led|seg_led~0_combout\);

-- Location: FF_X25_Y12_N27
\U2|u_seg_led|seg_led[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U2|u_seg_led|ALT_INV_dri_clk~clkctrl_outclk\,
	d => \U2|u_seg_led|seg_led~0_combout\,
	clrn => \sys_rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|u_seg_led|seg_led\(7));

ww_rw <= \rw~output_o\;

ww_rs <= \rs~output_o\;

ww_en <= \en~output_o\;

ww_data(0) <= \data[0]~output_o\;

ww_data(1) <= \data[1]~output_o\;

ww_data(2) <= \data[2]~output_o\;

ww_data(3) <= \data[3]~output_o\;

ww_data(4) <= \data[4]~output_o\;

ww_data(5) <= \data[5]~output_o\;

ww_data(6) <= \data[6]~output_o\;

ww_data(7) <= \data[7]~output_o\;

ww_led(0) <= \led[0]~output_o\;

ww_led(1) <= \led[1]~output_o\;

ww_led(2) <= \led[2]~output_o\;

ww_led(3) <= \led[3]~output_o\;

ww_led(4) <= \led[4]~output_o\;

ww_led(5) <= \led[5]~output_o\;

ww_led(6) <= \led[6]~output_o\;

ww_led(7) <= \led[7]~output_o\;

ww_beep <= \beep~output_o\;

ww_sel(0) <= \sel[0]~output_o\;

ww_sel(1) <= \sel[1]~output_o\;

ww_sel(2) <= \sel[2]~output_o\;

ww_sel(3) <= \sel[3]~output_o\;

ww_sel(4) <= \sel[4]~output_o\;

ww_sel(5) <= \sel[5]~output_o\;

ww_seg_led(0) <= \seg_led[0]~output_o\;

ww_seg_led(1) <= \seg_led[1]~output_o\;

ww_seg_led(2) <= \seg_led[2]~output_o\;

ww_seg_led(3) <= \seg_led[3]~output_o\;

ww_seg_led(4) <= \seg_led[4]~output_o\;

ww_seg_led(5) <= \seg_led[5]~output_o\;

ww_seg_led(6) <= \seg_led[6]~output_o\;

ww_seg_led(7) <= \seg_led[7]~output_o\;

dq <= \dq~output_o\;
END structure;


