#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Wed Jul 24 11:23:43 2024
# Process ID: 1432
# Current directory: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth
# Command line: vivado -mode tcl -source /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_2/out/synth/synthesize.tcl
# Log file: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/vivado.log
# Journal file: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/vivado.jou
#-----------------------------------------------------------
source /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_2/out/synth/synthesize.tcl
# set_param general.maxThreads 8
# read_vhdl -vhdl2008 [glob /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_2/out/synth/hdl/*.vhd]
read_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.738 ; gain = 4.023 ; free physical = 200230 ; free virtual = 247153
# read_xdc /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_2/out/synth/period_4.xdc
# synth_design -top if_loop_2 -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_2 -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1563 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1891.301 ; gain = 152.582 ; free physical = 199827 ; free virtual = 246750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/if_loop_2.vhd:36]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:882]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:882]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:882]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:882]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (5#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (6#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (7#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1414]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (8#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1414]
INFO: [Synth 8-638] synthesizing module 'sext_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op' (9#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1572]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1572]
INFO: [Synth 8-638] synthesizing module 'DVR_Chain' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:2116]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter DVR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DVR' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:2049]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DVR' (11#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:2049]
INFO: [Synth 8-256] done synthesizing module 'DVR_Chain' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:2116]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1646]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:747]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (13#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:747]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (13#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:565]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1643]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1646]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (16#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (17#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (17#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (17#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (17#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (18#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (19#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'Pipeline' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1839]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter PIPELINE_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Pipeline' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1839]
INFO: [Synth 8-638] synthesizing module 'DVR_Chain__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:2116]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter DVR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DVR__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:2049]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DVR__parameterized0' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:2049]
INFO: [Synth 8-256] done synthesizing module 'DVR_Chain__parameterized0' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:2116]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:983]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:975]
INFO: [Synth 8-256] done synthesizing module 'source' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:983]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1414]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 2 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1414]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 2 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized0' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1414]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 5 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:1414]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 5 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized1' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (22#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (23#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'select_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:519]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'antitokens' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'antitokens' (24#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'select_op' (25#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:519]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (26#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (27#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:24]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (27#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:371]
INFO: [Synth 8-256] done synthesizing module 'end_node' (28#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (29#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (30#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (31#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (32#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (33#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (34#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (35#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (36#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (37#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (38#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (39#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:953]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (40#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:953]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:953]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (40#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/elastic_components.vhd:953]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_2 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/if_loop_2.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_2 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/if_loop_2.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_2 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/if_loop_2.vhd:32]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_2 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/if_loop_2.vhd:49]
WARNING: [Synth 8-3848] Net mem_controller0_pValidArray_2 in module/entity if_loop_2 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/if_loop_2.vhd:580]
WARNING: [Synth 8-3848] Net mem_controller0_dataInArray_2 in module/entity if_loop_2 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/if_loop_2.vhd:576]
WARNING: [Synth 8-3848] Net mem_controller0_pValidArray_3 in module/entity if_loop_2 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/if_loop_2.vhd:581]
WARNING: [Synth 8-3848] Net mem_controller0_dataInArray_3 in module/entity if_loop_2 does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/if_loop_2.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'if_loop_2' (41#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/hdl/if_loop_2.vhd:36]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design sext_op has unconnected port clk
WARNING: [Synth 8-3331] design sext_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design source has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port nReadyArray[0]
WARNING: [Synth 8-3331] design sext_op__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design merge_notehb has unconnected port clk
WARNING: [Synth 8-3331] design merge_notehb has unconnected port rst
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[1][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port n_ready_out
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_we1
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[31]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[30]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[29]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[28]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[27]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[26]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[25]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[24]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[23]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[22]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[21]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[20]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[19]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[18]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[17]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[16]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[15]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[14]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[13]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[12]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[11]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[10]
WARNING: [Synth 8-3331] design if_loop_2 has unconnected port a_dout1[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.055 ; gain = 212.336 ; free physical = 199843 ; free virtual = 246767
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.020 ; gain = 215.301 ; free physical = 199842 ; free virtual = 246765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.020 ; gain = 215.301 ; free physical = 199842 ; free virtual = 246765
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/period_4.xdc]
Finished Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2127.738 ; gain = 0.000 ; free physical = 199740 ; free virtual = 246663
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2127.738 ; gain = 0.000 ; free physical = 199739 ; free virtual = 246662
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 199810 ; free virtual = 246733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 199810 ; free virtual = 246733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 199810 ; free virtual = 246733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 199800 ; free virtual = 246724
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 62    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module DVR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module merge_notehb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module DVR__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module antitokens 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module select_op 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select0/Antitokens/reg_out1_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200231 ; free virtual = 247158
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200104 ; free virtual = 247031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200087 ; free virtual = 247013
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200085 ; free virtual = 247011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200084 ; free virtual = 247011
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200084 ; free virtual = 247011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200084 ; free virtual = 247011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200084 ; free virtual = 247011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200084 ; free virtual = 247011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200084 ; free virtual = 247011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_2   | tehb4/Memory_reg[2][0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |    34|
|3     |LUT2   |   143|
|4     |LUT3   |   108|
|5     |LUT4   |   122|
|6     |LUT5   |   123|
|7     |LUT6   |   111|
|8     |SRL16E |     1|
|9     |FDCE   |   544|
|10    |FDPE   |    24|
|11    |FDRE   |    65|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------+------+
|      |Instance                           |Module                        |Cells |
+------+-----------------------------------+------------------------------+------+
|1     |top                                |                              |  1307|
|2     |  addi0                            |add_op                        |     8|
|3     |  addi1                            |add_op_0                      |     8|
|4     |  cmpi0                            |icmp_sgt_op                   |     4|
|5     |  cmpi1                            |icmp_ult_op                   |     4|
|6     |  control_merge3                   |cntrlMerge                    |    72|
|7     |    fork_C1                        |fork__parameterized1          |     5|
|8     |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_40    |     1|
|9     |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_41    |     4|
|10    |    oehb1                          |TEHB__parameterized0_39       |    67|
|11    |  fork0                            |\fork                         |     3|
|12    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_37    |     2|
|13    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_38    |     1|
|14    |  fork1                            |fork_1                        |     3|
|15    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_35    |     2|
|16    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_36    |     1|
|17    |  fork2                            |fork__parameterized0          |    11|
|18    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_33    |     2|
|19    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_34    |     9|
|20    |  fork3                            |fork__parameterized0_2        |     4|
|21    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_31    |     2|
|22    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_32    |     2|
|23    |  fork4                            |fork__parameterized2          |     4|
|24    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_28    |     1|
|25    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_29    |     2|
|26    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_30    |     1|
|27    |  fork5                            |fork__parameterized3          |     6|
|28    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_24    |     2|
|29    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_25    |     2|
|30    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_26    |     1|
|31    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_27    |     1|
|32    |  fork6                            |fork__parameterized0_3        |     7|
|33    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_22    |     3|
|34    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_23    |     4|
|35    |  fork7                            |fork__parameterized0_4        |     1|
|36    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock       |     1|
|37    |  mc_load0                         |mc_load_op                    |   134|
|38    |    Buffer_1                       |TEHB_20                       |    65|
|39    |    Buffer_2                       |TEHB_21                       |    69|
|40    |  mem_controller0                  |MemCont                       |   180|
|41    |    read_arbiter                   |read_memory_arbiter           |    66|
|42    |      data                         |read_data_signals             |    66|
|43    |  mux0                             |mux                           |    65|
|44    |    tehb1                          |TEHB_19                       |    65|
|45    |  mux1                             |mux_5                         |    65|
|46    |    tehb1                          |TEHB_18                       |    65|
|47    |  mux2                             |mux_6                         |    65|
|48    |    tehb1                          |TEHB_17                       |    65|
|49    |  n                                |start_node                    |   106|
|50    |    startBuff                      |elasticBuffer                 |   102|
|51    |      oehb1                        |OEHB_15                       |    37|
|52    |      tehb1                        |TEHB_16                       |    65|
|53    |  oehb0                            |OEHB                          |    34|
|54    |  oehb1                            |OEHB__parameterized0          |    43|
|55    |  oehb2                            |OEHB_7                        |    65|
|56    |  oehb3                            |OEHB_8                        |   105|
|57    |  oehb4                            |OEHB_9                        |    33|
|58    |  return1                          |ret_op                        |    65|
|59    |    tehb                           |TEHB                          |    65|
|60    |  select0                          |select_op                     |     1|
|61    |    Antitokens                     |antitokens                    |     1|
|62    |  start_0                          |start_node__parameterized0    |    10|
|63    |    startBuff                      |elasticBuffer__parameterized0 |     6|
|64    |      oehb1                        |OEHB__parameterized0_14       |     2|
|65    |      tehb1                        |TEHB__parameterized0          |     4|
|66    |  tehb0                            |DVR_Chain                     |    61|
|67    |    \gen_OEHB[0].OEHB_inst         |DVR_13                        |    61|
|68    |  tehb1                            |DVR_Chain_10                  |    52|
|69    |    \gen_OEHB[0].OEHB_inst         |DVR_12                        |    52|
|70    |  tehb2                            |DVR_Chain_11                  |    70|
|71    |    \gen_OEHB[0].OEHB_inst         |DVR                           |    70|
|72    |  tehb3                            |DVR_Chain__parameterized0     |     5|
|73    |    \gen_OEHB[0].OEHB_inst         |DVR__parameterized0           |     5|
|74    |  tehb4                            |Pipeline                      |    13|
+------+-----------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200084 ; free virtual = 247011
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 2127.738 ; gain = 215.301 ; free physical = 200137 ; free virtual = 247064
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 2127.738 ; gain = 389.020 ; free physical = 200150 ; free virtual = 247077
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/if_loop_2/out/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.488 ; gain = 0.000 ; free physical = 200066 ; free virtual = 246993
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:02 . Memory (MB): peak = 2152.488 ; gain = 667.750 ; free physical = 200172 ; free virtual = 247098
# report_utilization > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_2/out/synth/utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:25:10 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : if_loop_2
| Device       : 7k160tfbg484-2
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                |  554 |     0 |    101400 |  0.55 |
|   LUT as Logic             |  553 |     0 |    101400 |  0.55 |
|   LUT as Memory            |    1 |     0 |     35000 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| Slice Registers            |  633 |     0 |    202800 |  0.31 |
|   Register as Flip Flop    |  633 |     0 |    202800 |  0.31 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                   |    0 |     0 |     25350 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 24    |          Yes |           - |          Set |
| 544   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 65    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  544 |        Flop & Latch |
| LUT2     |  143 |                 LUT |
| LUT5     |  123 |                 LUT |
| LUT4     |  122 |                 LUT |
| LUT6     |  111 |                 LUT |
| LUT3     |  108 |                 LUT |
| FDRE     |   65 |        Flop & Latch |
| LUT1     |   34 |                 LUT |
| CARRY4   |   32 |          CarryLogic |
| FDPE     |   24 |        Flop & Latch |
| SRL16E   |    1 |  Distributed Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_2/out/synth/timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:25:15 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 tehb1/gen_OEHB[0].OEHB_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb2/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.933ns (28.035%)  route 2.395ns (71.965%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=633, unset)          0.537     0.537    tehb1/gen_OEHB[0].OEHB_inst/clk
                         FDCE                                         r  tehb1/gen_OEHB[0].OEHB_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 f  tehb1/gen_OEHB[0].OEHB_inst/data_reg_reg[0]/Q
                         net (fo=5, unplaced)         0.444     1.156    tehb0/gen_OEHB[0].OEHB_inst/dataOutArray[0]0_carry__2[0]
                         LUT4 (Prop_lut4_I1_O)        0.131     1.287 r  tehb0/gen_OEHB[0].OEHB_inst/dataOutArray[0]0_carry_i_4/O
                         net (fo=1, unplaced)         0.000     1.287    cmpi1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.293     1.580 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     1.587    cmpi1/dataOutArray[0]0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.641 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.641    cmpi1/dataOutArray[0]0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.695 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     1.695    cmpi1/dataOutArray[0]0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.749 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=13, unplaced)        0.678     2.427    control_merge3/oehb1/O53[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     2.470 f  control_merge3/oehb1/full_reg_i_2__2/O
                         net (fo=13, unplaced)        0.320     2.790    control_merge3/fork_C1/generateBlocks[1].regblock/data_reg_reg[0]_3
                         LUT3 (Prop_lut3_I2_O)        0.043     2.833 r  control_merge3/fork_C1/generateBlocks[1].regblock/full_reg_i_3__0/O
                         net (fo=7, unplaced)         0.305     3.138    control_merge3/oehb1/full_reg_reg_3
                         LUT6 (Prop_lut6_I4_O)        0.043     3.181 r  control_merge3/oehb1/data_reg[31]_i_2__8/O
                         net (fo=5, unplaced)         0.298     3.479    control_merge3/oehb1/data_reg_reg[0]_1
                         LUT3 (Prop_lut3_I0_O)        0.043     3.522 r  control_merge3/oehb1/data_reg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.343     3.865    oehb2/E[0]
                         FDCE                                         r  oehb2/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=633, unset)          0.510     4.510    oehb2/clk
                         FDCE                                         r  oehb2/data_reg_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     4.230    oehb2/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  0.365    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2523.570 ; gain = 371.082 ; free physical = 199856 ; free virtual = 246782
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2688.758 ; gain = 165.188 ; free physical = 199844 ; free virtual = 246771

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1542dce7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199844 ; free virtual = 246771

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1542dce7c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1542dce7c

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: aa3da364

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: aa3da364

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: aa3da364

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: aa3da364

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700
Ending Logic Optimization Task | Checksum: f0c996f7

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f0c996f7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f0c996f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700
Ending Netlist Obfuscation Task | Checksum: f0c996f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2688.758 ; gain = 0.000 ; free physical = 199773 ; free virtual = 246700
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2688.758 ; gain = 165.188 ; free physical = 199773 ; free virtual = 246700
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.730 ; gain = 0.000 ; free physical = 199763 ; free virtual = 246690
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5bf26e38

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2691.730 ; gain = 0.000 ; free physical = 199763 ; free virtual = 246690
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.730 ; gain = 0.000 ; free physical = 199763 ; free virtual = 246690

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff950420

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2691.730 ; gain = 0.000 ; free physical = 199758 ; free virtual = 246684

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1096d4013

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2691.730 ; gain = 0.000 ; free physical = 199753 ; free virtual = 246680

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1096d4013

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2691.730 ; gain = 0.000 ; free physical = 199753 ; free virtual = 246680
Phase 1 Placer Initialization | Checksum: 1096d4013

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2691.730 ; gain = 0.000 ; free physical = 199753 ; free virtual = 246680

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 150320618

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199746 ; free virtual = 246673

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.730 ; gain = 0.000 ; free physical = 199726 ; free virtual = 246653

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1756fba9e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199727 ; free virtual = 246653
Phase 2.2 Global Placement Core | Checksum: 1bacfa6b6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199727 ; free virtual = 246654
Phase 2 Global Placement | Checksum: 1bacfa6b6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199727 ; free virtual = 246654

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dd190843

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199727 ; free virtual = 246654

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2aefd0254

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199724 ; free virtual = 246651

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e82c89ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199724 ; free virtual = 246650

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 221b6cceb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199724 ; free virtual = 246650

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2251eb5e7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199723 ; free virtual = 246650

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 27aa52b8f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199718 ; free virtual = 246645

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 27e0b74a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199718 ; free virtual = 246645

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c1c0d556

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199718 ; free virtual = 246645
Phase 3 Detail Placement | Checksum: 1c1c0d556

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199718 ; free virtual = 246645

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19a27d1b0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19a27d1b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199720 ; free virtual = 246646
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.520. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13f5ca5aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199720 ; free virtual = 246647
Phase 4.1 Post Commit Optimization | Checksum: 13f5ca5aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199720 ; free virtual = 246647

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13f5ca5aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199723 ; free virtual = 246649

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13f5ca5aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199723 ; free virtual = 246649

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.730 ; gain = 0.000 ; free physical = 199723 ; free virtual = 246649
Phase 4.4 Final Placement Cleanup | Checksum: 163ebfbbd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199723 ; free virtual = 246649
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 163ebfbbd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199723 ; free virtual = 246649
Ending Placer Task | Checksum: 129c19ab8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.730 ; gain = 16.000 ; free physical = 199723 ; free virtual = 246649
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2707.730 ; gain = 18.973 ; free physical = 199749 ; free virtual = 246676
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 35b4724b ConstDB: 0 ShapeSum: f40d286d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 103071f8b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2875.418 ; gain = 68.656 ; free physical = 199511 ; free virtual = 246438
Post Restoration Checksum: NetGraph: 749ddf25 NumContArr: 8e694066 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 103071f8b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2890.230 ; gain = 83.469 ; free physical = 199512 ; free virtual = 246438

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 103071f8b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.230 ; gain = 95.469 ; free physical = 199474 ; free virtual = 246401

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 103071f8b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.230 ; gain = 95.469 ; free physical = 199474 ; free virtual = 246401
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b2fed0ea

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2913.051 ; gain = 106.289 ; free physical = 199475 ; free virtual = 246401
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.712  | TNS=0.000  | WHS=-0.120 | THS=-19.366|

Phase 2 Router Initialization | Checksum: 970c9066

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2913.051 ; gain = 106.289 ; free physical = 199473 ; free virtual = 246399

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 862
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 862
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13369e765

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199467 ; free virtual = 246394

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.372  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: deacc7cb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199465 ; free virtual = 246392
Phase 4 Rip-up And Reroute | Checksum: deacc7cb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199465 ; free virtual = 246392

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: deacc7cb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199465 ; free virtual = 246392

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: deacc7cb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199465 ; free virtual = 246392
Phase 5 Delay and Skew Optimization | Checksum: deacc7cb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199465 ; free virtual = 246392

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13b5baab4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199465 ; free virtual = 246392
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.457  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13b5baab4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199465 ; free virtual = 246392
Phase 6 Post Hold Fix | Checksum: 13b5baab4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199465 ; free virtual = 246392

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0590678 %
  Global Horizontal Routing Utilization  = 0.0546888 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 114634a62

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199465 ; free virtual = 246392

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 114634a62

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199464 ; free virtual = 246391

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f4c019b1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199464 ; free virtual = 246391

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.457  | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f4c019b1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199464 ; free virtual = 246391
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2914.051 ; gain = 107.289 ; free physical = 199505 ; free virtual = 246432

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2914.051 ; gain = 206.320 ; free physical = 199506 ; free virtual = 246433
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_2/out/synth/utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:26:16 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : if_loop_2
| Device       : 7k160tfbg484-2
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 |  552 |     0 |    101400 |  0.54 |
|   LUT as Logic             |  551 |     0 |    101400 |  0.54 |
|   LUT as Memory            |    1 |     0 |     35000 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| Slice Registers            |  633 |     0 |    202800 |  0.31 |
|   Register as Flip Flop    |  633 |     0 |    202800 |  0.31 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                   |    0 |     0 |     25350 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 24    |          Yes |           - |          Set |
| 544   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 65    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  194 |     0 |     25350 |  0.77 |
|   SLICEL                                   |   97 |     0 |           |       |
|   SLICEM                                   |   97 |     0 |           |       |
| LUT as Logic                               |  551 |     0 |    101400 |  0.54 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  461 |       |           |       |
|   using O5 and O6                          |   90 |       |           |       |
| LUT as Memory                              |    1 |     0 |     35000 | <0.01 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    1 |     0 |           |       |
|     using O5 output only                   |    1 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| Slice Registers                            |  633 |     0 |    202800 |  0.31 |
|   Register driven from within the Slice    |  391 |       |           |       |
|   Register driven from outside the Slice   |  242 |       |           |       |
|     LUT in front of the register is unused |  159 |       |           |       |
|     LUT in front of the register is used   |   83 |       |           |       |
| Unique Control Sets                        |   20 |       |     25350 |  0.08 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  544 |        Flop & Latch |
| LUT2     |  143 |                 LUT |
| LUT5     |  123 |                 LUT |
| LUT4     |  122 |                 LUT |
| LUT6     |  111 |                 LUT |
| LUT3     |  108 |                 LUT |
| FDRE     |   65 |        Flop & Latch |
| LUT1     |   34 |                 LUT |
| CARRY4   |   32 |          CarryLogic |
| FDPE     |   24 |        Flop & Latch |
| SRL16E   |    1 |  Distributed Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/if_loop_2/out/synth/timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:26:16 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 tehb1/gen_OEHB[0].OEHB_inst/data_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            n/startBuff/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.741ns (22.572%)  route 2.542ns (77.428%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 5.152 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=633, unset)          1.282     1.282    tehb1/gen_OEHB[0].OEHB_inst/clk
    SLICE_X12Y110        FDCE                                         r  tehb1/gen_OEHB[0].OEHB_inst/data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.259     1.541 r  tehb1/gen_OEHB[0].OEHB_inst/data_reg_reg[18]/Q
                         net (fo=5, routed)           0.689     2.230    tehb1/gen_OEHB[0].OEHB_inst/Q[18]
    SLICE_X12Y114        LUT4 (Prop_lut4_I0_O)        0.043     2.273 r  tehb1/gen_OEHB[0].OEHB_inst/dataOutArray[0]0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.273    cmpi1/dataOutArray[0]0_carry__2_1[1]
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.529 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.529    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.583 f  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=13, routed)          0.524     3.107    control_merge3/oehb1/O53[0]
    SLICE_X12Y119        LUT6 (Prop_lut6_I4_O)        0.043     3.150 r  control_merge3/oehb1/full_reg_i_2__2/O
                         net (fo=13, routed)          0.337     3.487    control_merge3/fork_C1/generateBlocks[1].regblock/data_reg_reg[0]_3
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.043     3.530 f  control_merge3/fork_C1/generateBlocks[1].regblock/full_reg_i_3/O
                         net (fo=42, routed)          0.600     4.129    n/startBuff/oehb1/data_reg_reg[31]_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I3_O)        0.043     4.172 r  n/startBuff/oehb1/data_reg[31]_i_1__9/O
                         net (fo=32, routed)          0.392     4.565    n/startBuff/tehb1/E[0]
    SLICE_X8Y109         FDCE                                         r  n/startBuff/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=633, unset)          1.152     5.152    n/startBuff/tehb1/clk
    SLICE_X8Y109         FDCE                                         r  n/startBuff/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.085     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X8Y109         FDCE (Setup_fdce_C_CE)      -0.178     5.024    n/startBuff/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                  0.459    




# exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 24 11:26:17 2024...
