// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module DCache(
  input         clock,
                reset,
                auto_out_a_ready,
                auto_out_d_valid,
  input  [2:0]  auto_out_d_bits_opcode,
  input  [3:0]  auto_out_d_bits_size,
  input         auto_out_d_bits_denied,
  input  [63:0] auto_out_d_bits_data,
  input         io_cpu_req_valid,
  input  [33:0] io_cpu_req_bits_addr,
  input  [6:0]  io_cpu_req_bits_tag,
  input  [4:0]  io_cpu_req_bits_cmd,
  input  [1:0]  io_cpu_req_bits_size,
  input         io_cpu_req_bits_signed,
  input  [1:0]  io_cpu_req_bits_dprv,
  input         io_cpu_req_bits_dv,
                io_cpu_req_bits_no_xcpt,
                io_cpu_s1_kill,
  input  [63:0] io_cpu_s1_data_data,
  input  [7:0]  io_cpu_s1_data_mask,
  input         io_ptw_status_debug,
                io_ptw_pmp_0_cfg_l,
  input  [1:0]  io_ptw_pmp_0_cfg_a,
  input         io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  input  [29:0] io_ptw_pmp_0_addr,
  input  [31:0] io_ptw_pmp_0_mask,
  input         io_ptw_pmp_1_cfg_l,
  input  [1:0]  io_ptw_pmp_1_cfg_a,
  input         io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  input  [29:0] io_ptw_pmp_1_addr,
  input  [31:0] io_ptw_pmp_1_mask,
  input         io_ptw_pmp_2_cfg_l,
  input  [1:0]  io_ptw_pmp_2_cfg_a,
  input         io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  input  [29:0] io_ptw_pmp_2_addr,
  input  [31:0] io_ptw_pmp_2_mask,
  input         io_ptw_pmp_3_cfg_l,
  input  [1:0]  io_ptw_pmp_3_cfg_a,
  input         io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  input  [29:0] io_ptw_pmp_3_addr,
  input  [31:0] io_ptw_pmp_3_mask,
  input         io_ptw_pmp_4_cfg_l,
  input  [1:0]  io_ptw_pmp_4_cfg_a,
  input         io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  input  [29:0] io_ptw_pmp_4_addr,
  input  [31:0] io_ptw_pmp_4_mask,
  input         io_ptw_pmp_5_cfg_l,
  input  [1:0]  io_ptw_pmp_5_cfg_a,
  input         io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  input  [29:0] io_ptw_pmp_5_addr,
  input  [31:0] io_ptw_pmp_5_mask,
  input         io_ptw_pmp_6_cfg_l,
  input  [1:0]  io_ptw_pmp_6_cfg_a,
  input         io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  input  [29:0] io_ptw_pmp_6_addr,
  input  [31:0] io_ptw_pmp_6_mask,
  input         io_ptw_pmp_7_cfg_l,
  input  [1:0]  io_ptw_pmp_7_cfg_a,
  input         io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  input  [29:0] io_ptw_pmp_7_addr,
  input  [31:0] io_ptw_pmp_7_mask,
  output        auto_out_a_valid,
  output [2:0]  auto_out_a_bits_opcode,
                auto_out_a_bits_param,
  output [3:0]  auto_out_a_bits_size,
  output [31:0] auto_out_a_bits_address,
  output [7:0]  auto_out_a_bits_mask,
  output [63:0] auto_out_a_bits_data,
  output        auto_out_d_ready,
                io_cpu_req_ready,
                io_cpu_s2_nack,
                io_cpu_resp_valid,
  output [33:0] io_cpu_resp_bits_addr,
  output [6:0]  io_cpu_resp_bits_tag,
  output [4:0]  io_cpu_resp_bits_cmd,
  output [1:0]  io_cpu_resp_bits_size,
  output        io_cpu_resp_bits_signed,
  output [1:0]  io_cpu_resp_bits_dprv,
  output        io_cpu_resp_bits_dv,
  output [63:0] io_cpu_resp_bits_data,
  output [7:0]  io_cpu_resp_bits_mask,
  output        io_cpu_resp_bits_replay,
                io_cpu_resp_bits_has_data,
  output [63:0] io_cpu_resp_bits_data_word_bypass,
                io_cpu_resp_bits_data_raw,
                io_cpu_resp_bits_store_data,
  output        io_cpu_replay_next,
                io_cpu_s2_xcpt_ma_ld,
                io_cpu_s2_xcpt_ma_st,
                io_cpu_s2_xcpt_pf_ld,
                io_cpu_s2_xcpt_pf_st,
                io_cpu_s2_xcpt_gf_ld,
                io_cpu_s2_xcpt_gf_st,
                io_cpu_s2_xcpt_ae_ld,
                io_cpu_s2_xcpt_ae_st,
                io_cpu_ordered,
                io_cpu_perf_grant
);

  wire             _io_cpu_s2_xcpt_ma_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_ma_ld_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_ae_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_ae_ld_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_gf_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_gf_ld_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_pf_st_output;	// @[DCache.scala:909:24]
  wire             _io_cpu_s2_xcpt_pf_ld_output;	// @[DCache.scala:909:24]
  wire             _GEN;	// @[DCache.scala:698:26, :729:68, :732:29, :734:32]
  wire             _T_291;	// @[DCache.scala:729:31]
  wire             s1_nack;	// @[DCache.scala:265:75, :423:{82,92}, :548:{36,46}]
  wire [7:0]       dataArb_io_in_1_bits_eccMask;	// @[DCache.scala:534:47]
  wire [12:0]      dataArb_io_in_1_bits_addr;	// @[DCache.scala:526:36]
  wire             dataArb_io_in_0_valid;	// @[DCache.scala:494:44]
  wire             dataArb_io_in_0_bits_write;	// @[DCache.scala:494:44]
  wire             metaArb_io_in_1_valid;	// @[DCache.scala:427:43]
  wire             metaArb_io_in_2_valid;	// @[DCache.scala:423:62]
  wire [12:0]      dataArb_io_in_3_bits_addr;	// @[DCache.scala:222:30]
  wire             dataArb_io_in_3_valid;	// @[DCache.scala:219:46]
  reg  [33:0]      s1_tlb_req_vaddr;	// @[Reg.scala:19:16]
  reg  [33:0]      s1_req_addr;	// @[Reg.scala:19:16]
  wire [63:0]      _amoalus_0_io_out_unmasked;	// @[DCache.scala:958:26]
  wire [63:0]      _data_io_resp_0;	// @[DCache.scala:128:20]
  wire             _pma_checker_entries_barrier_5_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_5_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_4_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_3_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_2_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_1_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_entries_barrier_io_y_c;	// @[package.scala:259:25]
  wire             _pma_checker_pmp_io_r;	// @[TLB.scala:403:19]
  wire             _pma_checker_pmp_io_w;	// @[TLB.scala:403:19]
  wire             _pma_checker_mpu_ppn_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _pma_checker_mpu_ppn_barrier_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_5_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_4_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_3_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_2_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_1_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_entries_barrier_io_y_c;	// @[package.scala:259:25]
  wire             _tlb_pmp_io_r;	// @[TLB.scala:403:19]
  wire             _tlb_pmp_io_w;	// @[TLB.scala:403:19]
  wire             _tlb_mpu_ppn_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _tlb_mpu_ppn_barrier_io_y_c;	// @[package.scala:259:25]
  wire [40:0]      tlb__mpu_ppn_WIRE_1 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      tlb__entries_WIRE_3 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      tlb__entries_WIRE_5 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      tlb__entries_WIRE_7 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      tlb__entries_WIRE_9 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      tlb__entries_WIRE_11 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__mpu_ppn_WIRE_1 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_3 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_5 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_7 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_9 = 41'bz;	// @[TLB.scala:159:77]
  wire [40:0]      pma_checker__entries_WIRE_11 = 41'bz;	// @[TLB.scala:159:77]
  wire             metaArb__grant_T_2 = metaArb_io_in_1_valid | metaArb_io_in_2_valid;	// @[Arbiter.scala:45:68, DCache.scala:423:62, :427:43]
  wire             _GEN_0 = dataArb_io_in_0_valid | _GEN;	// @[Arbiter.scala:138:26, :140:19, DCache.scala:494:44, :698:26, :729:68, :732:29, :734:32]
  wire             dataArb__grant_T = dataArb_io_in_0_valid | _GEN;	// @[Arbiter.scala:45:68, DCache.scala:494:44, :698:26, :729:68, :732:29, :734:32]
  wire             dataArb_io_out_valid = dataArb__grant_T | dataArb_io_in_3_valid;	// @[Arbiter.scala:45:68, :147:31, DCache.scala:219:46]
  reg              s1_valid;	// @[DCache.scala:159:25]
  wire             s1_valid_masked = s1_valid & ~io_cpu_s1_kill;	// @[DCache.scala:159:25, :163:{34,37}]
  reg  [6:0]       s1_req_tag;	// @[Reg.scala:19:16]
  reg  [4:0]       s1_req_cmd;	// @[Reg.scala:19:16]
  reg  [1:0]       s1_req_size;	// @[Reg.scala:19:16]
  reg              s1_req_signed;	// @[Reg.scala:19:16]
  reg  [1:0]       s1_req_dprv;	// @[Reg.scala:19:16]
  reg              s1_req_dv;	// @[Reg.scala:19:16]
  reg              s1_req_no_alloc;	// @[Reg.scala:19:16]
  reg              s1_req_no_xcpt;	// @[Reg.scala:19:16]
  reg  [7:0]       s1_req_mask;	// @[Reg.scala:19:16]
  reg  [1:0]       s1_tlb_req_size;	// @[Reg.scala:19:16]
  reg  [4:0]       s1_tlb_req_cmd;	// @[Reg.scala:19:16]
  reg  [1:0]       s1_tlb_req_prv;	// @[Reg.scala:19:16]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_1 = s1_req_cmd == 5'h0;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_2 = s1_req_cmd == 5'h10;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_3 = s1_req_cmd == 5'h6;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_29 = s1_req_cmd == 5'h7;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_31 = s1_req_cmd == 5'h4;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_32 = s1_req_cmd == 5'h9;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_33 = s1_req_cmd == 5'hA;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_34 = s1_req_cmd == 5'hB;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_38 = s1_req_cmd == 5'h8;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_39 = s1_req_cmd == 5'hC;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_40 = s1_req_cmd == 5'hD;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_41 = s1_req_cmd == 5'hE;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_42 = s1_req_cmd == 5'hF;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             s1_read = _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2 | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// @[Consts.scala:85:68, package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_26 = s1_req_cmd == 5'h1;	// @[Consts.scala:86:32, Reg.scala:19:16, TLB.scala:539:69]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_51 = s1_req_cmd == 5'h11;	// @[Consts.scala:86:49, Reg.scala:19:16, TLB.scala:562:41]
  wire             s1_write = _io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// @[Consts.scala:86:{32,49,76}, package.scala:16:47]
  reg              cached_grant_wait;	// @[DCache.scala:200:34]
  wire             _io_cpu_req_ready_T_4 = ~cached_grant_wait & ~s1_nack;	// @[DCache.scala:164:41, :200:34, :210:{54,73}, :265:75, :423:{82,92}, :548:{36,46}]
  reg              uncachedInFlight_0;	// @[DCache.scala:213:33]
  reg  [33:0]      uncachedReqs_0_addr;	// @[DCache.scala:214:25]
  reg  [6:0]       uncachedReqs_0_tag;	// @[DCache.scala:214:25]
  reg  [1:0]       uncachedReqs_0_size;	// @[DCache.scala:214:25]
  reg              uncachedReqs_0_signed;	// @[DCache.scala:214:25]
  wire             _pstore_drain_opportunistic_T = io_cpu_req_bits_cmd == 5'h0;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_1 = io_cpu_req_bits_cmd == 5'h10;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_2 = io_cpu_req_bits_cmd == 5'h6;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_28 = io_cpu_req_bits_cmd == 5'h7;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_30 = io_cpu_req_bits_cmd == 5'h4;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_31 = io_cpu_req_bits_cmd == 5'h9;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_32 = io_cpu_req_bits_cmd == 5'hA;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_33 = io_cpu_req_bits_cmd == 5'hB;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_37 = io_cpu_req_bits_cmd == 5'h8;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_38 = io_cpu_req_bits_cmd == 5'hC;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_39 = io_cpu_req_bits_cmd == 5'hD;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_40 = io_cpu_req_bits_cmd == 5'hE;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_41 = io_cpu_req_bits_cmd == 5'hF;	// @[package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_25 = io_cpu_req_bits_cmd == 5'h1;	// @[TLB.scala:539:69, package.scala:16:47]
  wire             _pstore_drain_opportunistic_res_T_1 = io_cpu_req_bits_cmd == 5'h3;	// @[package.scala:16:47]
  wire             _dataArb_io_in_3_valid_res_T_2 = _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// @[package.scala:16:47, :73:59]
  wire             _pstore_drain_opportunistic_T_50 = io_cpu_req_bits_cmd == 5'h11;	// @[Consts.scala:86:49, TLB.scala:562:41]
  assign dataArb_io_in_3_valid = io_cpu_req_valid & ~_dataArb_io_in_3_valid_res_T_2;	// @[DCache.scala:219:46, :1161:15, package.scala:73:59]
  assign dataArb_io_in_3_bits_addr = io_cpu_req_bits_addr[12:0];	// @[DCache.scala:222:30]
  reg              s1_did_read;	// @[Reg.scala:19:16]
  reg              s1_read_mask;	// @[Reg.scala:19:16]
  wire             _GEN_1 = metaArb__grant_T_2 | dataArb__grant_T & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41);	// @[Arbiter.scala:45:68, Consts.scala:85:68, DCache.scala:210:20, :235:{33,45,64}, :244:{34,53}, package.scala:16:47]
  wire [1:0]       _s1_mask_xwr_T = {s1_req_addr[0] | (|s1_req_size), ~(s1_req_addr[0])};	// @[AMOALU.scala:18:{27,42,53}, :19:22, Cat.scala:33:92, Reg.scala:19:16]
  wire [3:0]       _s1_mask_xwr_T_1 = {(s1_req_addr[1] ? _s1_mask_xwr_T : 2'h0) | {2{s1_req_size[1]}}, s1_req_addr[1] ? 2'h0 : _s1_mask_xwr_T};	// @[AMOALU.scala:18:{22,27,42,47,53}, :19:22, Cat.scala:33:92, Reg.scala:19:16]
  wire [7:0]       s1_mask_xwr = {(s1_req_addr[2] ? _s1_mask_xwr_T_1 : 4'h0) | {4{&s1_req_size}}, s1_req_addr[2] ? 4'h0 : _s1_mask_xwr_T_1};	// @[AMOALU.scala:18:{22,27,42,47,53}, :19:22, Bundles.scala:260:74, Cat.scala:33:92, Reg.scala:19:16]
  reg              s2_valid;	// @[DCache.scala:308:25]
  wire             s2_valid_no_xcpt = s2_valid & {_io_cpu_s2_xcpt_ma_ld_output, _io_cpu_s2_xcpt_ma_st_output, _io_cpu_s2_xcpt_pf_ld_output, _io_cpu_s2_xcpt_pf_st_output, _io_cpu_s2_xcpt_gf_ld_output, _io_cpu_s2_xcpt_gf_st_output, _io_cpu_s2_xcpt_ae_ld_output, _io_cpu_s2_xcpt_ae_st_output} == 8'h0;	// @[DCache.scala:308:25, :309:{35,54,61}, :909:24]
  reg              s2_not_nacked_in_s1;	// @[DCache.scala:312:36]
  wire             s2_valid_masked = s2_valid_no_xcpt & s2_not_nacked_in_s1;	// @[DCache.scala:309:35, :312:36, :314:42]
  reg  [33:0]      s2_req_addr;	// @[DCache.scala:316:19]
  reg  [6:0]       s2_req_tag;	// @[DCache.scala:316:19]
  reg  [4:0]       s2_req_cmd;	// @[DCache.scala:316:19]
  reg  [1:0]       s2_req_size;	// @[DCache.scala:316:19]
  reg              s2_req_signed;	// @[DCache.scala:316:19]
  reg  [1:0]       s2_req_dprv;	// @[DCache.scala:316:19]
  reg              s2_req_dv;	// @[DCache.scala:316:19]
  reg              s2_req_no_alloc;	// @[DCache.scala:316:19]
  reg              s2_req_no_xcpt;	// @[DCache.scala:316:19]
  reg  [7:0]       s2_req_mask;	// @[DCache.scala:316:19]
  reg              s2_tlb_xcpt_pf_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_pf_st;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_gf_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_gf_st;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ae_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ae_st;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ma_ld;	// @[DCache.scala:319:24]
  reg              s2_tlb_xcpt_ma_st;	// @[DCache.scala:319:24]
  reg              s2_pma_cacheable;	// @[DCache.scala:320:19]
  reg              s2_pma_must_alloc;	// @[DCache.scala:320:19]
  reg  [33:0]      s2_uncached_resp_addr;	// @[DCache.scala:321:34]
  reg  [33:0]      s2_vaddr_r;	// @[Reg.scala:19:16]
  wire             _T_301 = s2_req_cmd == 5'h6;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _T_302 = s2_req_cmd == 5'h7;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_28 = s2_req_cmd == 5'h4;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_29 = s2_req_cmd == 5'h9;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_30 = s2_req_cmd == 5'hA;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_31 = s2_req_cmd == 5'hB;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_35 = s2_req_cmd == 5'h8;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_36 = s2_req_cmd == 5'hC;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_37 = s2_req_cmd == 5'hD;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_38 = s2_req_cmd == 5'hE;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_39 = s2_req_cmd == 5'hF;	// @[DCache.scala:316:19, package.scala:16:47]
  wire             s2_read = s2_req_cmd == 5'h0 | s2_req_cmd == 5'h10 | _T_301 | _T_302 | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39;	// @[Consts.scala:85:68, DCache.scala:316:19, package.scala:16:47]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_23 = s2_req_cmd == 5'h1;	// @[Consts.scala:86:32, DCache.scala:316:19, TLB.scala:539:69]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_24 = s2_req_cmd == 5'h11;	// @[Consts.scala:86:49, DCache.scala:316:19, TLB.scala:562:41]
  wire             s2_write = _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | _T_302 | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39;	// @[Consts.scala:86:{32,49,76}, package.scala:16:47]
  wire             s2_readwrite = s2_read | s2_write;	// @[Consts.scala:85:68, :86:76, DCache.scala:331:30]
  reg              s2_meta_correctable_errors;	// @[Reg.scala:19:16]
  reg              s2_meta_uncorrectable_errors;	// @[Reg.scala:19:16]
  reg  [20:0]      s2_meta_corrected_r;	// @[Reg.scala:19:16]
  wire             s2_meta_error = s2_meta_uncorrectable_errors | s2_meta_correctable_errors;	// @[DCache.scala:339:53, Reg.scala:19:16]
  reg  [63:0]      s2_data;	// @[Reg.scala:19:16]
  reg  [1:0]       s2_hit_state_state;	// @[Reg.scala:19:16]
  reg              s2_waw_hazard;	// @[Reg.scala:19:16]
  wire [3:0]       _T_36 = {_metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | _T_302 | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39, _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | _T_302 | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_39 | s2_req_cmd == 5'h3 | _T_301, s2_hit_state_state};	// @[Cat.scala:33:92, Consts.scala:86:{32,49,76}, :87:{54,64}, DCache.scala:316:19, Reg.scala:19:16, package.scala:16:47]
  wire [1:0]       _T_63 = {1'h0, _T_36 == 4'hC};	// @[Cat.scala:33:92, Misc.scala:34:36, :48:20, package.scala:16:47]
  wire             s2_hit = _T_36 == 4'h3 | _T_36 == 4'h2 | _T_36 == 4'h1 | _T_36 == 4'h7 | _T_36 == 4'h6 | (&_T_36) | _T_36 == 4'hE;	// @[Cat.scala:33:92, Misc.scala:34:9, :48:20, package.scala:16:47]
  wire [15:0][1:0] _GEN_2 = {{2'h3}, {2'h3}, {2'h2}, {_T_63}, {_T_63}, {_T_63}, {_T_63}, {_T_63}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[Misc.scala:34:36, :48:20, TLB.scala:465:40, package.scala:16:47]
  wire [1:0]       s2_new_hit_state_state = _GEN_2[_T_36];	// @[Cat.scala:33:92, Misc.scala:34:36, :48:20]
  wire             s2_valid_hit_pre_data_ecc_and_waw = s2_valid_masked & ~s2_meta_error & s2_hit & s2_readwrite;	// @[DCache.scala:314:42, :331:30, :339:53, :340:54, :395:89, Misc.scala:34:9]
  wire             s2_valid_hit_pre_data_ecc = s2_valid_hit_pre_data_ecc_and_waw & ~s2_waw_hazard;	// @[DCache.scala:395:89, :397:{69,73}, Reg.scala:19:16]
  wire             s2_valid_miss = s2_valid_masked & s2_readwrite & ~s2_meta_error & ~s2_hit;	// @[DCache.scala:314:42, :331:30, :339:53, :340:54, :400:{73,76}, Misc.scala:34:9]
  wire             s2_uncached = ~s2_pma_cacheable | s2_req_no_alloc & ~s2_pma_must_alloc & ~(|s2_hit_state_state);	// @[DCache.scala:316:19, :320:19, :401:{21,39,61,80,83}, Metadata.scala:50:45, Reg.scala:19:16]
  wire             s2_valid_cached_miss = s2_valid_miss & ~s2_uncached & ~uncachedInFlight_0;	// @[DCache.scala:213:33, :400:73, :401:39, :402:{47,60,63}]
  wire             s2_valid_uncached_pending = s2_valid_miss & s2_uncached & ~uncachedInFlight_0;	// @[DCache.scala:213:33, :400:73, :401:39, :407:{64,67}]
  wire             s2_victim_dirty = &((|s2_hit_state_state) ? s2_hit_state_state : s2_meta_corrected_r[20:19]);	// @[DCache.scala:338:99, :411:28, Metadata.scala:50:45, Misc.scala:37:9, :55:20, Reg.scala:19:16]
  wire             _io_cpu_s2_nack_output = s2_valid_no_xcpt & ~(s2_valid_uncached_pending & auto_out_a_ready) & ~(s2_valid_masked & ~s2_meta_error & s2_req_cmd == 5'h17) & ~s2_valid_hit_pre_data_ecc;	// @[DCache.scala:309:35, :314:42, :316:19, :339:53, :340:54, :397:69, :407:64, :417:57, :418:61, :421:17, :422:{41,67,86,89}, package.scala:16:47]
  assign metaArb_io_in_2_valid = s2_valid_hit_pre_data_ecc_and_waw & s2_hit_state_state != s2_new_hit_state_state;	// @[DCache.scala:395:89, :423:62, Metadata.scala:46:46, Misc.scala:34:36, Reg.scala:19:16]
  assign metaArb_io_in_1_valid = s2_meta_error & s2_valid_masked;	// @[DCache.scala:314:42, :339:53, :427:43]
  reg  [4:0]       pstore1_cmd;	// @[Reg.scala:19:16]
  reg  [33:0]      pstore1_addr;	// @[Reg.scala:19:16]
  reg  [63:0]      pstore1_data;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore1_mask;	// @[Reg.scala:19:16]
  reg              pstore1_rmw_r;	// @[Reg.scala:19:16]
  wire             _pstore1_held_T_2 = s2_valid_hit_pre_data_ecc & s2_write;	// @[Consts.scala:86:76, DCache.scala:397:69, :467:46]
  reg              pstore2_valid;	// @[DCache.scala:478:30]
  wire             _pstore_drain_opportunistic_res_T_2 = _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// @[package.scala:16:47, :73:59]
  reg              pstore_drain_on_miss_REG;	// @[DCache.scala:480:56]
  reg              pstore1_held;	// @[DCache.scala:481:29]
  wire             pstore1_valid_likely = s2_valid & s2_write | pstore1_held;	// @[Consts.scala:86:76, DCache.scala:308:25, :481:29, :482:{39,51}]
  wire             pstore1_valid = _pstore1_held_T_2 | pstore1_held;	// @[DCache.scala:467:46, :481:29, :484:38]
  wire             pstore_drain_structural = pstore1_valid_likely & pstore2_valid & (s1_valid & s1_write | pstore1_rmw_r);	// @[Consts.scala:86:76, DCache.scala:159:25, :478:30, :482:51, :486:{71,85,98}, Reg.scala:19:16]
  wire             _dataArb_io_in_0_valid_T_4 = s2_valid_hit_pre_data_ecc & s2_write;	// @[Consts.scala:86:76, DCache.scala:397:69, :483:72]
  wire             _dataArb_io_in_0_valid_T_9 = ~(io_cpu_req_valid & ~_pstore_drain_opportunistic_res_T_2) | pstore_drain_on_miss_REG;	// @[DCache.scala:479:{36,55}, :480:56, :495:107, :1161:15, package.scala:73:59]
  assign dataArb_io_in_0_bits_write = pstore_drain_structural | ((_dataArb_io_in_0_valid_T_4 | pstore1_held) & ~pstore1_rmw_r | pstore2_valid) & _dataArb_io_in_0_valid_T_9;	// @[DCache.scala:478:30, :481:29, :483:{72,96}, :486:71, :494:44, :495:{41,44,58,76,107}, Reg.scala:19:16]
  reg  [33:0]      pstore2_addr;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_1;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_2;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_3;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_4;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_5;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_6;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_data_r_7;	// @[Reg.scala:19:16]
  reg  [7:0]       pstore2_storegen_mask;	// @[DCache.scala:508:19]
  assign dataArb_io_in_0_valid = pstore_drain_structural | ((_dataArb_io_in_0_valid_T_4 | pstore1_held) & ~pstore1_rmw_r | pstore2_valid) & _dataArb_io_in_0_valid_T_9;	// @[DCache.scala:478:30, :481:29, :483:{72,96}, :486:71, :494:44, :495:{41,44,58,76,107}, Reg.scala:19:16]
  assign dataArb_io_in_1_bits_addr = pstore2_valid ? pstore2_addr[12:0] : pstore1_addr[12:0];	// @[DCache.scala:478:30, :526:36, Reg.scala:19:16]
  assign dataArb_io_in_1_bits_eccMask = pstore2_valid ? pstore2_storegen_mask : pstore1_mask;	// @[DCache.scala:478:30, :508:19, :534:47, Reg.scala:19:16]
  assign s1_nack = s1_valid & s1_read & (pstore1_valid_likely & pstore1_addr[12:3] == s1_req_addr[12:3] & (s1_write ? (|(pstore1_mask & s1_mask_xwr)) : (|(pstore1_mask & s1_mask_xwr))) | pstore2_valid & pstore2_addr[12:3] == s1_req_addr[12:3] & (s1_write ? (|(pstore2_storegen_mask & s1_mask_xwr)) : (|(pstore2_storegen_mask & s1_mask_xwr)))) | _io_cpu_s2_nack_output | metaArb_io_in_2_valid;	// @[Cat.scala:33:92, Consts.scala:85:68, :86:76, DCache.scala:159:25, :265:75, :422:86, :423:{62,82,92}, :478:30, :482:51, :508:19, :538:{9,31,43}, :539:{8,38,66,77,92}, :541:{27,69}, :542:21, :548:{18,36,46}, Reg.scala:19:16]
  wire             get_a_mask_size = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             get_a_mask_acc = (&s2_req_size) | get_a_mask_size & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             get_a_mask_acc_1 = (&s2_req_size) | get_a_mask_size & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             get_a_mask_size_1 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             get_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             get_a_mask_acc_2 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             get_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             get_a_mask_acc_3 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             get_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             get_a_mask_acc_4 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             get_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             get_a_mask_acc_5 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_size = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             put_a_mask_acc = (&s2_req_size) | put_a_mask_size & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             put_a_mask_acc_1 = (&s2_req_size) | put_a_mask_size & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             put_a_mask_size_1 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             put_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             put_a_mask_acc_2 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             put_a_mask_acc_3 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             put_a_mask_acc_4 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             put_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             put_a_mask_acc_5 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc = (&s2_req_size) | atomics_a_mask_size & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_1 = (&s2_req_size) | atomics_a_mask_size & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_1 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_2 = atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_3 = atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_4 = atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_5 = atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_3 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_14 = (&s2_req_size) | atomics_a_mask_size_3 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_15 = (&s2_req_size) | atomics_a_mask_size_3 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_4 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_16 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_16 = atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_16;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_17 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_17 = atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_17;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_18 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_18 = atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_18;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_19 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_19 = atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_19;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_6 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_28 = (&s2_req_size) | atomics_a_mask_size_6 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_29 = (&s2_req_size) | atomics_a_mask_size_6 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_7 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_30 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_30 = atomics_a_mask_acc_28 | atomics_a_mask_size_7 & atomics_a_mask_eq_30;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_31 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_31 = atomics_a_mask_acc_28 | atomics_a_mask_size_7 & atomics_a_mask_eq_31;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_32 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_32 = atomics_a_mask_acc_29 | atomics_a_mask_size_7 & atomics_a_mask_eq_32;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_33 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_33 = atomics_a_mask_acc_29 | atomics_a_mask_size_7 & atomics_a_mask_eq_33;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_9 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_42 = (&s2_req_size) | atomics_a_mask_size_9 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_43 = (&s2_req_size) | atomics_a_mask_size_9 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_10 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_44 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_44 = atomics_a_mask_acc_42 | atomics_a_mask_size_10 & atomics_a_mask_eq_44;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_45 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_45 = atomics_a_mask_acc_42 | atomics_a_mask_size_10 & atomics_a_mask_eq_45;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_46 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_46 = atomics_a_mask_acc_43 | atomics_a_mask_size_10 & atomics_a_mask_eq_46;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_47 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_47 = atomics_a_mask_acc_43 | atomics_a_mask_size_10 & atomics_a_mask_eq_47;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_12 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_56 = (&s2_req_size) | atomics_a_mask_size_12 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_57 = (&s2_req_size) | atomics_a_mask_size_12 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_13 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_58 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_58 = atomics_a_mask_acc_56 | atomics_a_mask_size_13 & atomics_a_mask_eq_58;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_59 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_59 = atomics_a_mask_acc_56 | atomics_a_mask_size_13 & atomics_a_mask_eq_59;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_60 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_60 = atomics_a_mask_acc_57 | atomics_a_mask_size_13 & atomics_a_mask_eq_60;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_61 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_61 = atomics_a_mask_acc_57 | atomics_a_mask_size_13 & atomics_a_mask_eq_61;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_15 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_70 = (&s2_req_size) | atomics_a_mask_size_15 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_71 = (&s2_req_size) | atomics_a_mask_size_15 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_16 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_72 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_72 = atomics_a_mask_acc_70 | atomics_a_mask_size_16 & atomics_a_mask_eq_72;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_73 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_73 = atomics_a_mask_acc_70 | atomics_a_mask_size_16 & atomics_a_mask_eq_73;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_74 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_74 = atomics_a_mask_acc_71 | atomics_a_mask_size_16 & atomics_a_mask_eq_74;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_75 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_75 = atomics_a_mask_acc_71 | atomics_a_mask_size_16 & atomics_a_mask_eq_75;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_18 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_84 = (&s2_req_size) | atomics_a_mask_size_18 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_85 = (&s2_req_size) | atomics_a_mask_size_18 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_19 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_86 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_86 = atomics_a_mask_acc_84 | atomics_a_mask_size_19 & atomics_a_mask_eq_86;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_87 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_87 = atomics_a_mask_acc_84 | atomics_a_mask_size_19 & atomics_a_mask_eq_87;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_88 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_88 = atomics_a_mask_acc_85 | atomics_a_mask_size_19 & atomics_a_mask_eq_88;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_89 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_89 = atomics_a_mask_acc_85 | atomics_a_mask_size_19 & atomics_a_mask_eq_89;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_21 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_98 = (&s2_req_size) | atomics_a_mask_size_21 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_99 = (&s2_req_size) | atomics_a_mask_size_21 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_22 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_100 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_100 = atomics_a_mask_acc_98 | atomics_a_mask_size_22 & atomics_a_mask_eq_100;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_101 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_101 = atomics_a_mask_acc_98 | atomics_a_mask_size_22 & atomics_a_mask_eq_101;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_102 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_102 = atomics_a_mask_acc_99 | atomics_a_mask_size_22 & atomics_a_mask_eq_102;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_103 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_103 = atomics_a_mask_acc_99 | atomics_a_mask_size_22 & atomics_a_mask_eq_103;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_size_24 = s2_req_size == 2'h2;	// @[DCache.scala:316:19, Misc.scala:208:26, TLB.scala:465:40]
  wire             atomics_a_mask_acc_112 = (&s2_req_size) | atomics_a_mask_size_24 & ~(s2_req_addr[2]);	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire             atomics_a_mask_acc_113 = (&s2_req_size) | atomics_a_mask_size_24 & s2_req_addr[2];	// @[DCache.scala:316:19, Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire             atomics_a_mask_size_25 = s2_req_size == 2'h1;	// @[DCache.scala:316:19, Misc.scala:208:26, package.scala:16:47]
  wire             atomics_a_mask_eq_114 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_114 = atomics_a_mask_acc_112 | atomics_a_mask_size_25 & atomics_a_mask_eq_114;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_115 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_115 = atomics_a_mask_acc_112 | atomics_a_mask_size_25 & atomics_a_mask_eq_115;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_116 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27]
  wire             atomics_a_mask_acc_116 = atomics_a_mask_acc_113 | atomics_a_mask_size_25 & atomics_a_mask_eq_116;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire             atomics_a_mask_eq_117 = s2_req_addr[2] & s2_req_addr[1];	// @[DCache.scala:316:19, Misc.scala:209:26, :213:27]
  wire             atomics_a_mask_acc_117 = atomics_a_mask_acc_113 | atomics_a_mask_size_25 & atomics_a_mask_eq_117;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire [7:0]       atomics_mask =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? {atomics_a_mask_acc_117 | atomics_a_mask_eq_117 & s2_req_addr[0], atomics_a_mask_acc_117 | atomics_a_mask_eq_117 & ~(s2_req_addr[0]), atomics_a_mask_acc_116 | atomics_a_mask_eq_116 & s2_req_addr[0], atomics_a_mask_acc_116 | atomics_a_mask_eq_116 & ~(s2_req_addr[0]), atomics_a_mask_acc_115 | atomics_a_mask_eq_115 & s2_req_addr[0], atomics_a_mask_acc_115 | atomics_a_mask_eq_115 & ~(s2_req_addr[0]), atomics_a_mask_acc_114 | atomics_a_mask_eq_114 & s2_req_addr[0], atomics_a_mask_acc_114 | atomics_a_mask_eq_114 & ~(s2_req_addr[0])}
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? {atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & s2_req_addr[0], atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & ~(s2_req_addr[0]), atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & s2_req_addr[0], atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & ~(s2_req_addr[0]), atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & s2_req_addr[0], atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & ~(s2_req_addr[0]), atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & s2_req_addr[0], atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & ~(s2_req_addr[0])}
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? {atomics_a_mask_acc_89 | atomics_a_mask_eq_89 & s2_req_addr[0], atomics_a_mask_acc_89 | atomics_a_mask_eq_89 & ~(s2_req_addr[0]), atomics_a_mask_acc_88 | atomics_a_mask_eq_88 & s2_req_addr[0], atomics_a_mask_acc_88 | atomics_a_mask_eq_88 & ~(s2_req_addr[0]), atomics_a_mask_acc_87 | atomics_a_mask_eq_87 & s2_req_addr[0], atomics_a_mask_acc_87 | atomics_a_mask_eq_87 & ~(s2_req_addr[0]), atomics_a_mask_acc_86 | atomics_a_mask_eq_86 & s2_req_addr[0], atomics_a_mask_acc_86 | atomics_a_mask_eq_86 & ~(s2_req_addr[0])}
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? {atomics_a_mask_acc_75 | atomics_a_mask_eq_75 & s2_req_addr[0], atomics_a_mask_acc_75 | atomics_a_mask_eq_75 & ~(s2_req_addr[0]), atomics_a_mask_acc_74 | atomics_a_mask_eq_74 & s2_req_addr[0], atomics_a_mask_acc_74 | atomics_a_mask_eq_74 & ~(s2_req_addr[0]), atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & s2_req_addr[0], atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & ~(s2_req_addr[0]), atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & s2_req_addr[0], atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & ~(s2_req_addr[0])}
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? {atomics_a_mask_acc_61 | atomics_a_mask_eq_61 & s2_req_addr[0], atomics_a_mask_acc_61 | atomics_a_mask_eq_61 & ~(s2_req_addr[0]), atomics_a_mask_acc_60 | atomics_a_mask_eq_60 & s2_req_addr[0], atomics_a_mask_acc_60 | atomics_a_mask_eq_60 & ~(s2_req_addr[0]), atomics_a_mask_acc_59 | atomics_a_mask_eq_59 & s2_req_addr[0], atomics_a_mask_acc_59 | atomics_a_mask_eq_59 & ~(s2_req_addr[0]), atomics_a_mask_acc_58 | atomics_a_mask_eq_58 & s2_req_addr[0], atomics_a_mask_acc_58 | atomics_a_mask_eq_58 & ~(s2_req_addr[0])}
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? {atomics_a_mask_acc_47 | atomics_a_mask_eq_47 & s2_req_addr[0], atomics_a_mask_acc_47 | atomics_a_mask_eq_47 & ~(s2_req_addr[0]), atomics_a_mask_acc_46 | atomics_a_mask_eq_46 & s2_req_addr[0], atomics_a_mask_acc_46 | atomics_a_mask_eq_46 & ~(s2_req_addr[0]), atomics_a_mask_acc_45 | atomics_a_mask_eq_45 & s2_req_addr[0], atomics_a_mask_acc_45 | atomics_a_mask_eq_45 & ~(s2_req_addr[0]), atomics_a_mask_acc_44 | atomics_a_mask_eq_44 & s2_req_addr[0], atomics_a_mask_acc_44 | atomics_a_mask_eq_44 & ~(s2_req_addr[0])}
                          : _metaArb_io_in_3_bits_data_c_cat_T_30 ? {atomics_a_mask_acc_33 | atomics_a_mask_eq_33 & s2_req_addr[0], atomics_a_mask_acc_33 | atomics_a_mask_eq_33 & ~(s2_req_addr[0]), atomics_a_mask_acc_32 | atomics_a_mask_eq_32 & s2_req_addr[0], atomics_a_mask_acc_32 | atomics_a_mask_eq_32 & ~(s2_req_addr[0]), atomics_a_mask_acc_31 | atomics_a_mask_eq_31 & s2_req_addr[0], atomics_a_mask_acc_31 | atomics_a_mask_eq_31 & ~(s2_req_addr[0]), atomics_a_mask_acc_30 | atomics_a_mask_eq_30 & s2_req_addr[0], atomics_a_mask_acc_30 | atomics_a_mask_eq_30 & ~(s2_req_addr[0])} : _metaArb_io_in_3_bits_data_c_cat_T_29 ? {atomics_a_mask_acc_19 | atomics_a_mask_eq_19 & s2_req_addr[0], atomics_a_mask_acc_19 | atomics_a_mask_eq_19 & ~(s2_req_addr[0]), atomics_a_mask_acc_18 | atomics_a_mask_eq_18 & s2_req_addr[0], atomics_a_mask_acc_18 | atomics_a_mask_eq_18 & ~(s2_req_addr[0]), atomics_a_mask_acc_17 | atomics_a_mask_eq_17 & s2_req_addr[0], atomics_a_mask_acc_17 | atomics_a_mask_eq_17 & ~(s2_req_addr[0]), atomics_a_mask_acc_16 | atomics_a_mask_eq_16 & s2_req_addr[0], atomics_a_mask_acc_16 | atomics_a_mask_eq_16 & ~(s2_req_addr[0])} : _metaArb_io_in_3_bits_data_c_cat_T_28 ? {atomics_a_mask_acc_5 | atomics_a_mask_eq_5 & s2_req_addr[0], atomics_a_mask_acc_5 | atomics_a_mask_eq_5 & ~(s2_req_addr[0]), atomics_a_mask_acc_4 | atomics_a_mask_eq_4 & s2_req_addr[0], atomics_a_mask_acc_4 | atomics_a_mask_eq_4 & ~(s2_req_addr[0]), atomics_a_mask_acc_3 | atomics_a_mask_eq_3 & s2_req_addr[0], atomics_a_mask_acc_3 | atomics_a_mask_eq_3 & ~(s2_req_addr[0]), atomics_a_mask_acc_2 | atomics_a_mask_eq_2 & s2_req_addr[0], atomics_a_mask_acc_2 | atomics_a_mask_eq_2 & ~(s2_req_addr[0])} : 8'h0;	// @[Cat.scala:33:92, DCache.scala:316:19, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:81:58, package.scala:16:47]
  wire             x1_a_deq_valid = s2_valid_uncached_pending | s2_valid_cached_miss & ~s2_victim_dirty;	// @[DCache.scala:402:60, :407:64, :581:32, :583:127, :584:91, Misc.scala:37:9]
  wire             _GEN_3 = ~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28;	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:586:8, :588:8, package.scala:16:47]
  wire             _io_errors_bus_valid_T = ~_T_291 & auto_out_d_valid;	// @[DCache.scala:648:18, :699:51, :701:20, :729:{31,68}, :730:22, Decoupled.scala:51:35]
  wire [26:0]      _beats1_decode_T_1 = 27'hFFF << auto_out_d_bits_size;	// @[package.scala:235:71]
  reg  [8:0]       counter;	// @[Edges.scala:229:27]
  wire             d_last = counter == 9'h1 | (auto_out_d_bits_opcode[0] ? ~(_beats1_decode_T_1[11:3]) : 9'h0) == 9'h0;	// @[DCache.scala:267:18, Edges.scala:106:36, :221:14, :229:27, :232:{25,33,43}, package.scala:235:{46,71,76}]
  wire [1:0]       _T_262 = {auto_out_d_bits_opcode[0], ~(auto_out_d_bits_opcode[1])};	// @[Cat.scala:33:92, DCache.scala:633:26, pla.scala:78:21, :90:45]
  wire             _GEN_4 = _io_errors_bus_valid_T & (&_T_262);	// @[Cat.scala:33:92, DCache.scala:300:32, :651:26, :652:26, Decoupled.scala:51:35, pla.scala:98:74]
  reg              blockUncachedGrant;	// @[DCache.scala:727:33]
  assign _T_291 = (&_T_262) & (blockUncachedGrant | s1_valid);	// @[Cat.scala:33:92, DCache.scala:159:25, :727:33, :729:{31,54}, pla.scala:98:74]
  wire             _io_cpu_req_ready_output = _T_291 ? ~(auto_out_d_valid | _GEN_1) & _io_cpu_req_ready_T_4 : ~_GEN_1 & _io_cpu_req_ready_T_4;	// @[DCache.scala:210:{20,73}, :235:{45,64}, :244:{34,53}, :252:{79,98}, :729:{31,68}, :732:29, :733:26]
  assign _GEN = _T_291 & auto_out_d_valid;	// @[DCache.scala:698:26, :729:{31,68}, :732:29, :734:32]
  reg              io_cpu_s2_xcpt_REG;	// @[DCache.scala:909:32]
  assign _io_cpu_s2_xcpt_pf_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_pf_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_st;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_gf_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_gf_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_gf_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_gf_st;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ae_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ae_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_st;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ma_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_ld;	// @[DCache.scala:319:24, :909:{24,32}]
  assign _io_cpu_s2_xcpt_ma_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_st;	// @[DCache.scala:319:24, :909:{24,32}]
  reg              doUncachedResp;	// @[DCache.scala:924:31]
  wire             _io_cpu_replay_next_output = _io_errors_bus_valid_T & (&_T_262);	// @[Cat.scala:33:92, DCache.scala:926:41, Decoupled.scala:51:35, pla.scala:98:74]
  wire [31:0]      io_cpu_resp_bits_data_shifted = s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// @[AMOALU.scala:40:{24,37,55}, DCache.scala:316:19, Misc.scala:209:26, Reg.scala:19:16]
  wire             _io_cpu_resp_bits_data_word_bypass_T_1 = s2_req_size == 2'h2;	// @[AMOALU.scala:43:26, DCache.scala:316:19, TLB.scala:465:40]
  wire [15:0]      io_cpu_resp_bits_data_shifted_1 = s2_req_addr[1] ? io_cpu_resp_bits_data_shifted[31:16] : io_cpu_resp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,37,55}, DCache.scala:316:19, Misc.scala:209:26]
  wire [7:0]       io_cpu_resp_bits_data_shifted_2 = s2_req_addr[0] ? io_cpu_resp_bits_data_shifted_1[15:8] : io_cpu_resp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,37,55}, DCache.scala:316:19, Misc.scala:209:26]
  wire [31:0]      io_cpu_resp_bits_data_word_bypass_shifted = s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// @[AMOALU.scala:40:{24,37,55}, DCache.scala:316:19, Misc.scala:209:26, Reg.scala:19:16]
  wire [63:0]      pstore1_storegen_data_mask = {{8{pstore1_mask[7]}}, {8{pstore1_mask[6]}}, {8{pstore1_mask[5]}}, {8{pstore1_mask[4]}}, {8{pstore1_mask[3]}}, {8{pstore1_mask[2]}}, {8{pstore1_mask[1]}}, {8{pstore1_mask[0]}}};	// @[Bitwise.scala:28:17, :77:12, Cat.scala:33:92, Reg.scala:19:16]
  wire [63:0]      pstore1_storegen_data = _amoalus_0_io_out_unmasked & pstore1_storegen_data_mask | s2_data & ~pstore1_storegen_data_mask;	// @[Cat.scala:33:92, DCache.scala:958:26, :967:{45,52,77,79}, Reg.scala:19:16]
  wire [33:0]      s0_tlb_req_vaddr = {metaArb_io_in_1_valid ? {io_cpu_req_bits_addr[33:13], s2_req_addr[12:6]} : metaArb_io_in_2_valid ? {io_cpu_req_bits_addr[33:13], s2_req_addr[12:6]} : io_cpu_req_bits_addr[33:6], io_cpu_req_bits_addr[5:0]};	// @[Arbiter.scala:138:26, :140:19, Cat.scala:33:92, DCache.scala:170:84, :222:89, :316:19, :423:62, :427:43, :430:76]
  wire [4:0]       _GEN_5 = s1_tlb_req_vaddr[31:27] ^ 5'hE;	// @[Parameters.scala:137:31, Reg.scala:19:16, package.scala:16:47]
  wire [4:0]       _GEN_6 = s1_tlb_req_vaddr[31:27] ^ 5'h10;	// @[Parameters.scala:137:31, Reg.scala:19:16, package.scala:16:47]
  wire             tlb_legal_address = s1_tlb_req_vaddr[33:12] == 22'h3 | s1_tlb_req_vaddr[33:12] == 22'h4 | s1_tlb_req_vaddr[33:12] == 22'h64000 | s1_tlb_req_vaddr[33:12] == 22'h64001 | s1_tlb_req_vaddr[33:12] == 22'h64003 | s1_tlb_req_vaddr[33:12] == 22'h10040 | s1_tlb_req_vaddr[33:25] == 9'h10 | s1_tlb_req_vaddr[33:12] == 22'h64002 | s1_tlb_req_vaddr[33:12] == 22'h70000 | s1_tlb_req_vaddr[33:26] == 8'h3 | s1_tlb_req_vaddr[33:16] == 18'h200 | s1_tlb_req_vaddr[33:13] == 21'h40000 | s1_tlb_req_vaddr[33:12] == 22'h0 | s1_tlb_req_vaddr[33:16] == 18'h1 | s1_tlb_req_vaddr[33:12] == 22'h100 | s1_tlb_req_vaddr[33:12] == 22'h110 | s1_tlb_req_vaddr[33:28] == 6'h9;	// @[Parameters.scala:137:{31,65}, Reg.scala:19:16, TLB.scala:410:67]
  wire             tlb_deny_access_to_debug = ~io_ptw_status_debug & s1_tlb_req_vaddr[33:12] == 22'h0;	// @[Parameters.scala:137:65, Reg.scala:19:16, TLB.scala:418:{39,50}]
  wire [6:0]       _GEN_7 = {s1_tlb_req_vaddr[31:27], s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16]};	// @[Parameters.scala:137:45, Reg.scala:19:16]
  wire [6:0]       _GEN_8 = {s1_tlb_req_vaddr[31:27], ~(s1_tlb_req_vaddr[20]), s1_tlb_req_vaddr[13]};	// @[Parameters.scala:137:{31,45}, Reg.scala:19:16]
  wire [7:0]       _GEN_9 = {s1_tlb_req_vaddr[31:27] ^ 5'h2, s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16], s1_tlb_req_vaddr[13]};	// @[Parameters.scala:137:{31,45}, Reg.scala:19:16]
  wire [4:0]       _GEN_10 = s1_tlb_req_vaddr[31:27] ^ 5'hC;	// @[Parameters.scala:137:31, Reg.scala:19:16, package.scala:16:47]
  wire [6:0]       _GEN_11 = {_GEN_10, s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16]};	// @[Parameters.scala:137:{31,45}, Reg.scala:19:16]
  wire [7:0]       _GEN_12 = {_GEN_5, s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16], s1_tlb_req_vaddr[13]};	// @[Parameters.scala:137:{31,45}, Reg.scala:19:16]
  wire [7:0]       _GEN_13 = {_GEN_6, s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16], s1_tlb_req_vaddr[13]};	// @[Parameters.scala:137:{31,45}, Reg.scala:19:16]
  wire [4:0]       _GEN_14 = {s1_tlb_req_vaddr[31], s1_tlb_req_vaddr[29], s1_tlb_req_vaddr[26], s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16]};	// @[Parameters.scala:137:45, Reg.scala:19:16]
  wire [4:0]       _GEN_15 = {s1_tlb_req_vaddr[31], s1_tlb_req_vaddr[29:28], s1_tlb_req_vaddr[26], ~(s1_tlb_req_vaddr[20])};	// @[Parameters.scala:137:{31,45}, Reg.scala:19:16]
  wire [3:0]       _GEN_16 = {s1_tlb_req_vaddr[31], s1_tlb_req_vaddr[29:28], ~(s1_tlb_req_vaddr[26])};	// @[Parameters.scala:137:{31,45}, Reg.scala:19:16]
  wire [3:0]       _GEN_17 = s1_tlb_req_vaddr[29:26] ^ 4'h9;	// @[Parameters.scala:137:31, Reg.scala:19:16]
  wire [5:0]       _GEN_18 = {s1_tlb_req_vaddr[31], _GEN_17[3:2], _GEN_17[0], s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16]};	// @[Parameters.scala:137:{31,45}, Reg.scala:19:16]
  wire [5:0]       _GEN_19 = {s1_tlb_req_vaddr[31], ~(s1_tlb_req_vaddr[29:28]), s1_tlb_req_vaddr[26], s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16]};	// @[Parameters.scala:137:{31,45}, Reg.scala:19:16]
  wire [5:0]       _GEN_20 = {_GEN_6[4], s1_tlb_req_vaddr[29:28], s1_tlb_req_vaddr[26], s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16]};	// @[Parameters.scala:137:{31,45}, Reg.scala:19:16]
  wire             tlb_prot_al = tlb_legal_address & (_GEN_14 == 5'h0 | _GEN_15 == 5'h0 | _GEN_16 == 4'h0 | _GEN_18 == 6'h0 | _GEN_19 == 6'h0 | _GEN_20 == 6'h0);	// @[Bundles.scala:260:74, Parameters.scala:137:{45,65}, :616:89, TLB.scala:410:67, :413:19]
  wire             tlb_prot_aa = tlb_legal_address & (_GEN_14 == 5'h0 | _GEN_15 == 5'h0 | _GEN_16 == 4'h0 | _GEN_18 == 6'h0 | _GEN_19 == 6'h0 | _GEN_20 == 6'h0);	// @[Bundles.scala:260:74, Parameters.scala:137:{45,65}, :616:89, TLB.scala:410:67, :413:19]
  wire [3:0]       _GEN_21 = s1_tlb_req_vaddr[3:0] & (4'h1 << s1_tlb_req_size) - 4'h1;	// @[OneHot.scala:57:35, Reg.scala:19:16, TLB.scala:539:{39,69}, package.scala:16:47]
  wire             tlb__cmd_lrsc_T = s1_tlb_req_cmd == 5'h6;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_lrsc_T_1 = s1_tlb_req_cmd == 5'h7;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_lrsc_T_2 = tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1;	// @[package.scala:16:47, :73:59]
  wire             tlb__cmd_amo_logical_T = s1_tlb_req_cmd == 5'h4;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_1 = s1_tlb_req_cmd == 5'h9;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_2 = s1_tlb_req_cmd == 5'hA;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_3 = s1_tlb_req_cmd == 5'hB;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_logical_T_6 = tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2 | tlb__cmd_amo_logical_T_3;	// @[package.scala:16:47, :73:59]
  wire             tlb__cmd_amo_arithmetic_T = s1_tlb_req_cmd == 5'h8;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_1 = s1_tlb_req_cmd == 5'hC;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_2 = s1_tlb_req_cmd == 5'hD;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_3 = s1_tlb_req_cmd == 5'hE;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_4 = s1_tlb_req_cmd == 5'hF;	// @[Reg.scala:19:16, package.scala:16:47]
  wire             tlb__cmd_amo_arithmetic_T_8 = tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1 | tlb__cmd_amo_arithmetic_T_2 | tlb__cmd_amo_arithmetic_T_3 | tlb__cmd_amo_arithmetic_T_4;	// @[package.scala:16:47, :73:59]
  wire             tlb_cmd_put_partial = s1_tlb_req_cmd == 5'h11;	// @[Reg.scala:19:16, TLB.scala:562:41]
  wire             tlb_cmd_read = s1_tlb_req_cmd == 5'h0 | s1_tlb_req_cmd == 5'h10 | tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1 | tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2 | tlb__cmd_amo_logical_T_3 | tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1 | tlb__cmd_amo_arithmetic_T_2 | tlb__cmd_amo_arithmetic_T_3 | tlb__cmd_amo_arithmetic_T_4;	// @[Consts.scala:85:68, Reg.scala:19:16, package.scala:16:47]
  wire             tlb_cmd_write = s1_tlb_req_cmd == 5'h1 | tlb_cmd_put_partial | tlb__cmd_lrsc_T_1 | tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2 | tlb__cmd_amo_logical_T_3 | tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1 | tlb__cmd_amo_arithmetic_T_2 | tlb__cmd_amo_arithmetic_T_3 | tlb__cmd_amo_arithmetic_T_4;	// @[Consts.scala:86:{32,76}, Reg.scala:19:16, TLB.scala:539:69, :562:41, package.scala:16:47]
  wire             _GEN_22 = (|_GEN_21) & tlb_legal_address & ({s1_tlb_req_vaddr[31:29], s1_tlb_req_vaddr[27], s1_tlb_req_vaddr[25], s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16], s1_tlb_req_vaddr[13]} == 8'h0 | {s1_tlb_req_vaddr[31:27], s1_tlb_req_vaddr[25], ~(s1_tlb_req_vaddr[20]), s1_tlb_req_vaddr[13]} == 8'h0 | {s1_tlb_req_vaddr[31:27], ~(s1_tlb_req_vaddr[25]), s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16]} == 8'h0 | s1_tlb_req_vaddr[31:27] == 5'h1 | {_GEN_10, s1_tlb_req_vaddr[25], s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16]} == 8'h0 | {_GEN_5, s1_tlb_req_vaddr[25], s1_tlb_req_vaddr[20], s1_tlb_req_vaddr[16], s1_tlb_req_vaddr[13]} == 9'h0) | tlb__cmd_lrsc_T_2;	// @[DCache.scala:267:18, Parameters.scala:137:{31,45,65}, :616:89, Reg.scala:19:16, TLB.scala:410:67, :539:{39,69,77}, :571:{8,37}, package.scala:73:59]
  wire             _GEN_23 = tlb_cmd_put_partial & ~(tlb_legal_address & (_GEN_7 == 7'h0 | _GEN_8 == 7'h0 | s1_tlb_req_vaddr[31:27] == 5'h1 | _GEN_9 == 8'h0 | _GEN_11 == 7'h0 | _GEN_12 == 8'h0 | _GEN_13 == 8'h0 | s1_tlb_req_vaddr[31:28] == 4'h9));	// @[Parameters.scala:137:{31,45,65}, :616:89, Reg.scala:19:16, TLB.scala:410:67, :413:19, :539:69, :562:41, :578:{8,26}]
  wire [1:0]       _s2_data_T_1 = _io_cpu_replay_next_output | s1_did_read & s1_read_mask ? (_GEN_4 ? 2'h2 : 2'h1) : 2'h0;	// @[DCache.scala:300:32, :344:63, :354:27, :356:28, :651:26, :652:26, :926:41, Reg.scala:19:16, TLB.scala:465:40, package.scala:16:47]
  wire             s1_valid_not_nacked = s1_valid & ~s1_nack;	// @[DCache.scala:159:25, :164:{38,41}, :265:75, :423:{82,92}, :548:{36,46}]
  wire             s0_clk_en = (metaArb__grant_T_2 | io_cpu_req_valid) & ~(metaArb_io_in_1_valid | metaArb_io_in_2_valid);	// @[Arbiter.scala:45:68, :138:26, :140:19, :147:31, DCache.scala:167:{40,43}, :423:62, :427:43]
  wire             advance_pstore1 = pstore1_valid & pstore2_valid == dataArb_io_in_0_bits_write;	// @[DCache.scala:478:30, :484:38, :494:44, :499:{61,79}]
  wire             _io_cpu_perf_acquire_T = auto_out_a_ready & x1_a_deq_valid;	// @[DCache.scala:581:32, Decoupled.scala:51:35]
  wire             _GEN_24 = _io_cpu_perf_acquire_T & s2_uncached;	// @[DCache.scala:213:33, :401:39, :608:26, :609:24, :611:18, Decoupled.scala:51:35]
  always @(posedge clock) begin
    if (reset) begin
      s1_valid <= 1'h0;	// @[DCache.scala:159:25]
      cached_grant_wait <= 1'h0;	// @[DCache.scala:200:34]
      uncachedInFlight_0 <= 1'h0;	// @[DCache.scala:213:33]
      s2_valid <= 1'h0;	// @[DCache.scala:308:25]
      pstore2_valid <= 1'h0;	// @[DCache.scala:478:30]
      pstore1_held <= 1'h0;	// @[DCache.scala:481:29]
      counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
    end
    else begin
      s1_valid <= _io_cpu_req_ready_output & io_cpu_req_valid;	// @[DCache.scala:159:25, :252:79, :729:68, :732:29, Decoupled.scala:51:35]
      cached_grant_wait <= _io_cpu_perf_acquire_T & ~s2_uncached | cached_grant_wait;	// @[DCache.scala:200:34, :401:39, :608:26, :609:24, :618:25, Decoupled.scala:51:35]
      uncachedInFlight_0 <= (~_io_errors_bus_valid_T | ~d_last) & (_GEN_24 | uncachedInFlight_0);	// @[DCache.scala:213:33, :608:26, :609:24, :611:18, :651:26, :652:26, :663:28, :665:13, Decoupled.scala:51:35, Edges.scala:232:33]
      s2_valid <= s1_valid_masked & ~(s1_req_cmd == 5'h14 | s1_req_cmd == 5'h15 | s1_req_cmd == 5'h16);	// @[DCache.scala:163:34, :190:{30,57,71,85}, :308:{25,42,45}, Reg.scala:19:16]
      pstore2_valid <= pstore2_valid & ~dataArb_io_in_0_bits_write | advance_pstore1;	// @[DCache.scala:478:30, :494:44, :498:91, :499:61, :500:{34,51}]
      pstore1_held <= (_pstore1_held_T_2 | pstore1_held) & pstore2_valid & ~dataArb_io_in_0_bits_write;	// @[DCache.scala:467:46, :478:30, :481:29, :494:44, :498:{54,88,91}]
      if (_io_errors_bus_valid_T) begin	// @[Decoupled.scala:51:35]
        if (|counter)	// @[Edges.scala:229:27, :231:25]
          counter <= counter - 9'h1;	// @[Edges.scala:229:27, :230:28]
        else if (auto_out_d_bits_opcode[0])	// @[Edges.scala:106:36]
          counter <= ~(_beats1_decode_T_1[11:3]);	// @[Edges.scala:229:27, package.scala:235:{46,71,76}]
        else	// @[Edges.scala:106:36]
          counter <= 9'h0;	// @[DCache.scala:267:18, Edges.scala:229:27]
      end
    end
    if (s0_clk_en) begin	// @[DCache.scala:167:40]
      s1_req_addr <= s0_tlb_req_vaddr;	// @[Cat.scala:33:92, Reg.scala:19:16]
      s1_req_tag <= io_cpu_req_bits_tag;	// @[Reg.scala:19:16]
      s1_req_cmd <= io_cpu_req_bits_cmd;	// @[Reg.scala:19:16]
      s1_req_size <= io_cpu_req_bits_size;	// @[Reg.scala:19:16]
      s1_req_signed <= io_cpu_req_bits_signed;	// @[Reg.scala:19:16]
      s1_req_dprv <= io_cpu_req_bits_dprv;	// @[Reg.scala:19:16]
      s1_req_dv <= io_cpu_req_bits_dv;	// @[Reg.scala:19:16]
      s1_req_no_xcpt <= io_cpu_req_bits_no_xcpt;	// @[Reg.scala:19:16]
      s1_req_mask <= 8'h0;	// @[Reg.scala:19:16]
      s1_tlb_req_vaddr <= s0_tlb_req_vaddr;	// @[Cat.scala:33:92, Reg.scala:19:16]
      s1_tlb_req_size <= io_cpu_req_bits_size;	// @[Reg.scala:19:16]
      s1_tlb_req_cmd <= io_cpu_req_bits_cmd;	// @[Reg.scala:19:16]
      s1_tlb_req_prv <= io_cpu_req_bits_dprv;	// @[Reg.scala:19:16]
      s1_did_read <= ~dataArb__grant_T & io_cpu_req_valid & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50);	// @[Arbiter.scala:45:{68,78}, Consts.scala:86:{49,76}, DCache.scala:236:54, :1166:21, :1167:23, Reg.scala:19:16, package.scala:16:47]
    end
    s1_req_no_alloc <= ~s0_clk_en & s1_req_no_alloc;	// @[DCache.scala:167:40, Reg.scala:19:16, :20:{18,22}]
    if (_GEN_24) begin	// @[DCache.scala:213:33, :608:26, :609:24, :611:18]
      uncachedReqs_0_addr <= s2_req_addr;	// @[DCache.scala:214:25, :316:19]
      uncachedReqs_0_tag <= s2_req_tag;	// @[DCache.scala:214:25, :316:19]
      uncachedReqs_0_size <= s2_req_size;	// @[DCache.scala:214:25, :316:19]
      uncachedReqs_0_signed <= s2_req_signed;	// @[DCache.scala:214:25, :316:19]
    end
    s1_read_mask <= s0_clk_en | s1_read_mask;	// @[DCache.scala:167:40, Reg.scala:19:16, :20:{18,22}]
    s2_not_nacked_in_s1 <= ~s1_nack;	// @[DCache.scala:164:41, :265:75, :312:36, :423:{82,92}, :548:{36,46}]
    if (_GEN_4) begin	// @[DCache.scala:300:32, :651:26, :652:26]
      s2_req_addr <= {2'h0, s1_tlb_req_vaddr[31:12], s1_req_addr[11:3], uncachedReqs_0_addr[2:0]};	// @[DCache.scala:214:25, :275:99, :316:19, :676:23, :678:41, :679:45, Reg.scala:19:16]
      s2_req_tag <= uncachedReqs_0_tag;	// @[DCache.scala:214:25, :316:19]
      s2_req_cmd <= 5'h0;	// @[DCache.scala:316:19]
      s2_req_size <= uncachedReqs_0_size;	// @[DCache.scala:214:25, :316:19]
      s2_req_signed <= uncachedReqs_0_signed;	// @[DCache.scala:214:25, :316:19]
      s2_uncached_resp_addr <= uncachedReqs_0_addr;	// @[DCache.scala:214:25, :321:34]
    end
    else if (s1_valid_not_nacked) begin	// @[DCache.scala:164:38]
      s2_req_addr <= {2'h0, s1_tlb_req_vaddr[31:12], s1_req_addr[11:0]};	// @[DCache.scala:275:{99,125}, :316:19, :324:17, Reg.scala:19:16]
      s2_req_tag <= s1_req_tag;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_cmd <= s1_req_cmd;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_size <= s1_req_size;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_signed <= s1_req_signed;	// @[DCache.scala:316:19, Reg.scala:19:16]
    end
    if (s1_valid_not_nacked) begin	// @[DCache.scala:164:38]
      s2_req_dprv <= s1_req_dprv;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_dv <= s1_req_dv;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_no_alloc <= s1_req_no_alloc;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_no_xcpt <= s1_req_no_xcpt;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_req_mask <= s1_req_mask;	// @[DCache.scala:316:19, Reg.scala:19:16]
      s2_tlb_xcpt_ae_ld <= tlb_cmd_read & (_GEN_22 | ~(tlb_legal_address & ~tlb_deny_access_to_debug & _tlb_pmp_io_r));	// @[Consts.scala:85:68, DCache.scala:319:24, TLB.scala:403:19, :410:67, :418:50, :419:{44,66}, :571:37, :575:{24,44,46}]
      s2_tlb_xcpt_ae_st <= (tlb_cmd_write | s1_tlb_req_cmd == 5'h5 | s1_tlb_req_cmd == 5'h17) & (_GEN_22 | ~(tlb_legal_address & (_GEN_7 == 7'h0 | _GEN_8 == 7'h0 | s1_tlb_req_vaddr[31:27] == 5'h1 | _GEN_9 == 8'h0 | _GEN_11 == 7'h0 | _GEN_12 == 8'h0 | _GEN_13 == 8'h0 | s1_tlb_req_vaddr[31:28] == 4'h9) & ~tlb_deny_access_to_debug & _tlb_pmp_io_w)) | _GEN_23 | tlb__cmd_amo_logical_T_6 & ~tlb_prot_al | tlb__cmd_amo_arithmetic_T_8 & ~tlb_prot_aa;	// @[Consts.scala:86:76, DCache.scala:319:24, Parameters.scala:137:{31,45,65}, :616:89, Reg.scala:19:16, TLB.scala:403:19, :410:67, :413:19, :418:50, :419:44, :420:70, :539:69, :566:35, :571:37, :577:{8,35,37}, :578:8, :579:{8,26,53}, :580:{8,29}, package.scala:16:47, :73:59]
      s2_tlb_xcpt_ma_ld <= (|_GEN_21) & tlb_cmd_read;	// @[Consts.scala:85:68, DCache.scala:319:24, TLB.scala:539:{39,77}, :634:31]
      s2_tlb_xcpt_ma_st <= (|_GEN_21) & tlb_cmd_write;	// @[Consts.scala:86:76, DCache.scala:319:24, TLB.scala:539:{39,77}, :635:31]
      s2_pma_must_alloc <= _GEN_23 | tlb__cmd_amo_logical_T_6 & ~tlb_prot_aa | tlb__cmd_amo_arithmetic_T_8 & ~tlb_prot_al | tlb__cmd_lrsc_T_2;	// @[DCache.scala:320:19, TLB.scala:413:19, :578:8, :579:26, :580:29, :583:8, :584:{8,46}, package.scala:73:59]
      s2_vaddr_r <= s1_req_addr;	// @[Reg.scala:19:16]
      s2_meta_corrected_r <= 21'h0;	// @[DCache.scala:283:58, Reg.scala:19:16]
      s2_hit_state_state <= {2{s1_tlb_req_vaddr[31] & {s1_tlb_req_vaddr[31:12], s1_req_addr[11:0]} < 32'h80002000}};	// @[Cat.scala:33:92, DCache.scala:275:{99,125}, :280:{35,47,59,70}, :281:25, Reg.scala:19:16]
    end
    s2_tlb_xcpt_pf_ld <= ~s1_valid_not_nacked & s2_tlb_xcpt_pf_ld;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17]
    s2_tlb_xcpt_pf_st <= ~s1_valid_not_nacked & s2_tlb_xcpt_pf_st;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17]
    s2_tlb_xcpt_gf_ld <= ~s1_valid_not_nacked & s2_tlb_xcpt_gf_ld;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17]
    s2_tlb_xcpt_gf_st <= ~s1_valid_not_nacked & s2_tlb_xcpt_gf_st;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17]
    s2_pma_cacheable <= ~s1_valid_not_nacked & s2_pma_cacheable;	// @[DCache.scala:164:38, :319:24, :320:19, :322:48, :325:17, :326:12]
    s2_meta_correctable_errors <= ~s1_valid_not_nacked & s2_meta_correctable_errors;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17, Reg.scala:19:16, :20:{18,22}]
    s2_meta_uncorrectable_errors <= ~s1_valid_not_nacked & s2_meta_uncorrectable_errors;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17, Reg.scala:19:16, :20:{18,22}]
    if (s1_valid | _io_cpu_replay_next_output)	// @[DCache.scala:159:25, :343:38, :926:41]
      s2_data <= (_s2_data_T_1[0] ? _data_io_resp_0 : 64'h0) | (_s2_data_T_1[1] ? auto_out_d_bits_data : 64'h0);	// @[DCache.scala:128:20, :356:28, Mux.scala:27:73, :29:36, Reg.scala:19:16]
    s2_waw_hazard <= ~s1_valid_not_nacked & s2_waw_hazard;	// @[DCache.scala:164:38, :319:24, :322:48, :325:17, Reg.scala:19:16, :20:{18,22}]
    if (s1_valid_not_nacked & s1_write) begin	// @[Consts.scala:86:76, DCache.scala:164:38, :469:63]
      pstore1_cmd <= s1_req_cmd;	// @[Reg.scala:19:16]
      pstore1_addr <= s1_req_addr;	// @[Reg.scala:19:16]
      pstore1_data <= io_cpu_s1_data_data;	// @[Reg.scala:19:16]
      if (_io_cpu_perf_canAcceptLoadThenLoad_T_51)	// @[Consts.scala:86:49]
        pstore1_mask <= io_cpu_s1_data_mask;	// @[Reg.scala:19:16]
      else	// @[Consts.scala:86:49]
        pstore1_mask <= s1_mask_xwr;	// @[Cat.scala:33:92, Reg.scala:19:16]
      pstore1_rmw_r <= _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2 | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42 | (_io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42) & _io_cpu_perf_canAcceptLoadThenLoad_T_51;	// @[Consts.scala:86:{32,49,76}, DCache.scala:1166:21, :1167:23, Reg.scala:19:16, package.scala:16:47]
    end
    pstore_drain_on_miss_REG <= _io_cpu_s2_nack_output;	// @[DCache.scala:422:86, :480:56]
    if (advance_pstore1) begin	// @[DCache.scala:499:61]
      pstore2_addr <= pstore1_addr;	// @[Reg.scala:19:16]
      pstore2_storegen_data_r <= pstore1_storegen_data[7:0];	// @[DCache.scala:505:44, :967:52, Reg.scala:19:16]
      pstore2_storegen_data_r_1 <= pstore1_storegen_data[15:8];	// @[DCache.scala:505:44, :967:52, Reg.scala:19:16]
      pstore2_storegen_data_r_2 <= pstore1_storegen_data[23:16];	// @[DCache.scala:505:44, :967:52, Reg.scala:19:16]
      pstore2_storegen_data_r_3 <= pstore1_storegen_data[31:24];	// @[DCache.scala:505:44, :967:52, Reg.scala:19:16]
      pstore2_storegen_data_r_4 <= pstore1_storegen_data[39:32];	// @[DCache.scala:505:44, :967:52, Reg.scala:19:16]
      pstore2_storegen_data_r_5 <= pstore1_storegen_data[47:40];	// @[DCache.scala:505:44, :967:52, Reg.scala:19:16]
      pstore2_storegen_data_r_6 <= pstore1_storegen_data[55:48];	// @[DCache.scala:505:44, :967:52, Reg.scala:19:16]
      pstore2_storegen_data_r_7 <= pstore1_storegen_data[63:56];	// @[DCache.scala:505:44, :967:52, Reg.scala:19:16]
      pstore2_storegen_mask <= pstore1_mask;	// @[DCache.scala:508:19, Reg.scala:19:16]
    end
    if (_GEN)	// @[DCache.scala:698:26, :729:68, :732:29, :734:32]
      blockUncachedGrant <= dataArb_io_in_0_valid;	// @[DCache.scala:494:44, :727:33]
    else	// @[DCache.scala:698:26, :729:68, :732:29, :734:32]
      blockUncachedGrant <= dataArb_io_out_valid;	// @[Arbiter.scala:147:31, DCache.scala:727:33]
    io_cpu_s2_xcpt_REG <= s1_valid & ~io_cpu_s1_kill & (s1_read | s1_write | s1_req_cmd == 5'h5 & s1_req_size[0] | s1_req_cmd == 5'h17) & ~s1_req_no_xcpt & ~s1_nack;	// @[Consts.scala:85:68, :86:76, DCache.scala:159:25, :163:37, :164:41, :191:{34,50,64}, :247:{55,69}, :265:75, :423:{82,92}, :548:{36,46}, :906:35, :908:65, :909:32, Reg.scala:19:16, package.scala:16:47]
    doUncachedResp <= _io_cpu_replay_next_output;	// @[DCache.scala:924:31, :926:41]
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[DCache.scala:1162:11]
      if (~reset & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50) | ~_dataArb_io_in_3_valid_res_T_2)) begin	// @[Consts.scala:86:{49,76}, DCache.scala:1161:15, :1162:{11,12,28}, :1166:21, :1167:23, package.scala:16:47, :73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:1162:11]
          $error("Assertion failed\n    at DCache.scala:1162 assert(!needsRead(req) || res)\n");	// @[DCache.scala:1162:11]
        if (`STOP_COND_)	// @[DCache.scala:1162:11]
          $fatal;	// @[DCache.scala:1162:11]
      end
      if (~reset & ~(~(s1_valid_masked & _io_cpu_perf_canAcceptLoadThenLoad_T_51) | (&(s1_mask_xwr | ~io_cpu_s1_data_mask)))) begin	// @[Cat.scala:33:92, Consts.scala:86:49, DCache.scala:163:34, :306:{9,10,28,53,69,71,93}]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:306:9]
          $error("Assertion failed\n    at DCache.scala:306 assert(!(s1_valid_masked && s1_req.cmd === M_PWR) || (s1_mask_xwr | ~io.cpu.s1_data.mask).andR)\n");	// @[DCache.scala:306:9]
        if (`STOP_COND_)	// @[DCache.scala:306:9]
          $fatal;	// @[DCache.scala:306:9]
      end
      if (~reset & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50) | ~_pstore_drain_opportunistic_res_T_2)) begin	// @[Consts.scala:86:{49,76}, DCache.scala:1161:15, :1162:{11,12,28}, :1166:21, :1167:23, package.scala:16:47, :73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:1162:11]
          $error("Assertion failed\n    at DCache.scala:1162 assert(!needsRead(req) || res)\n");	// @[DCache.scala:1162:11]
        if (`STOP_COND_)	// @[DCache.scala:1162:11]
          $fatal;	// @[DCache.scala:1162:11]
      end
      if (~reset & ~(pstore1_rmw_r | (_dataArb_io_in_0_valid_T_4 | pstore1_held) == pstore1_valid)) begin	// @[DCache.scala:481:29, :483:{72,96}, :484:38, :487:{9,22,63}, Reg.scala:19:16]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:487:9]
          $error("Assertion failed\n    at DCache.scala:487 assert(pstore1_rmw || pstore1_valid_not_rmw(io.cpu.s2_kill) === pstore1_valid)\n");	// @[DCache.scala:487:9]
        if (`STOP_COND_)	// @[DCache.scala:487:9]
          $fatal;	// @[DCache.scala:487:9]
      end
      if (~reset & ~(~auto_out_d_valid | auto_out_d_bits_opcode == 3'h1 | auto_out_d_bits_opcode == 3'h0 | auto_out_d_bits_opcode == 3'h2)) begin	// @[DCache.scala:631:{13,14,30}, Misc.scala:37:36, Replacement.scala:168:70, package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:631:13]
          $error("Assertion failed\n    at DCache.scala:631 assert(!tl_out.d.valid || whole_opc.isOneOf(uncachedGrantOpcodes))\n");	// @[DCache.scala:631:13]
        if (`STOP_COND_)	// @[DCache.scala:631:13]
          $fatal;	// @[DCache.scala:631:13]
      end
      if (_io_errors_bus_valid_T & d_last & ~reset & ~uncachedInFlight_0) begin	// @[DCache.scala:213:33, :664:17, Decoupled.scala:51:35, Edges.scala:232:33]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:664:17]
          $error("Assertion failed: An AccessAck was unexpected by the dcache.\n    at DCache.scala:664 assert(f, \"An AccessAck was unexpected by the dcache.\") // TODO must handle Ack coming back on same cycle!\n");	// @[DCache.scala:664:17]
        if (`STOP_COND_)	// @[DCache.scala:664:17]
          $fatal;	// @[DCache.scala:664:17]
      end
      if (~reset & s2_valid_masked & (_T_301 | _T_302)) begin	// @[DCache.scala:314:42, :912:11, package.scala:16:47, :73:59]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:912:11]
          $error("Assertion failed\n    at DCache.scala:912 assert(!(s2_valid_masked && s2_req.cmd.isOneOf(M_XLR, M_XSC)))\n");	// @[DCache.scala:912:11]
        if (`STOP_COND_)	// @[DCache.scala:912:11]
          $fatal;	// @[DCache.scala:912:11]
      end
      if (doUncachedResp & ~reset & s2_valid_hit_pre_data_ecc) begin	// @[DCache.scala:397:69, :924:31, :928:11]
        if (`ASSERT_VERBOSE_COND_)	// @[DCache.scala:928:11]
          $error("Assertion failed\n    at DCache.scala:928 assert(!s2_valid_hit)\n");	// @[DCache.scala:928:11]
        if (`STOP_COND_)	// @[DCache.scala:928:11]
          $fatal;	// @[DCache.scala:928:11]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        s1_valid = _RANDOM_38[13];	// @[DCache.scala:159:25]
        s1_req_addr = {_RANDOM_42[31:4], _RANDOM_43[5:0]};	// @[Reg.scala:19:16]
        s1_req_tag = _RANDOM_43[12:6];	// @[Reg.scala:19:16]
        s1_req_cmd = _RANDOM_43[17:13];	// @[Reg.scala:19:16]
        s1_req_size = _RANDOM_43[19:18];	// @[Reg.scala:19:16]
        s1_req_signed = _RANDOM_43[20];	// @[Reg.scala:19:16]
        s1_req_dprv = _RANDOM_43[22:21];	// @[Reg.scala:19:16]
        s1_req_dv = _RANDOM_43[23];	// @[Reg.scala:19:16]
        s1_req_no_alloc = _RANDOM_43[25];	// @[Reg.scala:19:16]
        s1_req_no_xcpt = _RANDOM_43[26];	// @[Reg.scala:19:16]
        s1_req_mask = {_RANDOM_45[31:27], _RANDOM_46[2:0]};	// @[Reg.scala:19:16]
        s1_tlb_req_vaddr = {_RANDOM_46[31:3], _RANDOM_47[4:0]};	// @[Reg.scala:19:16]
        s1_tlb_req_size = _RANDOM_47[7:6];	// @[Reg.scala:19:16]
        s1_tlb_req_cmd = _RANDOM_47[12:8];	// @[Reg.scala:19:16]
        s1_tlb_req_prv = _RANDOM_47[14:13];	// @[Reg.scala:19:16]
        cached_grant_wait = _RANDOM_51[18];	// @[DCache.scala:200:34]
        uncachedInFlight_0 = _RANDOM_53[2];	// @[DCache.scala:213:33]
        uncachedReqs_0_addr = {_RANDOM_53[31:3], _RANDOM_54[4:0]};	// @[DCache.scala:213:33, :214:25]
        uncachedReqs_0_tag = _RANDOM_54[11:5];	// @[DCache.scala:214:25]
        uncachedReqs_0_size = _RANDOM_54[18:17];	// @[DCache.scala:214:25]
        uncachedReqs_0_signed = _RANDOM_54[19];	// @[DCache.scala:214:25]
        s1_did_read = _RANDOM_57[2];	// @[Reg.scala:19:16]
        s1_read_mask = _RANDOM_57[3];	// @[Reg.scala:19:16]
        s2_valid = _RANDOM_57[4];	// @[DCache.scala:308:25, Reg.scala:19:16]
        s2_not_nacked_in_s1 = _RANDOM_57[6];	// @[DCache.scala:312:36, Reg.scala:19:16]
        s2_req_addr = {_RANDOM_57[31:7], _RANDOM_58[8:0]};	// @[DCache.scala:316:19, Reg.scala:19:16]
        s2_req_tag = _RANDOM_58[15:9];	// @[DCache.scala:316:19]
        s2_req_cmd = _RANDOM_58[20:16];	// @[DCache.scala:316:19]
        s2_req_size = _RANDOM_58[22:21];	// @[DCache.scala:316:19]
        s2_req_signed = _RANDOM_58[23];	// @[DCache.scala:316:19]
        s2_req_dprv = _RANDOM_58[25:24];	// @[DCache.scala:316:19]
        s2_req_dv = _RANDOM_58[26];	// @[DCache.scala:316:19]
        s2_req_no_alloc = _RANDOM_58[28];	// @[DCache.scala:316:19]
        s2_req_no_xcpt = _RANDOM_58[29];	// @[DCache.scala:316:19]
        s2_req_mask = {_RANDOM_60[31:30], _RANDOM_61[5:0]};	// @[DCache.scala:316:19]
        s2_tlb_xcpt_pf_ld = _RANDOM_63[10];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_pf_st = _RANDOM_63[11];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_gf_ld = _RANDOM_63[13];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_gf_st = _RANDOM_63[14];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ae_ld = _RANDOM_63[16];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ae_st = _RANDOM_63[17];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ma_ld = _RANDOM_63[19];	// @[DCache.scala:319:24]
        s2_tlb_xcpt_ma_st = _RANDOM_63[20];	// @[DCache.scala:319:24]
        s2_pma_cacheable = _RANDOM_66[9];	// @[DCache.scala:320:19]
        s2_pma_must_alloc = _RANDOM_66[10];	// @[DCache.scala:320:19]
        s2_uncached_resp_addr = {_RANDOM_66[31:12], _RANDOM_67[13:0]};	// @[DCache.scala:320:19, :321:34]
        s2_vaddr_r = {_RANDOM_67[31:14], _RANDOM_68[15:0]};	// @[DCache.scala:321:34, Reg.scala:19:16]
        s2_meta_correctable_errors = _RANDOM_68[17];	// @[Reg.scala:19:16]
        s2_meta_uncorrectable_errors = _RANDOM_68[18];	// @[Reg.scala:19:16]
        s2_meta_corrected_r = {_RANDOM_68[31:19], _RANDOM_69[7:0]};	// @[Reg.scala:19:16]
        s2_data = {_RANDOM_69[31:8], _RANDOM_70, _RANDOM_71[7:0]};	// @[Reg.scala:19:16]
        s2_hit_state_state = _RANDOM_71[13:12];	// @[Reg.scala:19:16]
        s2_waw_hazard = _RANDOM_71[14];	// @[Reg.scala:19:16]
        pstore1_cmd = _RANDOM_72[24:20];	// @[Reg.scala:19:16]
        pstore1_addr = {_RANDOM_72[31:25], _RANDOM_73[26:0]};	// @[Reg.scala:19:16]
        pstore1_data = {_RANDOM_73[31:27], _RANDOM_74, _RANDOM_75[26:0]};	// @[Reg.scala:19:16]
        pstore1_mask = {_RANDOM_75[31:28], _RANDOM_76[3:0]};	// @[Reg.scala:19:16]
        pstore1_rmw_r = _RANDOM_76[4];	// @[Reg.scala:19:16]
        pstore2_valid = _RANDOM_76[5];	// @[DCache.scala:478:30, Reg.scala:19:16]
        pstore_drain_on_miss_REG = _RANDOM_76[6];	// @[DCache.scala:480:56, Reg.scala:19:16]
        pstore1_held = _RANDOM_76[7];	// @[DCache.scala:481:29, Reg.scala:19:16]
        pstore2_addr = {_RANDOM_76[31:8], _RANDOM_77[9:0]};	// @[Reg.scala:19:16]
        pstore2_storegen_data_r = _RANDOM_77[18:11];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_1 = _RANDOM_77[26:19];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_2 = {_RANDOM_77[31:27], _RANDOM_78[2:0]};	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_3 = _RANDOM_78[10:3];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_4 = _RANDOM_78[18:11];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_5 = _RANDOM_78[26:19];	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_6 = {_RANDOM_78[31:27], _RANDOM_79[2:0]};	// @[Reg.scala:19:16]
        pstore2_storegen_data_r_7 = _RANDOM_79[10:3];	// @[Reg.scala:19:16]
        pstore2_storegen_mask = _RANDOM_79[18:11];	// @[DCache.scala:508:19, Reg.scala:19:16]
        counter = _RANDOM_79[28:20];	// @[Edges.scala:229:27, Reg.scala:19:16]
        blockUncachedGrant = _RANDOM_80[1];	// @[DCache.scala:727:33]
        io_cpu_s2_xcpt_REG = _RANDOM_80[13];	// @[DCache.scala:727:33, :909:32]
        doUncachedResp = _RANDOM_82[14];	// @[DCache.scala:924:31]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  OptimizationBarrier tlb_mpu_ppn_barrier (	// @[package.scala:259:25]
    .io_x_u        (tlb__mpu_ppn_WIRE_1[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__mpu_ppn_WIRE_1[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__mpu_ppn_WIRE_1[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__mpu_ppn_WIRE_1[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__mpu_ppn_WIRE_1[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__mpu_ppn_WIRE_1[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__mpu_ppn_WIRE_1[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__mpu_ppn_WIRE_1[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__mpu_ppn_WIRE_1[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__mpu_ppn_WIRE_1[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__mpu_ppn_WIRE_1[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__mpu_ppn_WIRE_1[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__mpu_ppn_WIRE_1[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__mpu_ppn_WIRE_1[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__mpu_ppn_WIRE_1[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__mpu_ppn_WIRE_1[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_mpu_ppn_barrier_io_y_u),
    .io_y_ae_ptw   (_tlb_mpu_ppn_barrier_io_y_ae_ptw),
    .io_y_ae_final (_tlb_mpu_ppn_barrier_io_y_ae_final),
    .io_y_pf       (_tlb_mpu_ppn_barrier_io_y_pf),
    .io_y_gf       (_tlb_mpu_ppn_barrier_io_y_gf),
    .io_y_sw       (_tlb_mpu_ppn_barrier_io_y_sw),
    .io_y_sx       (_tlb_mpu_ppn_barrier_io_y_sx),
    .io_y_sr       (_tlb_mpu_ppn_barrier_io_y_sr),
    .io_y_pw       (_tlb_mpu_ppn_barrier_io_y_pw),
    .io_y_px       (_tlb_mpu_ppn_barrier_io_y_px),
    .io_y_pr       (_tlb_mpu_ppn_barrier_io_y_pr),
    .io_y_ppp      (_tlb_mpu_ppn_barrier_io_y_ppp),
    .io_y_pal      (_tlb_mpu_ppn_barrier_io_y_pal),
    .io_y_paa      (_tlb_mpu_ppn_barrier_io_y_paa),
    .io_y_eff      (_tlb_mpu_ppn_barrier_io_y_eff),
    .io_y_c        (_tlb_mpu_ppn_barrier_io_y_c)
  );
  PMPChecker tlb_pmp (	// @[TLB.scala:403:19]
    .io_prv         (s1_tlb_req_prv),	// @[Reg.scala:19:16]
    .io_pmp_0_cfg_l (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_w (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr  (io_ptw_pmp_0_addr),
    .io_pmp_0_mask  (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_w (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr  (io_ptw_pmp_1_addr),
    .io_pmp_1_mask  (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_w (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr  (io_ptw_pmp_2_addr),
    .io_pmp_2_mask  (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_w (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr  (io_ptw_pmp_3_addr),
    .io_pmp_3_mask  (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_w (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr  (io_ptw_pmp_4_addr),
    .io_pmp_4_mask  (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_w (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr  (io_ptw_pmp_5_addr),
    .io_pmp_5_mask  (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_w (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr  (io_ptw_pmp_6_addr),
    .io_pmp_6_mask  (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_w (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr  (io_ptw_pmp_7_addr),
    .io_pmp_7_mask  (io_ptw_pmp_7_mask),
    .io_addr        (s1_tlb_req_vaddr[31:0]),	// @[Reg.scala:19:16, TLB.scala:404:15]
    .io_size        (s1_tlb_req_size),	// @[Reg.scala:19:16]
    .io_r           (_tlb_pmp_io_r),
    .io_w           (_tlb_pmp_io_w)
  );
  OptimizationBarrier tlb_entries_barrier (	// @[package.scala:259:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (_tlb_entries_barrier_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_1 (	// @[package.scala:259:25]
    .io_x_u        (tlb__entries_WIRE_3[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_3[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_3[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_3[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_3[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_3[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_3[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_3[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_3[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_3[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_3[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_3[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_3[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_3[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_3[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_3[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_entries_barrier_1_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_1_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_1_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_1_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_1_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_1_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_1_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_1_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_1_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_1_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_1_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_1_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_1_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_1_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_1_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_2 (	// @[package.scala:259:25]
    .io_x_u        (tlb__entries_WIRE_5[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_5[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_5[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_5[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_5[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_5[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_5[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_5[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_5[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_5[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_5[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_5[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_5[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_5[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_5[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_5[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_entries_barrier_2_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_2_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_2_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_2_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_2_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_2_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_2_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_2_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_2_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_2_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_2_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_2_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_2_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_2_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_2_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_3 (	// @[package.scala:259:25]
    .io_x_u        (tlb__entries_WIRE_7[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_7[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_7[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_7[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_7[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_7[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_7[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_7[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_7[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_7[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_7[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_7[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_7[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_7[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_7[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_7[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_entries_barrier_3_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_3_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_3_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_3_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_3_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_3_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_3_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_3_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_3_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_3_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_3_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_3_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_3_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_3_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_3_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_4 (	// @[package.scala:259:25]
    .io_x_u        (tlb__entries_WIRE_9[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_9[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_9[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_9[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_9[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_9[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_9[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_9[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_9[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_9[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_9[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_9[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_9[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_9[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_9[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_9[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_entries_barrier_4_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_4_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_4_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_4_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_4_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_4_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_4_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_4_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_4_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_4_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_4_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_4_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_4_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_4_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_4_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_5 (	// @[package.scala:259:25]
    .io_x_u        (tlb__entries_WIRE_11[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_11[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (tlb__entries_WIRE_11[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (tlb__entries_WIRE_11[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (tlb__entries_WIRE_11[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (tlb__entries_WIRE_11[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (tlb__entries_WIRE_11[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (tlb__entries_WIRE_11[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (tlb__entries_WIRE_11[8]),	// @[TLB.scala:159:77]
    .io_x_px       (tlb__entries_WIRE_11[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (tlb__entries_WIRE_11[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (tlb__entries_WIRE_11[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (tlb__entries_WIRE_11[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (tlb__entries_WIRE_11[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (tlb__entries_WIRE_11[2]),	// @[TLB.scala:159:77]
    .io_x_c        (tlb__entries_WIRE_11[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_tlb_entries_barrier_5_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_5_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_5_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_5_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_5_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_5_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_5_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_5_io_y_pw),
    .io_y_px       (_tlb_entries_barrier_5_io_y_px),
    .io_y_pr       (_tlb_entries_barrier_5_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_5_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_5_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_5_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_5_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_5_io_y_c)
  );
  OptimizationBarrier pma_checker_mpu_ppn_barrier (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__mpu_ppn_WIRE_1[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__mpu_ppn_WIRE_1[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__mpu_ppn_WIRE_1[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__mpu_ppn_WIRE_1[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__mpu_ppn_WIRE_1[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__mpu_ppn_WIRE_1[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__mpu_ppn_WIRE_1[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__mpu_ppn_WIRE_1[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__mpu_ppn_WIRE_1[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__mpu_ppn_WIRE_1[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__mpu_ppn_WIRE_1[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__mpu_ppn_WIRE_1[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__mpu_ppn_WIRE_1[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__mpu_ppn_WIRE_1[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__mpu_ppn_WIRE_1[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__mpu_ppn_WIRE_1[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_mpu_ppn_barrier_io_y_u),
    .io_y_ae_ptw   (_pma_checker_mpu_ppn_barrier_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_mpu_ppn_barrier_io_y_ae_final),
    .io_y_pf       (_pma_checker_mpu_ppn_barrier_io_y_pf),
    .io_y_gf       (_pma_checker_mpu_ppn_barrier_io_y_gf),
    .io_y_sw       (_pma_checker_mpu_ppn_barrier_io_y_sw),
    .io_y_sx       (_pma_checker_mpu_ppn_barrier_io_y_sx),
    .io_y_sr       (_pma_checker_mpu_ppn_barrier_io_y_sr),
    .io_y_pw       (_pma_checker_mpu_ppn_barrier_io_y_pw),
    .io_y_px       (_pma_checker_mpu_ppn_barrier_io_y_px),
    .io_y_pr       (_pma_checker_mpu_ppn_barrier_io_y_pr),
    .io_y_ppp      (_pma_checker_mpu_ppn_barrier_io_y_ppp),
    .io_y_pal      (_pma_checker_mpu_ppn_barrier_io_y_pal),
    .io_y_paa      (_pma_checker_mpu_ppn_barrier_io_y_paa),
    .io_y_eff      (_pma_checker_mpu_ppn_barrier_io_y_eff),
    .io_y_c        (_pma_checker_mpu_ppn_barrier_io_y_c)
  );
  PMPChecker pma_checker_pmp (	// @[TLB.scala:403:19]
    .io_prv         (s1_req_dprv),	// @[Reg.scala:19:16]
    .io_pmp_0_cfg_l (1'h0),
    .io_pmp_0_cfg_a (2'h0),
    .io_pmp_0_cfg_w (1'h0),
    .io_pmp_0_cfg_r (1'h0),
    .io_pmp_0_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_0_mask  (32'h0),	// @[Bundles.scala:260:74]
    .io_pmp_1_cfg_l (1'h0),
    .io_pmp_1_cfg_a (2'h0),
    .io_pmp_1_cfg_w (1'h0),
    .io_pmp_1_cfg_r (1'h0),
    .io_pmp_1_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_1_mask  (32'h0),	// @[Bundles.scala:260:74]
    .io_pmp_2_cfg_l (1'h0),
    .io_pmp_2_cfg_a (2'h0),
    .io_pmp_2_cfg_w (1'h0),
    .io_pmp_2_cfg_r (1'h0),
    .io_pmp_2_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_2_mask  (32'h0),	// @[Bundles.scala:260:74]
    .io_pmp_3_cfg_l (1'h0),
    .io_pmp_3_cfg_a (2'h0),
    .io_pmp_3_cfg_w (1'h0),
    .io_pmp_3_cfg_r (1'h0),
    .io_pmp_3_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_3_mask  (32'h0),	// @[Bundles.scala:260:74]
    .io_pmp_4_cfg_l (1'h0),
    .io_pmp_4_cfg_a (2'h0),
    .io_pmp_4_cfg_w (1'h0),
    .io_pmp_4_cfg_r (1'h0),
    .io_pmp_4_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_4_mask  (32'h0),	// @[Bundles.scala:260:74]
    .io_pmp_5_cfg_l (1'h0),
    .io_pmp_5_cfg_a (2'h0),
    .io_pmp_5_cfg_w (1'h0),
    .io_pmp_5_cfg_r (1'h0),
    .io_pmp_5_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_5_mask  (32'h0),	// @[Bundles.scala:260:74]
    .io_pmp_6_cfg_l (1'h0),
    .io_pmp_6_cfg_a (2'h0),
    .io_pmp_6_cfg_w (1'h0),
    .io_pmp_6_cfg_r (1'h0),
    .io_pmp_6_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_6_mask  (32'h0),	// @[Bundles.scala:260:74]
    .io_pmp_7_cfg_l (1'h0),
    .io_pmp_7_cfg_a (2'h0),
    .io_pmp_7_cfg_w (1'h0),
    .io_pmp_7_cfg_r (1'h0),
    .io_pmp_7_addr  (30'h0),	// @[DCache.scala:267:18]
    .io_pmp_7_mask  (32'h0),	// @[Bundles.scala:260:74]
    .io_addr        (s1_req_addr[31:0]),	// @[Reg.scala:19:16, TLB.scala:404:15]
    .io_size        (s1_req_size),	// @[Reg.scala:19:16]
    .io_r           (_pma_checker_pmp_io_r),
    .io_w           (_pma_checker_pmp_io_w)
  );
  OptimizationBarrier pma_checker_entries_barrier (	// @[package.scala:259:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (_pma_checker_entries_barrier_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_1 (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__entries_WIRE_3[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_3[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_3[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_3[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_3[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_3[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_3[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_3[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_3[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_3[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_3[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_3[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_3[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_3[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_3[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_3[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_entries_barrier_1_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_1_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_1_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_1_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_1_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_1_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_1_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_1_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_1_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_1_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_1_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_1_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_1_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_1_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_1_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_2 (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__entries_WIRE_5[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_5[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_5[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_5[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_5[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_5[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_5[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_5[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_5[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_5[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_5[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_5[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_5[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_5[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_5[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_5[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_entries_barrier_2_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_2_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_2_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_2_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_2_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_2_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_2_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_2_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_2_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_2_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_2_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_2_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_2_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_2_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_2_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_3 (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__entries_WIRE_7[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_7[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_7[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_7[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_7[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_7[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_7[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_7[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_7[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_7[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_7[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_7[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_7[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_7[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_7[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_7[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_entries_barrier_3_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_3_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_3_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_3_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_3_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_3_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_3_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_3_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_3_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_3_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_3_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_3_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_3_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_3_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_3_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_4 (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__entries_WIRE_9[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_9[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_9[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_9[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_9[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_9[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_9[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_9[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_9[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_9[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_9[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_9[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_9[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_9[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_9[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_9[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_entries_barrier_4_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_4_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_4_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_4_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_4_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_4_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_4_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_4_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_4_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_4_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_4_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_4_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_4_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_4_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_4_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_5 (	// @[package.scala:259:25]
    .io_x_u        (pma_checker__entries_WIRE_11[20]),	// @[TLB.scala:159:77]
    .io_x_ae_ptw   (pma_checker__entries_WIRE_11[18]),	// @[TLB.scala:159:77]
    .io_x_ae_final (pma_checker__entries_WIRE_11[17]),	// @[TLB.scala:159:77]
    .io_x_pf       (pma_checker__entries_WIRE_11[16]),	// @[TLB.scala:159:77]
    .io_x_gf       (pma_checker__entries_WIRE_11[15]),	// @[TLB.scala:159:77]
    .io_x_sw       (pma_checker__entries_WIRE_11[14]),	// @[TLB.scala:159:77]
    .io_x_sx       (pma_checker__entries_WIRE_11[13]),	// @[TLB.scala:159:77]
    .io_x_sr       (pma_checker__entries_WIRE_11[12]),	// @[TLB.scala:159:77]
    .io_x_pw       (pma_checker__entries_WIRE_11[8]),	// @[TLB.scala:159:77]
    .io_x_px       (pma_checker__entries_WIRE_11[7]),	// @[TLB.scala:159:77]
    .io_x_pr       (pma_checker__entries_WIRE_11[6]),	// @[TLB.scala:159:77]
    .io_x_ppp      (pma_checker__entries_WIRE_11[5]),	// @[TLB.scala:159:77]
    .io_x_pal      (pma_checker__entries_WIRE_11[4]),	// @[TLB.scala:159:77]
    .io_x_paa      (pma_checker__entries_WIRE_11[3]),	// @[TLB.scala:159:77]
    .io_x_eff      (pma_checker__entries_WIRE_11[2]),	// @[TLB.scala:159:77]
    .io_x_c        (pma_checker__entries_WIRE_11[1]),	// @[TLB.scala:159:77]
    .io_y_u        (_pma_checker_entries_barrier_5_io_y_u),
    .io_y_ae_ptw   (_pma_checker_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final (_pma_checker_entries_barrier_5_io_y_ae_final),
    .io_y_pf       (_pma_checker_entries_barrier_5_io_y_pf),
    .io_y_gf       (_pma_checker_entries_barrier_5_io_y_gf),
    .io_y_sw       (_pma_checker_entries_barrier_5_io_y_sw),
    .io_y_sx       (_pma_checker_entries_barrier_5_io_y_sx),
    .io_y_sr       (_pma_checker_entries_barrier_5_io_y_sr),
    .io_y_pw       (_pma_checker_entries_barrier_5_io_y_pw),
    .io_y_px       (_pma_checker_entries_barrier_5_io_y_px),
    .io_y_pr       (_pma_checker_entries_barrier_5_io_y_pr),
    .io_y_ppp      (_pma_checker_entries_barrier_5_io_y_ppp),
    .io_y_pal      (_pma_checker_entries_barrier_5_io_y_pal),
    .io_y_paa      (_pma_checker_entries_barrier_5_io_y_paa),
    .io_y_eff      (_pma_checker_entries_barrier_5_io_y_eff),
    .io_y_c        (_pma_checker_entries_barrier_5_io_y_c)
  );
  DCacheDataArray data (	// @[DCache.scala:128:20]
    .clock               (clock),
    .io_req_valid        (dataArb_io_out_valid),	// @[Arbiter.scala:147:31]
    .io_req_bits_addr    (_GEN_0 ? dataArb_io_in_1_bits_addr : dataArb_io_in_3_bits_addr),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:222:30, :526:36]
    .io_req_bits_write   (dataArb_io_in_0_valid & dataArb_io_in_0_bits_write),	// @[Arbiter.scala:138:26, :140:19, DCache.scala:494:44]
    .io_req_bits_wdata   (pstore2_valid ? {pstore2_storegen_data_r_7, pstore2_storegen_data_r_6, pstore2_storegen_data_r_5, pstore2_storegen_data_r_4, pstore2_storegen_data_r_3, pstore2_storegen_data_r_2, pstore2_storegen_data_r_1, pstore2_storegen_data_r} : pstore1_data),	// @[Cat.scala:33:92, DCache.scala:478:30, :528:63, Reg.scala:19:16]
    .io_req_bits_eccMask (_GEN_0 ? dataArb_io_in_1_bits_eccMask : 8'hFF),	// @[Arbiter.scala:138:26, :140:19, Bitwise.scala:77:12, DCache.scala:534:47]
    .io_resp_0           (_data_io_resp_0)
  );
  AMOALU amoalus_0 (	// @[DCache.scala:958:26]
    .io_mask         (pstore1_mask),	// @[Reg.scala:19:16]
    .io_cmd          (pstore1_cmd),	// @[Reg.scala:19:16]
    .io_lhs          (s2_data),	// @[Reg.scala:19:16]
    .io_rhs          (pstore1_data),	// @[Reg.scala:19:16]
    .io_out_unmasked (_amoalus_0_io_out_unmasked)
  );
  assign auto_out_a_valid = x1_a_deq_valid;	// @[DCache.scala:581:32]
  assign auto_out_a_bits_opcode = s2_uncached ? (s2_write ? (_metaArb_io_in_3_bits_data_c_cat_T_24 ? 3'h1 : s2_read ? (_metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_35 ? 3'h2 : _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28 ? 3'h3 : 3'h0) : 3'h0) : 3'h4) : 3'h6;	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:401:39, :585:23, :586:8, :587:8, :588:8, Misc.scala:37:36, Mux.scala:81:58, Replacement.scala:168:70, package.scala:16:47]
  assign auto_out_a_bits_param = s2_uncached ? (~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read ? 3'h0 : _metaArb_io_in_3_bits_data_c_cat_T_39 ? 3'h3 : _metaArb_io_in_3_bits_data_c_cat_T_38 ? 3'h2 : _metaArb_io_in_3_bits_data_c_cat_T_37 ? 3'h1 : _metaArb_io_in_3_bits_data_c_cat_T_36 ? 3'h0 : _metaArb_io_in_3_bits_data_c_cat_T_35 ? 3'h4 : _metaArb_io_in_3_bits_data_c_cat_T_31 ? 3'h2 : _metaArb_io_in_3_bits_data_c_cat_T_30 ? 3'h1 : _metaArb_io_in_3_bits_data_c_cat_T_29 | ~_metaArb_io_in_3_bits_data_c_cat_T_28 ? 3'h0 : 3'h3) : {1'h0, s2_new_hit_state_state};	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:401:39, :585:23, :586:{8,9}, :587:8, :588:{8,9}, Edges.scala:349:15, Misc.scala:34:36, :37:36, Mux.scala:81:58, Replacement.scala:168:70, package.scala:16:47]
  assign auto_out_a_bits_size = s2_uncached ? (_GEN_3 ? {2'h0, s2_req_size} : 4'h0) : 4'h6;	// @[Bundles.scala:260:74, DCache.scala:316:19, :401:39, :585:23, :586:8, Edges.scala:457:15, package.scala:16:47]
  assign auto_out_a_bits_address = s2_uncached ? (_GEN_3 ? s2_req_addr[31:0] : 32'h0) : {s2_req_addr[31:6], 6'h0};	// @[Bundles.scala:260:74, DCache.scala:316:19, :401:39, :585:23, :586:8, Edges.scala:352:15, :459:15]
  assign auto_out_a_bits_mask = s2_uncached ? (s2_write ? (_metaArb_io_in_3_bits_data_c_cat_T_24 ? pstore1_mask : s2_read ? atomics_mask : {put_a_mask_acc_5 | put_a_mask_eq_5 & s2_req_addr[0], put_a_mask_acc_5 | put_a_mask_eq_5 & ~(s2_req_addr[0]), put_a_mask_acc_4 | put_a_mask_eq_4 & s2_req_addr[0], put_a_mask_acc_4 | put_a_mask_eq_4 & ~(s2_req_addr[0]), put_a_mask_acc_3 | put_a_mask_eq_3 & s2_req_addr[0], put_a_mask_acc_3 | put_a_mask_eq_3 & ~(s2_req_addr[0]), put_a_mask_acc_2 | put_a_mask_eq_2 & s2_req_addr[0], put_a_mask_acc_2 | put_a_mask_eq_2 & ~(s2_req_addr[0])}) : {get_a_mask_acc_5 | get_a_mask_eq_5 & s2_req_addr[0], get_a_mask_acc_5 | get_a_mask_eq_5 & ~(s2_req_addr[0]), get_a_mask_acc_4 | get_a_mask_eq_4 & s2_req_addr[0], get_a_mask_acc_4 | get_a_mask_eq_4 & ~(s2_req_addr[0]), get_a_mask_acc_3 | get_a_mask_eq_3 & s2_req_addr[0], get_a_mask_acc_3 | get_a_mask_eq_3 & ~(s2_req_addr[0]), get_a_mask_acc_2 | get_a_mask_eq_2 & s2_req_addr[0], get_a_mask_acc_2 | get_a_mask_eq_2 & ~(s2_req_addr[0])}) : 8'hFF;	// @[Bitwise.scala:77:12, Cat.scala:33:92, Consts.scala:85:68, :86:{49,76}, DCache.scala:316:19, :401:39, :585:23, :586:8, :587:8, :588:8, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:81:58, Reg.scala:19:16]
  assign auto_out_a_bits_data = s2_uncached & s2_write & (_metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38 | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36 | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28) ? pstore1_data : 64'h0;	// @[Consts.scala:85:68, :86:{49,76}, DCache.scala:401:39, :585:23, :586:8, :587:8, :588:8, Reg.scala:19:16, package.scala:16:47]
  assign auto_out_d_ready = ~_T_291;	// @[DCache.scala:648:18, :699:51, :701:20, :729:{31,68}, :730:22]
  assign io_cpu_req_ready = _io_cpu_req_ready_output;	// @[DCache.scala:252:79, :729:68, :732:29]
  assign io_cpu_s2_nack = _io_cpu_s2_nack_output;	// @[DCache.scala:422:86]
  assign io_cpu_resp_valid = s2_valid_hit_pre_data_ecc | doUncachedResp;	// @[DCache.scala:397:69, :924:31, :925:51]
  assign io_cpu_resp_bits_addr = doUncachedResp ? s2_uncached_resp_addr : s2_req_addr;	// @[DCache.scala:316:19, :321:34, :894:20, :924:31, :927:25, :930:27]
  assign io_cpu_resp_bits_tag = s2_req_tag;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_cmd = s2_req_cmd;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_size = s2_req_size;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_signed = s2_req_signed;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_dprv = s2_req_dprv;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_dv = s2_req_dv;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_data = {s2_req_size == 2'h0 ? {56{s2_req_signed & io_cpu_resp_bits_data_shifted_2[7]}} : {s2_req_size == 2'h1 ? {48{s2_req_signed & io_cpu_resp_bits_data_shifted_1[15]}} : {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & io_cpu_resp_bits_data_shifted[31]}} : s2_data[63:32], io_cpu_resp_bits_data_shifted[31:16]}, io_cpu_resp_bits_data_shifted_1[15:8]}, io_cpu_resp_bits_data_shifted_2};	// @[AMOALU.scala:40:{24,37}, :43:{20,26,72,81,94}, Bitwise.scala:77:12, Cat.scala:33:92, DCache.scala:316:19, Reg.scala:19:16, package.scala:16:47]
  assign io_cpu_resp_bits_mask = s2_req_mask;	// @[DCache.scala:316:19]
  assign io_cpu_resp_bits_replay = doUncachedResp;	// @[DCache.scala:924:31]
  assign io_cpu_resp_bits_has_data = s2_read;	// @[Consts.scala:85:68]
  assign io_cpu_resp_bits_data_word_bypass = {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & io_cpu_resp_bits_data_word_bypass_shifted[31]}} : s2_data[63:32], io_cpu_resp_bits_data_word_bypass_shifted};	// @[AMOALU.scala:40:{24,37}, :43:{20,26,72,81}, Bitwise.scala:77:12, Cat.scala:33:92, DCache.scala:316:19, Reg.scala:19:16]
  assign io_cpu_resp_bits_data_raw = s2_data;	// @[Reg.scala:19:16]
  assign io_cpu_resp_bits_store_data = pstore1_data;	// @[Reg.scala:19:16]
  assign io_cpu_replay_next = _io_cpu_replay_next_output;	// @[DCache.scala:926:41]
  assign io_cpu_s2_xcpt_ma_ld = _io_cpu_s2_xcpt_ma_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_ma_st = _io_cpu_s2_xcpt_ma_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_pf_ld = _io_cpu_s2_xcpt_pf_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_pf_st = _io_cpu_s2_xcpt_pf_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_gf_ld = _io_cpu_s2_xcpt_gf_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_gf_st = _io_cpu_s2_xcpt_gf_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_ae_ld = _io_cpu_s2_xcpt_ae_ld_output;	// @[DCache.scala:909:24]
  assign io_cpu_s2_xcpt_ae_st = _io_cpu_s2_xcpt_ae_st_output;	// @[DCache.scala:909:24]
  assign io_cpu_ordered = ~(s1_valid & ~s1_req_no_xcpt | s2_valid & ~s2_req_no_xcpt | cached_grant_wait | uncachedInFlight_0);	// @[DCache.scala:159:25, :200:34, :213:33, :308:25, :316:19, :906:{21,32,35,69,72,115}, Reg.scala:19:16]
  assign io_cpu_perf_grant = auto_out_d_valid & d_last;	// @[DCache.scala:1054:39, Edges.scala:232:33]
endmodule

