{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749759563613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749759563614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 17:19:23 2025 " "Processing started: Thu Jun 12 17:19:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749759563614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749759563614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749759563614 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749759565469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2x4 " "Found entity 1: decoder_2x4" {  } { { "decoder_2x4.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/decoder_2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749759565614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749759565614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/full_adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749759565627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749759565627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749759565639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749759565639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749759565652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749759565652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749759565664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749759565664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749759565666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749759565666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749759565679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749759565679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749759565681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749759565681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sra1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sra1 " "Found entity 1: sra1" {  } { { "sra1.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/sra1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749759565684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749759565684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sll8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sll8 " "Found entity 1: sll8" {  } { { "sll8.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/sll8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749759565686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749759565686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_32bit " "Elaborating entity \"register_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749759565809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:inst " "Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:inst\"" {  } { { "register_32bit.bdf" "inst" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_32bit.bdf" { { -40 416 600 88 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749759565845 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst3\|inst register_8bit:inst3\|inst~_emulated register_8bit:inst3\|inst~1 " "Register \"register_8bit:inst3\|inst\" is converted into an equivalent circuit using register \"register_8bit:inst3\|inst~_emulated\" and latch \"register_8bit:inst3\|inst~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 448 512 224 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst3|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst3\|inst1 register_8bit:inst3\|inst1~_emulated register_8bit:inst3\|inst1~1 " "Register \"register_8bit:inst3\|inst1\" is converted into an equivalent circuit using register \"register_8bit:inst3\|inst1~_emulated\" and latch \"register_8bit:inst3\|inst1~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 784 848 224 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst3|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst3\|inst2 register_8bit:inst3\|inst2~_emulated register_8bit:inst3\|inst2~1 " "Register \"register_8bit:inst3\|inst2\" is converted into an equivalent circuit using register \"register_8bit:inst3\|inst2~_emulated\" and latch \"register_8bit:inst3\|inst2~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1096 1160 224 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst3|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst3\|inst12 register_8bit:inst3\|inst12~_emulated register_8bit:inst3\|inst12~1 " "Register \"register_8bit:inst3\|inst12\" is converted into an equivalent circuit using register \"register_8bit:inst3\|inst12~_emulated\" and latch \"register_8bit:inst3\|inst12~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1408 1472 224 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst3|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst3\|inst16 register_8bit:inst3\|inst16~_emulated register_8bit:inst3\|inst16~1 " "Register \"register_8bit:inst3\|inst16\" is converted into an equivalent circuit using register \"register_8bit:inst3\|inst16~_emulated\" and latch \"register_8bit:inst3\|inst16~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1712 1776 224 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst3|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst3\|inst20 register_8bit:inst3\|inst20~_emulated register_8bit:inst3\|inst20~1 " "Register \"register_8bit:inst3\|inst20\" is converted into an equivalent circuit using register \"register_8bit:inst3\|inst20~_emulated\" and latch \"register_8bit:inst3\|inst20~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2008 2072 224 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst3|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst3\|inst24 register_8bit:inst3\|inst24~_emulated register_8bit:inst3\|inst24~1 " "Register \"register_8bit:inst3\|inst24\" is converted into an equivalent circuit using register \"register_8bit:inst3\|inst24~_emulated\" and latch \"register_8bit:inst3\|inst24~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2312 2376 224 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst3|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst3\|inst28 register_8bit:inst3\|inst28~_emulated register_8bit:inst3\|inst28~1 " "Register \"register_8bit:inst3\|inst28\" is converted into an equivalent circuit using register \"register_8bit:inst3\|inst28~_emulated\" and latch \"register_8bit:inst3\|inst28~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2608 2672 224 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst3|inst28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst2\|inst register_8bit:inst2\|inst~_emulated register_8bit:inst2\|inst~1 " "Register \"register_8bit:inst2\|inst\" is converted into an equivalent circuit using register \"register_8bit:inst2\|inst~_emulated\" and latch \"register_8bit:inst2\|inst~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 448 512 224 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst2\|inst1 register_8bit:inst2\|inst1~_emulated register_8bit:inst2\|inst1~1 " "Register \"register_8bit:inst2\|inst1\" is converted into an equivalent circuit using register \"register_8bit:inst2\|inst1~_emulated\" and latch \"register_8bit:inst2\|inst1~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 784 848 224 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst2|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst2\|inst2 register_8bit:inst2\|inst2~_emulated register_8bit:inst2\|inst2~1 " "Register \"register_8bit:inst2\|inst2\" is converted into an equivalent circuit using register \"register_8bit:inst2\|inst2~_emulated\" and latch \"register_8bit:inst2\|inst2~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1096 1160 224 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst2|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst2\|inst12 register_8bit:inst2\|inst12~_emulated register_8bit:inst2\|inst12~1 " "Register \"register_8bit:inst2\|inst12\" is converted into an equivalent circuit using register \"register_8bit:inst2\|inst12~_emulated\" and latch \"register_8bit:inst2\|inst12~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1408 1472 224 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst2|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst2\|inst16 register_8bit:inst2\|inst16~_emulated register_8bit:inst2\|inst16~1 " "Register \"register_8bit:inst2\|inst16\" is converted into an equivalent circuit using register \"register_8bit:inst2\|inst16~_emulated\" and latch \"register_8bit:inst2\|inst16~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1712 1776 224 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst2|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst2\|inst20 register_8bit:inst2\|inst20~_emulated register_8bit:inst2\|inst20~1 " "Register \"register_8bit:inst2\|inst20\" is converted into an equivalent circuit using register \"register_8bit:inst2\|inst20~_emulated\" and latch \"register_8bit:inst2\|inst20~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2008 2072 224 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst2|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst2\|inst24 register_8bit:inst2\|inst24~_emulated register_8bit:inst2\|inst24~1 " "Register \"register_8bit:inst2\|inst24\" is converted into an equivalent circuit using register \"register_8bit:inst2\|inst24~_emulated\" and latch \"register_8bit:inst2\|inst24~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2312 2376 224 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst2|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst2\|inst28 register_8bit:inst2\|inst28~_emulated register_8bit:inst2\|inst28~1 " "Register \"register_8bit:inst2\|inst28\" is converted into an equivalent circuit using register \"register_8bit:inst2\|inst28~_emulated\" and latch \"register_8bit:inst2\|inst28~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2608 2672 224 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst2|inst28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst1\|inst register_8bit:inst1\|inst~_emulated register_8bit:inst1\|inst~1 " "Register \"register_8bit:inst1\|inst\" is converted into an equivalent circuit using register \"register_8bit:inst1\|inst~_emulated\" and latch \"register_8bit:inst1\|inst~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 448 512 224 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst1\|inst1 register_8bit:inst1\|inst1~_emulated register_8bit:inst1\|inst1~1 " "Register \"register_8bit:inst1\|inst1\" is converted into an equivalent circuit using register \"register_8bit:inst1\|inst1~_emulated\" and latch \"register_8bit:inst1\|inst1~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 784 848 224 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst1|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst1\|inst2 register_8bit:inst1\|inst2~_emulated register_8bit:inst1\|inst2~1 " "Register \"register_8bit:inst1\|inst2\" is converted into an equivalent circuit using register \"register_8bit:inst1\|inst2~_emulated\" and latch \"register_8bit:inst1\|inst2~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1096 1160 224 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst1|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst1\|inst12 register_8bit:inst1\|inst12~_emulated register_8bit:inst1\|inst12~1 " "Register \"register_8bit:inst1\|inst12\" is converted into an equivalent circuit using register \"register_8bit:inst1\|inst12~_emulated\" and latch \"register_8bit:inst1\|inst12~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1408 1472 224 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst1|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst1\|inst16 register_8bit:inst1\|inst16~_emulated register_8bit:inst1\|inst16~1 " "Register \"register_8bit:inst1\|inst16\" is converted into an equivalent circuit using register \"register_8bit:inst1\|inst16~_emulated\" and latch \"register_8bit:inst1\|inst16~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1712 1776 224 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst1|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst1\|inst20 register_8bit:inst1\|inst20~_emulated register_8bit:inst1\|inst20~1 " "Register \"register_8bit:inst1\|inst20\" is converted into an equivalent circuit using register \"register_8bit:inst1\|inst20~_emulated\" and latch \"register_8bit:inst1\|inst20~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2008 2072 224 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst1|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst1\|inst24 register_8bit:inst1\|inst24~_emulated register_8bit:inst1\|inst24~1 " "Register \"register_8bit:inst1\|inst24\" is converted into an equivalent circuit using register \"register_8bit:inst1\|inst24~_emulated\" and latch \"register_8bit:inst1\|inst24~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2312 2376 224 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst1|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst1\|inst28 register_8bit:inst1\|inst28~_emulated register_8bit:inst1\|inst28~1 " "Register \"register_8bit:inst1\|inst28\" is converted into an equivalent circuit using register \"register_8bit:inst1\|inst28~_emulated\" and latch \"register_8bit:inst1\|inst28~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2608 2672 224 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst1|inst28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst\|inst register_8bit:inst\|inst~_emulated register_8bit:inst\|inst~1 " "Register \"register_8bit:inst\|inst\" is converted into an equivalent circuit using register \"register_8bit:inst\|inst~_emulated\" and latch \"register_8bit:inst\|inst~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 448 512 224 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst\|inst1 register_8bit:inst\|inst1~_emulated register_8bit:inst\|inst1~1 " "Register \"register_8bit:inst\|inst1\" is converted into an equivalent circuit using register \"register_8bit:inst\|inst1~_emulated\" and latch \"register_8bit:inst\|inst1~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 784 848 224 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst\|inst2 register_8bit:inst\|inst2~_emulated register_8bit:inst\|inst2~1 " "Register \"register_8bit:inst\|inst2\" is converted into an equivalent circuit using register \"register_8bit:inst\|inst2~_emulated\" and latch \"register_8bit:inst\|inst2~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1096 1160 224 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst\|inst12 register_8bit:inst\|inst12~_emulated register_8bit:inst\|inst12~1 " "Register \"register_8bit:inst\|inst12\" is converted into an equivalent circuit using register \"register_8bit:inst\|inst12~_emulated\" and latch \"register_8bit:inst\|inst12~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1408 1472 224 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst\|inst16 register_8bit:inst\|inst16~_emulated register_8bit:inst\|inst16~1 " "Register \"register_8bit:inst\|inst16\" is converted into an equivalent circuit using register \"register_8bit:inst\|inst16~_emulated\" and latch \"register_8bit:inst\|inst16~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 1712 1776 224 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst\|inst20 register_8bit:inst\|inst20~_emulated register_8bit:inst\|inst20~1 " "Register \"register_8bit:inst\|inst20\" is converted into an equivalent circuit using register \"register_8bit:inst\|inst20~_emulated\" and latch \"register_8bit:inst\|inst20~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2008 2072 224 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst\|inst24 register_8bit:inst\|inst24~_emulated register_8bit:inst\|inst24~1 " "Register \"register_8bit:inst\|inst24\" is converted into an equivalent circuit using register \"register_8bit:inst\|inst24~_emulated\" and latch \"register_8bit:inst\|inst24~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2312 2376 224 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_8bit:inst\|inst28 register_8bit:inst\|inst28~_emulated register_8bit:inst\|inst28~1 " "Register \"register_8bit:inst\|inst28\" is converted into an equivalent circuit using register \"register_8bit:inst\|inst28~_emulated\" and latch \"register_8bit:inst\|inst28~1\"" {  } { { "register_8bit.bdf" "" { Schematic "C:/Users/Aluno/Vinicius/ProjetoMic/register_8bit.bdf" { { 144 2608 2672 224 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749759566807 "|register_32bit|register_8bit:inst|inst28"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1749759566807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749759568043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749759568043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749759568553 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749759568553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749759568553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749759568553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749759568583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 12 17:19:28 2025 " "Processing ended: Thu Jun 12 17:19:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749759568583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749759568583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749759568583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749759568583 ""}
