SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Mon Oct 27 10:39:40 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n fifo -lang verilog -synth synplify -bus_exp 7 -bb -arch xo3c00f -type ebfifo -depth 256 -width 8 -rwidth 8 -no_enable -pe 10 -pf 254 
    Circuit name     : fifo
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
    Inputs       : Data[7:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
    Outputs      : Q[7:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : fifo.edn
    Verilog output   : fifo.v
    Verilog template : fifo_tmpl.v
    Verilog testbench: tb_fifo_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : fifo.srp
    Estimated Resource Usage:
            EBR : 1
  
END   SCUBA Module Synthesis

