
*** Running vivado
    with args -log nolinear.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nolinear.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source nolinear.tcl -notrace
Command: synth_design -top nolinear -part xcvu9p-flga2104-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23292
WARNING: [Synth 8-2507] parameter declaration becomes local in selector with formal parameter declaration list [/home/hyyuan/workspace/nolinear_function/project/rtl/selector.v:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in selector with formal parameter declaration list [/home/hyyuan/workspace/nolinear_function/project/rtl/selector.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in selector with formal parameter declaration list [/home/hyyuan/workspace/nolinear_function/project/rtl/selector.v:19]
WARNING: [Synth 8-2507] parameter declaration becomes local in selector with formal parameter declaration list [/home/hyyuan/workspace/nolinear_function/project/rtl/selector.v:20]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3128.934 ; gain = 228.633 ; free physical = 413900 ; free virtual = 492040
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nolinear' [/home/hyyuan/workspace/nolinear_function/project/rtl/nolinear.v:1]
INFO: [Synth 8-6157] synthesizing module 'selector' [/home/hyyuan/workspace/nolinear_function/project/rtl/selector.v:1]
	Parameter Bf bound to: 8 - type: integer 
	Parameter FIX_POINT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'selector' (1#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/selector.v:1]
INFO: [Synth 8-6157] synthesizing module 'ru' [/home/hyyuan/workspace/nolinear_function/project/rtl/ru.v:1]
	Parameter Bf bound to: 8 - type: integer 
	Parameter FIX_POINT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'log2' [/home/hyyuan/workspace/nolinear_function/project/rtl/log2.v:1]
	Parameter Bf bound to: 8 - type: integer 
	Parameter FIX_POINT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'log2' (2#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/log2.v:1]
INFO: [Synth 8-6157] synthesizing module 'constant_mul' [/home/hyyuan/workspace/nolinear_function/project/rtl/const_mul.v:1]
	Parameter Bf bound to: 8 - type: integer 
	Parameter FIX_POINT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'constant_mul' (3#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/const_mul.v:1]
INFO: [Synth 8-6157] synthesizing module 'exp2' [/home/hyyuan/workspace/nolinear_function/project/rtl/exp2.v:1]
	Parameter Bf bound to: 8 - type: integer 
	Parameter FIX_POINT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'exp2' (4#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/exp2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ru' (5#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/ru.v:1]
INFO: [Synth 8-6157] synthesizing module 'add' [/home/hyyuan/workspace/nolinear_function/project/rtl/add.v:1]
	Parameter Bf bound to: 8 - type: integer 
	Parameter FIX_POINT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'add' (6#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/add.v:1]
INFO: [Synth 8-6157] synthesizing module 'systolic_odd_even_sort' [/home/hyyuan/workspace/nolinear_function/project/rtl/systolic_odd_even_sort/systolic_odd_even_sort.v:1]
	Parameter FIX_POINT_WIDTH bound to: 16 - type: integer 
	Parameter DATA_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sort_pe' [/home/hyyuan/workspace/nolinear_function/project/rtl/systolic_odd_even_sort/sort_pe.v:2]
	Parameter FIX_POINT_WIDTH bound to: 16 - type: integer 
	Parameter DATA_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sort4' [/home/hyyuan/workspace/nolinear_function/project/rtl/systolic_odd_even_sort/sort4.v:4]
	Parameter FIX_POINT_WIDTH bound to: 16 - type: integer 
	Parameter DATA_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sort4' (7#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/systolic_odd_even_sort/sort4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sort_pe' (8#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/systolic_odd_even_sort/sort_pe.v:2]
INFO: [Synth 8-6157] synthesizing module 'sort_controller' [/home/hyyuan/workspace/nolinear_function/project/rtl/systolic_odd_even_sort/sort_controller.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sort_controller' (9#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/systolic_odd_even_sort/sort_controller.v:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic_odd_even_sort' (10#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/systolic_odd_even_sort/systolic_odd_even_sort.v:1]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/hyyuan/workspace/nolinear_function/project/rtl/register.v:2]
	Parameter DATASIZE bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (11#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/register.v:2]
INFO: [Synth 8-6155] done synthesizing module 'nolinear' (12#1) [/home/hyyuan/workspace/nolinear_function/project/rtl/nolinear.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3174.910 ; gain = 274.609 ; free physical = 413029 ; free virtual = 491169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3192.719 ; gain = 292.418 ; free physical = 413029 ; free virtual = 491169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3192.719 ; gain = 292.418 ; free physical = 413029 ; free virtual = 491169
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3192.719 ; gain = 0.000 ; free physical = 413794 ; free virtual = 491934
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hyyuan/workspace/nolinear_function/nolinear_function/nolinear_function.srcs/constrs_1/new/nolinear_function.xdc]
Finished Parsing XDC File [/home/hyyuan/workspace/nolinear_function/nolinear_function/nolinear_function.srcs/constrs_1/new/nolinear_function.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hyyuan/workspace/nolinear_function/nolinear_function/nolinear_function.srcs/constrs_1/new/nolinear_function.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nolinear_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nolinear_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3386.281 ; gain = 0.000 ; free physical = 413714 ; free virtual = 491855
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3386.281 ; gain = 0.000 ; free physical = 413714 ; free virtual = 491855
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3386.281 ; gain = 485.980 ; free physical = 413845 ; free virtual = 491987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3386.281 ; gain = 485.980 ; free physical = 413844 ; free virtual = 491986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3386.281 ; gain = 485.980 ; free physical = 413849 ; free virtual = 491990
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'sort_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
          EVEN_SL_ODD_RR |                          0000010 |                          0000010
             ODD_COMPARE |                          1000000 |                          1000000
          EVEN_RL_ODD_SR |                          0000100 |                          0000100
          EVEN_RR_ODD_SL |                          0001000 |                          0001000
            EVEN_COMPARE |                          0100000 |                          0100000
          EVEN_SR_ODD_RL |                          0010000 |                          0010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'sort_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3386.281 ; gain = 485.980 ; free physical = 413839 ; free virtual = 491982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 64    
	   3 Input   16 Bit       Adders := 48    
	   2 Input    8 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 33    
	   2 Input    3 Bit       Adders := 8     
+---Registers : 
	              256 Bit    Registers := 11    
	               16 Bit    Registers := 64    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 48    
	   3 Input   16 Bit        Muxes := 32    
	   2 Input   16 Bit        Muxes := 384   
	  17 Input   16 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 16    
	   2 Input    7 Bit        Muxes := 29    
	   8 Input    7 Bit        Muxes := 13    
	   2 Input    6 Bit        Muxes := 13    
	  17 Input    5 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 16    
	   4 Input    3 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 318   
	   5 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 24    
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register u_stage3_reg1/regfile_reg is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
DSP Report: Generating DSP multiply0, operation Mode is: A2*B.
DSP Report: register multiply0 is absorbed into DSP multiply0.
DSP Report: operator multiply0 is absorbed into DSP multiply0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3386.281 ; gain = 485.980 ; free physical = 413781 ; free virtual = 491929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nolinear    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 3658.469 ; gain = 758.168 ; free physical = 413340 ; free virtual = 491489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 3658.469 ; gain = 758.168 ; free physical = 413331 ; free virtual = 491480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 3833.480 ; gain = 933.180 ; free physical = 413325 ; free virtual = 491473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3833.484 ; gain = 933.184 ; free physical = 413323 ; free virtual = 491472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3833.484 ; gain = 933.184 ; free physical = 413323 ; free virtual = 491472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 3833.484 ; gain = 933.184 ; free physical = 413321 ; free virtual = 491470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 3833.484 ; gain = 933.184 ; free physical = 413321 ; free virtual = 491470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3833.484 ; gain = 933.184 ; free physical = 413321 ; free virtual = 491470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3833.484 ; gain = 933.184 ; free physical = 413321 ; free virtual = 491470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   183|
|3     |DSP_ALU         |    16|
|4     |DSP_A_B_DATA    |    16|
|5     |DSP_C_DATA      |    16|
|6     |DSP_MULTIPLIER  |    16|
|7     |DSP_M_DATA      |    16|
|8     |DSP_OUTPUT      |    16|
|9     |DSP_PREADD      |    16|
|10    |DSP_PREADD_DATA |    16|
|11    |LUT1            |   185|
|12    |LUT2            |   558|
|13    |LUT3            |  1535|
|14    |LUT4            |  1800|
|15    |LUT5            |  1995|
|16    |LUT6            |  3432|
|17    |FDRE            |  3075|
|18    |FDSE            |     3|
|19    |IBUF            |   271|
|20    |OBUF            |   256|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3833.484 ; gain = 933.184 ; free physical = 413321 ; free virtual = 491470
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 3833.484 ; gain = 739.621 ; free physical = 413350 ; free virtual = 491498
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3833.488 ; gain = 933.184 ; free physical = 413350 ; free virtual = 491498
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3833.488 ; gain = 0.000 ; free physical = 413437 ; free virtual = 491586
INFO: [Netlist 29-17] Analyzing 471 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3865.500 ; gain = 0.000 ; free physical = 413338 ; free virtual = 491486
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 271 instances

Synth Design complete, checksum: 35ad5f6e
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:19 . Memory (MB): peak = 3865.500 ; gain = 1192.180 ; free physical = 413491 ; free virtual = 491639
INFO: [Common 17-1381] The checkpoint '/home/hyyuan/workspace/nolinear_function/nolinear_function/nolinear_function.runs/synth_1/nolinear.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nolinear_utilization_synth.rpt -pb nolinear_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 14 00:45:17 2025...
