// Seed: 2467240984
module module_0 (
    output logic id_0,
    input  wand  id_1,
    output wire  id_2,
    input  tri   id_3,
    input  wand  id_4,
    output tri   id_5,
    input  tri1  id_6
);
  always @(id_3) begin
    id_2 = 1;
    $display;
    id_0 <= 1'b0;
  end
  tri1 id_8;
  supply1 id_9, id_10;
  wire id_11;
  assign id_8 = 1;
  assign id_9 = 1;
  wire id_12;
endmodule
module module_1 (
    output logic id_0,
    input tri1 module_1,
    input wor id_2,
    output supply1 id_3,
    output wor id_4
);
  always @(posedge 1 or negedge 1) begin
    id_0 <= 1 == 1;
  end
  module_0(
      id_0, id_2, id_4, id_2, id_2, id_4, id_2
  );
endmodule
