Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 21 13:50:09 2024
| Host         : DESKTOP-Q2S85GV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -26.785     -591.852                     35                  542        0.143        0.000                      0                  542        3.500        0.000                       0                   252  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -26.785     -591.852                     35                  542        0.143        0.000                      0                  542        3.500        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           35  Failing Endpoints,  Worst Slack      -26.785ns,  Total Violation     -591.852ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -26.785ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.803ns  (logic 22.234ns (63.885%)  route 12.569ns (36.115%))
  Logic Levels:           92  (CARRY4=75 LUT2=1 LUT3=11 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.634     5.708    clk_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     6.226 r  b_reg[0]/Q
                         net (fo=42, routed)          0.470     6.695    b_reg_n_0_[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.819 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.819    modul[15]_i_322_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.351 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.351    modul_reg[15]_i_284_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.009     7.474    modul_reg[15]_i_279_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.588    modul_reg[15]_i_274_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.702    modul_reg[15]_i_271_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.973 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.707     8.681    modul_reg[15]_i_270_n_3
    SLICE_X40Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.510 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.510    modul_reg[15]_i_262_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.624    modul_reg[15]_i_257_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.738    modul_reg[15]_i_252_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.852    modul_reg[15]_i_249_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.664    10.673    modul_reg[15]_i_248_n_2
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.329    11.002 r  modul[15]_i_266/O
                         net (fo=1, routed)           0.000    11.002    modul[15]_i_266_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.534 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.534    modul_reg[15]_i_235_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.648    modul_reg[15]_i_230_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.762    modul_reg[15]_i_227_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.919 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.606    12.525    modul_reg[15]_i_226_n_2
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.329    12.854 r  modul[15]_i_245/O
                         net (fo=1, routed)           0.000    12.854    modul[15]_i_245_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.230 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.230    modul_reg[15]_i_218_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.347 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.347    modul_reg[15]_i_213_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.464 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.464    modul_reg[15]_i_208_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.581 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.581    modul_reg[15]_i_205_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.738 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.678    14.416    modul_reg[15]_i_204_n_2
    SLICE_X40Y84         LUT3 (Prop_lut3_I0_O)        0.332    14.748 r  modul[15]_i_225/O
                         net (fo=1, routed)           0.000    14.748    modul[15]_i_225_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.298 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.298    modul_reg[15]_i_196_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.412    modul_reg[15]_i_191_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.526    modul_reg[15]_i_186_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.640    modul_reg[15]_i_183_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.763    16.560    modul_reg[15]_i_182_n_2
    SLICE_X39Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.345 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.345    modul_reg[15]_i_174_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.459 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.459    modul_reg[15]_i_169_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.573 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.573    modul_reg[15]_i_164_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    17.687    modul_reg[15]_i_161_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.844 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.550    18.394    modul_reg[15]_i_160_n_2
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.329    18.723 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    18.723    modul[15]_i_181_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.273    modul_reg[15]_i_152_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.387    modul_reg[15]_i_147_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.501    modul_reg[15]_i_142_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    19.615    modul_reg[15]_i_139_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.772 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.633    20.405    modul_reg[15]_i_138_n_2
    SLICE_X40Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.190 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.190    modul_reg[15]_i_130_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.304    modul_reg[15]_i_125_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    21.418    modul_reg[15]_i_120_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.532    modul_reg[15]_i_117_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.689 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.774    22.463    modul_reg[15]_i_116_n_2
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.248 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.248    modul_reg[15]_i_108_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.362 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.362    modul_reg[15]_i_103_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.476    modul_reg[15]_i_98_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.001    23.591    modul_reg[15]_i_95_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.748 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.599    24.347    modul_reg[15]_i_94_n_2
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    24.676    modul[15]_i_115_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.001    25.226    modul_reg[15]_i_86_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.340    modul_reg[15]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    25.454    modul_reg[15]_i_76_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.568    modul_reg[15]_i_73_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.725 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.561    26.287    modul_reg[15]_i_72_n_2
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.329    26.616 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    26.616    modul[15]_i_93_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.166 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.166    modul_reg[15]_i_64_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.280    modul_reg[15]_i_59_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.394 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.394    modul_reg[15]_i_54_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.508 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.508    modul_reg[15]_i_51_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.665 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.582    28.246    modul_reg[15]_i_50_n_2
    SLICE_X38Y105        LUT3 (Prop_lut3_I0_O)        0.329    28.575 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    28.575    modul[15]_i_71_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.108 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.108    modul_reg[15]_i_45_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.225 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.225    modul_reg[15]_i_40_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.342 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.342    modul_reg[15]_i_35_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.459 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.459    modul_reg[15]_i_32_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.616 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.578    30.194    modul_reg[15]_i_31_n_2
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.332    30.526 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    30.526    modul[14]_i_21_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.076 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.076    modul_reg[14]_i_14_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.190 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.190    modul_reg[15]_i_26_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.304 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.304    modul_reg[15]_i_21_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.418 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.418    modul_reg[15]_i_18_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.575 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.538    32.113    modul_reg[15]_i_17_n_2
    SLICE_X38Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.442 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    32.442    modul[11]_i_16_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.975 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.975    modul_reg[11]_i_9_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.092 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.092    modul_reg[14]_i_9_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.209 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.209    modul_reg[15]_i_12_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.326 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.326    modul_reg[15]_i_9_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.483 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.554    34.037    modul_reg[15]_i_8_n_2
    SLICE_X39Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.825 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.825    modul_reg[6]_i_3_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.939    modul_reg[11]_i_4_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.053    modul_reg[14]_i_4_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    modul_reg[15]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.411    35.735    modul_reg[15]_i_4_n_2
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    36.570 f  modul_reg[3]_i_2/O[1]
                         net (fo=3, routed)           0.450    37.020    modul_reg[3]_i_2_n_6
    SLICE_X38Y118        LUT4 (Prop_lut4_I1_O)        0.306    37.326 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.407    37.734    modul[3]_i_3_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.124    37.858 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.671    38.529    modul[5]_i_2_n_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I2_O)        0.124    38.653 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.601    39.254    modul[9]_i_2_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.124    39.378 r  modul[13]_i_2/O
                         net (fo=3, routed)           0.175    39.552    modul[13]_i_2_n_0
    SLICE_X37Y119        LUT3 (Prop_lut3_I2_O)        0.124    39.676 r  modul[14]_i_3/O
                         net (fo=2, routed)           0.303    39.979    modul[14]_i_3_n_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I5_O)        0.124    40.103 r  modul[15]_i_3/O
                         net (fo=1, routed)           0.283    40.387    modul[15]_i_3_n_0
    SLICE_X39Y120        LUT3 (Prop_lut3_I2_O)        0.124    40.511 r  modul[15]_i_1/O
                         net (fo=1, routed)           0.000    40.511    modul[15]_i_1_n_0
    SLICE_X39Y120        FDCE                                         r  modul_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.642    13.407    clk_IBUF_BUFG
    SLICE_X39Y120        FDCE                                         r  modul_reg[15]/C
                         clock pessimism              0.323    13.730    
                         clock uncertainty           -0.035    13.694    
    SLICE_X39Y120        FDCE (Setup_fdce_C_D)        0.031    13.725    modul_reg[15]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                         -40.511    
  -------------------------------------------------------------------
                         slack                                -26.785    

Slack (VIOLATED) :        -26.379ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.396ns  (logic 22.110ns (64.281%)  route 12.286ns (35.719%))
  Logic Levels:           91  (CARRY4=75 LUT2=1 LUT3=10 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.634     5.708    clk_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     6.226 r  b_reg[0]/Q
                         net (fo=42, routed)          0.470     6.695    b_reg_n_0_[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.819 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.819    modul[15]_i_322_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.351 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.351    modul_reg[15]_i_284_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.009     7.474    modul_reg[15]_i_279_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.588    modul_reg[15]_i_274_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.702    modul_reg[15]_i_271_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.973 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.707     8.681    modul_reg[15]_i_270_n_3
    SLICE_X40Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.510 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.510    modul_reg[15]_i_262_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.624    modul_reg[15]_i_257_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.738    modul_reg[15]_i_252_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.852    modul_reg[15]_i_249_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.664    10.673    modul_reg[15]_i_248_n_2
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.329    11.002 r  modul[15]_i_266/O
                         net (fo=1, routed)           0.000    11.002    modul[15]_i_266_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.534 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.534    modul_reg[15]_i_235_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.648    modul_reg[15]_i_230_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.762    modul_reg[15]_i_227_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.919 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.606    12.525    modul_reg[15]_i_226_n_2
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.329    12.854 r  modul[15]_i_245/O
                         net (fo=1, routed)           0.000    12.854    modul[15]_i_245_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.230 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.230    modul_reg[15]_i_218_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.347 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.347    modul_reg[15]_i_213_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.464 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.464    modul_reg[15]_i_208_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.581 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.581    modul_reg[15]_i_205_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.738 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.678    14.416    modul_reg[15]_i_204_n_2
    SLICE_X40Y84         LUT3 (Prop_lut3_I0_O)        0.332    14.748 r  modul[15]_i_225/O
                         net (fo=1, routed)           0.000    14.748    modul[15]_i_225_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.298 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.298    modul_reg[15]_i_196_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.412    modul_reg[15]_i_191_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.526    modul_reg[15]_i_186_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.640    modul_reg[15]_i_183_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.763    16.560    modul_reg[15]_i_182_n_2
    SLICE_X39Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.345 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.345    modul_reg[15]_i_174_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.459 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.459    modul_reg[15]_i_169_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.573 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.573    modul_reg[15]_i_164_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    17.687    modul_reg[15]_i_161_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.844 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.550    18.394    modul_reg[15]_i_160_n_2
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.329    18.723 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    18.723    modul[15]_i_181_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.273    modul_reg[15]_i_152_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.387    modul_reg[15]_i_147_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.501    modul_reg[15]_i_142_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    19.615    modul_reg[15]_i_139_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.772 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.633    20.405    modul_reg[15]_i_138_n_2
    SLICE_X40Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.190 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.190    modul_reg[15]_i_130_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.304    modul_reg[15]_i_125_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    21.418    modul_reg[15]_i_120_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.532    modul_reg[15]_i_117_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.689 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.774    22.463    modul_reg[15]_i_116_n_2
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.248 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.248    modul_reg[15]_i_108_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.362 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.362    modul_reg[15]_i_103_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.476    modul_reg[15]_i_98_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.001    23.591    modul_reg[15]_i_95_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.748 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.599    24.347    modul_reg[15]_i_94_n_2
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    24.676    modul[15]_i_115_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.001    25.226    modul_reg[15]_i_86_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.340    modul_reg[15]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    25.454    modul_reg[15]_i_76_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.568    modul_reg[15]_i_73_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.725 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.561    26.287    modul_reg[15]_i_72_n_2
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.329    26.616 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    26.616    modul[15]_i_93_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.166 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.166    modul_reg[15]_i_64_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.280    modul_reg[15]_i_59_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.394 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.394    modul_reg[15]_i_54_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.508 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.508    modul_reg[15]_i_51_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.665 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.582    28.246    modul_reg[15]_i_50_n_2
    SLICE_X38Y105        LUT3 (Prop_lut3_I0_O)        0.329    28.575 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    28.575    modul[15]_i_71_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.108 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.108    modul_reg[15]_i_45_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.225 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.225    modul_reg[15]_i_40_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.342 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.342    modul_reg[15]_i_35_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.459 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.459    modul_reg[15]_i_32_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.616 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.578    30.194    modul_reg[15]_i_31_n_2
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.332    30.526 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    30.526    modul[14]_i_21_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.076 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.076    modul_reg[14]_i_14_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.190 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.190    modul_reg[15]_i_26_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.304 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.304    modul_reg[15]_i_21_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.418 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.418    modul_reg[15]_i_18_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.575 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.538    32.113    modul_reg[15]_i_17_n_2
    SLICE_X38Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.442 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    32.442    modul[11]_i_16_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.975 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.975    modul_reg[11]_i_9_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.092 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.092    modul_reg[14]_i_9_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.209 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.209    modul_reg[15]_i_12_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.326 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.326    modul_reg[15]_i_9_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.483 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.554    34.037    modul_reg[15]_i_8_n_2
    SLICE_X39Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.825 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.825    modul_reg[6]_i_3_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.939    modul_reg[11]_i_4_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.053    modul_reg[14]_i_4_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    modul_reg[15]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.411    35.735    modul_reg[15]_i_4_n_2
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    36.570 f  modul_reg[3]_i_2/O[1]
                         net (fo=3, routed)           0.450    37.020    modul_reg[3]_i_2_n_6
    SLICE_X38Y118        LUT4 (Prop_lut4_I1_O)        0.306    37.326 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.407    37.734    modul[3]_i_3_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.124    37.858 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.671    38.529    modul[5]_i_2_n_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I2_O)        0.124    38.653 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.601    39.254    modul[9]_i_2_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.124    39.378 r  modul[13]_i_2/O
                         net (fo=3, routed)           0.175    39.552    modul[13]_i_2_n_0
    SLICE_X37Y119        LUT3 (Prop_lut3_I2_O)        0.124    39.676 r  modul[14]_i_3/O
                         net (fo=2, routed)           0.303    39.980    modul[14]_i_3_n_0
    SLICE_X37Y121        LUT6 (Prop_lut6_I3_O)        0.124    40.104 r  modul[14]_i_1/O
                         net (fo=1, routed)           0.000    40.104    modul[14]_i_1_n_0
    SLICE_X37Y121        FDCE                                         r  modul_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.641    13.406    clk_IBUF_BUFG
    SLICE_X37Y121        FDCE                                         r  modul_reg[14]/C
                         clock pessimism              0.323    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X37Y121        FDCE (Setup_fdce_C_D)        0.031    13.724    modul_reg[14]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -40.104    
  -------------------------------------------------------------------
                         slack                                -26.379    

Slack (VIOLATED) :        -26.223ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.289ns  (logic 21.986ns (64.119%)  route 12.303ns (35.881%))
  Logic Levels:           90  (CARRY4=75 LUT2=1 LUT3=9 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.634     5.708    clk_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     6.226 r  b_reg[0]/Q
                         net (fo=42, routed)          0.470     6.695    b_reg_n_0_[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.819 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.819    modul[15]_i_322_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.351 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.351    modul_reg[15]_i_284_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.009     7.474    modul_reg[15]_i_279_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.588    modul_reg[15]_i_274_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.702    modul_reg[15]_i_271_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.973 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.707     8.681    modul_reg[15]_i_270_n_3
    SLICE_X40Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.510 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.510    modul_reg[15]_i_262_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.624    modul_reg[15]_i_257_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.738    modul_reg[15]_i_252_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.852    modul_reg[15]_i_249_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.664    10.673    modul_reg[15]_i_248_n_2
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.329    11.002 r  modul[15]_i_266/O
                         net (fo=1, routed)           0.000    11.002    modul[15]_i_266_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.534 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.534    modul_reg[15]_i_235_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.648    modul_reg[15]_i_230_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.762    modul_reg[15]_i_227_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.919 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.606    12.525    modul_reg[15]_i_226_n_2
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.329    12.854 r  modul[15]_i_245/O
                         net (fo=1, routed)           0.000    12.854    modul[15]_i_245_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.230 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.230    modul_reg[15]_i_218_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.347 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.347    modul_reg[15]_i_213_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.464 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.464    modul_reg[15]_i_208_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.581 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.581    modul_reg[15]_i_205_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.738 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.678    14.416    modul_reg[15]_i_204_n_2
    SLICE_X40Y84         LUT3 (Prop_lut3_I0_O)        0.332    14.748 r  modul[15]_i_225/O
                         net (fo=1, routed)           0.000    14.748    modul[15]_i_225_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.298 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.298    modul_reg[15]_i_196_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.412    modul_reg[15]_i_191_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.526    modul_reg[15]_i_186_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.640    modul_reg[15]_i_183_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.763    16.560    modul_reg[15]_i_182_n_2
    SLICE_X39Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.345 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.345    modul_reg[15]_i_174_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.459 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.459    modul_reg[15]_i_169_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.573 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.573    modul_reg[15]_i_164_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    17.687    modul_reg[15]_i_161_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.844 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.550    18.394    modul_reg[15]_i_160_n_2
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.329    18.723 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    18.723    modul[15]_i_181_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.273    modul_reg[15]_i_152_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.387    modul_reg[15]_i_147_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.501    modul_reg[15]_i_142_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    19.615    modul_reg[15]_i_139_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.772 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.633    20.405    modul_reg[15]_i_138_n_2
    SLICE_X40Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.190 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.190    modul_reg[15]_i_130_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.304    modul_reg[15]_i_125_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    21.418    modul_reg[15]_i_120_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.532    modul_reg[15]_i_117_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.689 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.774    22.463    modul_reg[15]_i_116_n_2
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.248 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.248    modul_reg[15]_i_108_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.362 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.362    modul_reg[15]_i_103_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.476    modul_reg[15]_i_98_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.001    23.591    modul_reg[15]_i_95_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.748 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.599    24.347    modul_reg[15]_i_94_n_2
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    24.676    modul[15]_i_115_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.001    25.226    modul_reg[15]_i_86_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.340    modul_reg[15]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    25.454    modul_reg[15]_i_76_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.568    modul_reg[15]_i_73_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.725 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.561    26.287    modul_reg[15]_i_72_n_2
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.329    26.616 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    26.616    modul[15]_i_93_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.166 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.166    modul_reg[15]_i_64_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.280    modul_reg[15]_i_59_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.394 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.394    modul_reg[15]_i_54_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.508 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.508    modul_reg[15]_i_51_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.665 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.582    28.246    modul_reg[15]_i_50_n_2
    SLICE_X38Y105        LUT3 (Prop_lut3_I0_O)        0.329    28.575 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    28.575    modul[15]_i_71_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.108 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.108    modul_reg[15]_i_45_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.225 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.225    modul_reg[15]_i_40_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.342 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.342    modul_reg[15]_i_35_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.459 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.459    modul_reg[15]_i_32_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.616 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.578    30.194    modul_reg[15]_i_31_n_2
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.332    30.526 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    30.526    modul[14]_i_21_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.076 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.076    modul_reg[14]_i_14_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.190 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.190    modul_reg[15]_i_26_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.304 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.304    modul_reg[15]_i_21_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.418 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.418    modul_reg[15]_i_18_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.575 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.538    32.113    modul_reg[15]_i_17_n_2
    SLICE_X38Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.442 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    32.442    modul[11]_i_16_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.975 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.975    modul_reg[11]_i_9_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.092 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.092    modul_reg[14]_i_9_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.209 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.209    modul_reg[15]_i_12_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.326 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.326    modul_reg[15]_i_9_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.483 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.554    34.037    modul_reg[15]_i_8_n_2
    SLICE_X39Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.825 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.825    modul_reg[6]_i_3_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.939    modul_reg[11]_i_4_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.053    modul_reg[14]_i_4_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    modul_reg[15]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.411    35.735    modul_reg[15]_i_4_n_2
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    36.570 f  modul_reg[3]_i_2/O[1]
                         net (fo=3, routed)           0.450    37.020    modul_reg[3]_i_2_n_6
    SLICE_X38Y118        LUT4 (Prop_lut4_I1_O)        0.306    37.326 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.407    37.734    modul[3]_i_3_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.124    37.858 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.671    38.529    modul[5]_i_2_n_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I2_O)        0.124    38.653 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.601    39.254    modul[9]_i_2_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.124    39.378 r  modul[13]_i_2/O
                         net (fo=3, routed)           0.495    39.873    modul[13]_i_2_n_0
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.124    39.997 r  modul[13]_i_1/O
                         net (fo=1, routed)           0.000    39.997    modul[13]_i_1_n_0
    SLICE_X36Y119        FDCE                                         r  modul_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.642    13.407    clk_IBUF_BUFG
    SLICE_X36Y119        FDCE                                         r  modul_reg[13]/C
                         clock pessimism              0.323    13.730    
                         clock uncertainty           -0.035    13.694    
    SLICE_X36Y119        FDCE (Setup_fdce_C_D)        0.079    13.773    modul_reg[13]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                         -39.997    
  -------------------------------------------------------------------
                         slack                                -26.223    

Slack (VIOLATED) :        -26.104ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.120ns  (logic 21.986ns (64.437%)  route 12.134ns (35.563%))
  Logic Levels:           90  (CARRY4=75 LUT2=1 LUT3=9 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.634     5.708    clk_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     6.226 r  b_reg[0]/Q
                         net (fo=42, routed)          0.470     6.695    b_reg_n_0_[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.819 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.819    modul[15]_i_322_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.351 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.351    modul_reg[15]_i_284_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.009     7.474    modul_reg[15]_i_279_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.588    modul_reg[15]_i_274_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.702    modul_reg[15]_i_271_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.973 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.707     8.681    modul_reg[15]_i_270_n_3
    SLICE_X40Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.510 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.510    modul_reg[15]_i_262_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.624    modul_reg[15]_i_257_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.738    modul_reg[15]_i_252_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.852    modul_reg[15]_i_249_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.664    10.673    modul_reg[15]_i_248_n_2
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.329    11.002 r  modul[15]_i_266/O
                         net (fo=1, routed)           0.000    11.002    modul[15]_i_266_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.534 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.534    modul_reg[15]_i_235_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.648    modul_reg[15]_i_230_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.762    modul_reg[15]_i_227_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.919 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.606    12.525    modul_reg[15]_i_226_n_2
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.329    12.854 r  modul[15]_i_245/O
                         net (fo=1, routed)           0.000    12.854    modul[15]_i_245_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.230 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.230    modul_reg[15]_i_218_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.347 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.347    modul_reg[15]_i_213_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.464 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.464    modul_reg[15]_i_208_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.581 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.581    modul_reg[15]_i_205_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.738 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.678    14.416    modul_reg[15]_i_204_n_2
    SLICE_X40Y84         LUT3 (Prop_lut3_I0_O)        0.332    14.748 r  modul[15]_i_225/O
                         net (fo=1, routed)           0.000    14.748    modul[15]_i_225_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.298 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.298    modul_reg[15]_i_196_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.412    modul_reg[15]_i_191_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.526    modul_reg[15]_i_186_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.640    modul_reg[15]_i_183_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.763    16.560    modul_reg[15]_i_182_n_2
    SLICE_X39Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.345 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.345    modul_reg[15]_i_174_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.459 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.459    modul_reg[15]_i_169_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.573 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.573    modul_reg[15]_i_164_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    17.687    modul_reg[15]_i_161_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.844 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.550    18.394    modul_reg[15]_i_160_n_2
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.329    18.723 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    18.723    modul[15]_i_181_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.273    modul_reg[15]_i_152_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.387    modul_reg[15]_i_147_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.501    modul_reg[15]_i_142_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    19.615    modul_reg[15]_i_139_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.772 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.633    20.405    modul_reg[15]_i_138_n_2
    SLICE_X40Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.190 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.190    modul_reg[15]_i_130_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.304    modul_reg[15]_i_125_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    21.418    modul_reg[15]_i_120_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.532    modul_reg[15]_i_117_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.689 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.774    22.463    modul_reg[15]_i_116_n_2
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.248 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.248    modul_reg[15]_i_108_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.362 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.362    modul_reg[15]_i_103_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.476    modul_reg[15]_i_98_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.001    23.591    modul_reg[15]_i_95_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.748 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.599    24.347    modul_reg[15]_i_94_n_2
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    24.676    modul[15]_i_115_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.001    25.226    modul_reg[15]_i_86_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.340    modul_reg[15]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    25.454    modul_reg[15]_i_76_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.568    modul_reg[15]_i_73_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.725 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.561    26.287    modul_reg[15]_i_72_n_2
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.329    26.616 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    26.616    modul[15]_i_93_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.166 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.166    modul_reg[15]_i_64_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.280    modul_reg[15]_i_59_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.394 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.394    modul_reg[15]_i_54_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.508 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.508    modul_reg[15]_i_51_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.665 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.582    28.246    modul_reg[15]_i_50_n_2
    SLICE_X38Y105        LUT3 (Prop_lut3_I0_O)        0.329    28.575 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    28.575    modul[15]_i_71_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.108 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.108    modul_reg[15]_i_45_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.225 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.225    modul_reg[15]_i_40_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.342 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.342    modul_reg[15]_i_35_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.459 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.459    modul_reg[15]_i_32_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.616 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.578    30.194    modul_reg[15]_i_31_n_2
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.332    30.526 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    30.526    modul[14]_i_21_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.076 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.076    modul_reg[14]_i_14_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.190 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.190    modul_reg[15]_i_26_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.304 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.304    modul_reg[15]_i_21_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.418 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.418    modul_reg[15]_i_18_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.575 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.538    32.113    modul_reg[15]_i_17_n_2
    SLICE_X38Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.442 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    32.442    modul[11]_i_16_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.975 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.975    modul_reg[11]_i_9_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.092 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.092    modul_reg[14]_i_9_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.209 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.209    modul_reg[15]_i_12_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.326 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.326    modul_reg[15]_i_9_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.483 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.554    34.037    modul_reg[15]_i_8_n_2
    SLICE_X39Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.825 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.825    modul_reg[6]_i_3_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.939    modul_reg[11]_i_4_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.053    modul_reg[14]_i_4_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    modul_reg[15]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.411    35.735    modul_reg[15]_i_4_n_2
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    36.570 f  modul_reg[3]_i_2/O[1]
                         net (fo=3, routed)           0.450    37.020    modul_reg[3]_i_2_n_6
    SLICE_X38Y118        LUT4 (Prop_lut4_I1_O)        0.306    37.326 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.407    37.734    modul[3]_i_3_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.124    37.858 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.671    38.529    modul[5]_i_2_n_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I2_O)        0.124    38.653 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.601    39.254    modul[9]_i_2_n_0
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.124    39.378 r  modul[13]_i_2/O
                         net (fo=3, routed)           0.326    39.704    modul[13]_i_2_n_0
    SLICE_X39Y120        LUT4 (Prop_lut4_I1_O)        0.124    39.828 r  modul[12]_i_1/O
                         net (fo=1, routed)           0.000    39.828    modul[12]_i_1_n_0
    SLICE_X39Y120        FDCE                                         r  modul_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.642    13.407    clk_IBUF_BUFG
    SLICE_X39Y120        FDCE                                         r  modul_reg[12]/C
                         clock pessimism              0.323    13.730    
                         clock uncertainty           -0.035    13.694    
    SLICE_X39Y120        FDCE (Setup_fdce_C_D)        0.029    13.723    modul_reg[12]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -39.828    
  -------------------------------------------------------------------
                         slack                                -26.104    

Slack (VIOLATED) :        -26.063ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.091ns  (logic 22.599ns (66.290%)  route 11.492ns (33.710%))
  Logic Levels:           95  (CARRY4=80 LUT2=2 LUT3=12 LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.634     5.708    clk_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     6.226 r  b_reg[0]/Q
                         net (fo=42, routed)          0.833     7.058    b_reg_n_0_[0]
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.182 r  div_result[15]_i_41/O
                         net (fo=1, routed)           0.000     7.182    div_result[15]_i_41_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.695 r  div_result_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.695    div_result_reg[15]_i_26_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.812 r  div_result_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.812    div_result_reg[15]_i_17_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.929 r  div_result_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.929    div_result_reg[15]_i_7_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.046 r  div_result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.046    div_result_reg[15]_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.300 r  div_result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          0.921     9.222    div_result1[15]
    SLICE_X44Y74         LUT4 (Prop_lut4_I0_O)        0.367     9.589 r  div_result[14]_i_23/O
                         net (fo=1, routed)           0.000     9.589    div_result[14]_i_23_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.987 r  div_result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.009     9.996    div_result_reg[14]_i_16_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  div_result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.110    div_result_reg[14]_i_11_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  div_result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.224    div_result_reg[14]_i_6_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  div_result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.338    div_result_reg[14]_i_3_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.495 r  div_result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          0.762    11.257    div_result1[14]
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.329    11.586 r  div_result[13]_i_23/O
                         net (fo=1, routed)           0.000    11.586    div_result[13]_i_23_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.136 r  div_result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.009    12.145    div_result_reg[13]_i_16_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.259 r  div_result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.259    div_result_reg[13]_i_11_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.373 r  div_result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.373    div_result_reg[13]_i_6_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.487 r  div_result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.487    div_result_reg[13]_i_3_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.644 r  div_result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.902    13.546    div_result1[13]
    SLICE_X37Y76         LUT3 (Prop_lut3_I0_O)        0.329    13.875 r  div_result[12]_i_23/O
                         net (fo=1, routed)           0.000    13.875    div_result[12]_i_23_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.425 r  div_result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.425    div_result_reg[12]_i_16_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.539 r  div_result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.539    div_result_reg[12]_i_11_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.653 r  div_result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.653    div_result_reg[12]_i_6_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  div_result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.767    div_result_reg[12]_i_3_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.924 r  div_result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          0.557    15.480    div_result1[12]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.329    15.809 r  div_result[11]_i_23/O
                         net (fo=1, routed)           0.000    15.809    div_result[11]_i_23_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.342 r  div_result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.342    div_result_reg[11]_i_16_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.459 r  div_result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.459    div_result_reg[11]_i_11_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.576 r  div_result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.576    div_result_reg[11]_i_6_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.693 r  div_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.693    div_result_reg[11]_i_3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.850 r  div_result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          0.719    17.570    div_result1[11]
    SLICE_X37Y81         LUT3 (Prop_lut3_I0_O)        0.332    17.902 r  div_result[10]_i_23/O
                         net (fo=1, routed)           0.000    17.902    div_result[10]_i_23_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.452 r  div_result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.452    div_result_reg[10]_i_16_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.566 r  div_result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.566    div_result_reg[10]_i_11_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  div_result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.680    div_result_reg[10]_i_6_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.794 r  div_result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.794    div_result_reg[10]_i_3_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.951 r  div_result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          0.531    19.481    div_result1[10]
    SLICE_X36Y84         LUT3 (Prop_lut3_I0_O)        0.329    19.810 r  div_result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.810    div_result[9]_i_23_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.343 r  div_result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.343    div_result_reg[9]_i_16_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.460 r  div_result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.460    div_result_reg[9]_i_11_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.577 r  div_result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.577    div_result_reg[9]_i_6_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.694 r  div_result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.694    div_result_reg[9]_i_3_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.851 r  div_result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          0.516    21.368    div_result1[9]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.332    21.700 r  div_result[8]_i_23/O
                         net (fo=1, routed)           0.000    21.700    div_result[8]_i_23_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.250 r  div_result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.250    div_result_reg[8]_i_16_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.364 r  div_result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.364    div_result_reg[8]_i_11_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.478 r  div_result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.478    div_result_reg[8]_i_6_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.592 r  div_result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.592    div_result_reg[8]_i_3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.749 r  div_result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          0.557    23.305    div_result1[8]
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.329    23.634 r  div_result[7]_i_23/O
                         net (fo=1, routed)           0.000    23.634    div_result[7]_i_23_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.167 r  div_result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.167    div_result_reg[7]_i_16_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.284 r  div_result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.284    div_result_reg[7]_i_11_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.401 r  div_result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.401    div_result_reg[7]_i_6_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.518 r  div_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.518    div_result_reg[7]_i_3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.675 r  div_result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          0.617    25.292    div_result1[7]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.332    25.624 r  div_result[6]_i_23/O
                         net (fo=1, routed)           0.000    25.624    div_result[6]_i_23_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.174 r  div_result_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.174    div_result_reg[6]_i_16_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.288 r  div_result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.288    div_result_reg[6]_i_11_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.402 r  div_result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.402    div_result_reg[6]_i_6_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.516 r  div_result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.516    div_result_reg[6]_i_3_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.673 r  div_result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          0.560    27.233    div_result1[6]
    SLICE_X36Y95         LUT3 (Prop_lut3_I0_O)        0.329    27.562 r  div_result[5]_i_23/O
                         net (fo=1, routed)           0.000    27.562    div_result[5]_i_23_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.095 r  div_result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.095    div_result_reg[5]_i_16_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.212 r  div_result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.212    div_result_reg[5]_i_11_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.329 r  div_result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.329    div_result_reg[5]_i_6_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.446 r  div_result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.446    div_result_reg[5]_i_3_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.603 r  div_result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          0.666    29.269    div_result1[5]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.332    29.601 r  div_result[4]_i_23/O
                         net (fo=1, routed)           0.000    29.601    div_result[4]_i_23_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.134 r  div_result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.134    div_result_reg[4]_i_16_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.251 r  div_result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.251    div_result_reg[4]_i_11_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.368 r  div_result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.001    30.369    div_result_reg[4]_i_6_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.486 r  div_result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.486    div_result_reg[4]_i_3_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.643 r  div_result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          0.799    31.442    div_result1[4]
    SLICE_X37Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    32.230 r  div_result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.230    div_result_reg[3]_i_16_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.344 r  div_result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.344    div_result_reg[3]_i_11_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.458 r  div_result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    32.459    div_result_reg[3]_i_6_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.573 r  div_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.573    div_result_reg[3]_i_3_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.730 r  div_result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          0.556    33.286    div_result1[3]
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.329    33.615 r  div_result[2]_i_23/O
                         net (fo=1, routed)           0.000    33.615    div_result[2]_i_23_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.165 r  div_result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.165    div_result_reg[2]_i_16_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.279 r  div_result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.279    div_result_reg[2]_i_11_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.393 r  div_result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.393    div_result_reg[2]_i_6_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.507 r  div_result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.507    div_result_reg[2]_i_3_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.664 r  div_result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          0.860    35.524    div_result1[2]
    SLICE_X36Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    36.324 r  div_result_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.324    div_result_reg[1]_i_16_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.441 r  div_result_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.441    div_result_reg[1]_i_11_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.558 r  div_result_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.558    div_result_reg[1]_i_6_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.675 r  div_result_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.675    div_result_reg[1]_i_3_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.832 r  div_result_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          0.824    37.656    div_result1[1]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.332    37.988 r  div_result[0]_i_23/O
                         net (fo=1, routed)           0.000    37.988    div_result[0]_i_23_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.520 r  div_result_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.520    div_result_reg[0]_i_15_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.634 r  div_result_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.634    div_result_reg[0]_i_10_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.748 r  div_result_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.748    div_result_reg[0]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.862 r  div_result_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.862    div_result_reg[0]_i_3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.133 r  div_result_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.293    39.426    div_result1[0]
    SLICE_X37Y107        LUT2 (Prop_lut2_I0_O)        0.373    39.799 r  div_result[0]_i_1/O
                         net (fo=1, routed)           0.000    39.799    div_result[0]_i_1_n_0
    SLICE_X37Y107        FDCE                                         r  div_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.652    13.417    clk_IBUF_BUFG
    SLICE_X37Y107        FDCE                                         r  div_result_reg[0]/C
                         clock pessimism              0.323    13.740    
                         clock uncertainty           -0.035    13.704    
    SLICE_X37Y107        FDCE (Setup_fdce_C_D)        0.031    13.735    div_result_reg[0]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -39.799    
  -------------------------------------------------------------------
                         slack                                -26.063    

Slack (VIOLATED) :        -26.045ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.113ns  (logic 21.986ns (64.450%)  route 12.127ns (35.550%))
  Logic Levels:           90  (CARRY4=75 LUT2=1 LUT3=9 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.634     5.708    clk_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     6.226 r  b_reg[0]/Q
                         net (fo=42, routed)          0.470     6.695    b_reg_n_0_[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.819 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.819    modul[15]_i_322_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.351 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.351    modul_reg[15]_i_284_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.009     7.474    modul_reg[15]_i_279_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.588    modul_reg[15]_i_274_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.702    modul_reg[15]_i_271_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.973 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.707     8.681    modul_reg[15]_i_270_n_3
    SLICE_X40Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.510 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.510    modul_reg[15]_i_262_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.624    modul_reg[15]_i_257_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.738    modul_reg[15]_i_252_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.852    modul_reg[15]_i_249_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.664    10.673    modul_reg[15]_i_248_n_2
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.329    11.002 r  modul[15]_i_266/O
                         net (fo=1, routed)           0.000    11.002    modul[15]_i_266_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.534 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.534    modul_reg[15]_i_235_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.648    modul_reg[15]_i_230_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.762    modul_reg[15]_i_227_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.919 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.606    12.525    modul_reg[15]_i_226_n_2
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.329    12.854 r  modul[15]_i_245/O
                         net (fo=1, routed)           0.000    12.854    modul[15]_i_245_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.230 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.230    modul_reg[15]_i_218_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.347 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.347    modul_reg[15]_i_213_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.464 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.464    modul_reg[15]_i_208_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.581 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.581    modul_reg[15]_i_205_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.738 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.678    14.416    modul_reg[15]_i_204_n_2
    SLICE_X40Y84         LUT3 (Prop_lut3_I0_O)        0.332    14.748 r  modul[15]_i_225/O
                         net (fo=1, routed)           0.000    14.748    modul[15]_i_225_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.298 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.298    modul_reg[15]_i_196_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.412    modul_reg[15]_i_191_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.526    modul_reg[15]_i_186_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.640    modul_reg[15]_i_183_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.763    16.560    modul_reg[15]_i_182_n_2
    SLICE_X39Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.345 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.345    modul_reg[15]_i_174_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.459 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.459    modul_reg[15]_i_169_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.573 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.573    modul_reg[15]_i_164_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    17.687    modul_reg[15]_i_161_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.844 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.550    18.394    modul_reg[15]_i_160_n_2
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.329    18.723 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    18.723    modul[15]_i_181_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.273    modul_reg[15]_i_152_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.387    modul_reg[15]_i_147_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.501    modul_reg[15]_i_142_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    19.615    modul_reg[15]_i_139_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.772 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.633    20.405    modul_reg[15]_i_138_n_2
    SLICE_X40Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.190 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.190    modul_reg[15]_i_130_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.304    modul_reg[15]_i_125_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    21.418    modul_reg[15]_i_120_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.532    modul_reg[15]_i_117_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.689 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.774    22.463    modul_reg[15]_i_116_n_2
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.248 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.248    modul_reg[15]_i_108_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.362 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.362    modul_reg[15]_i_103_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.476    modul_reg[15]_i_98_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.001    23.591    modul_reg[15]_i_95_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.748 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.599    24.347    modul_reg[15]_i_94_n_2
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    24.676    modul[15]_i_115_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.001    25.226    modul_reg[15]_i_86_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.340    modul_reg[15]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    25.454    modul_reg[15]_i_76_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.568    modul_reg[15]_i_73_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.725 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.561    26.287    modul_reg[15]_i_72_n_2
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.329    26.616 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    26.616    modul[15]_i_93_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.166 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.166    modul_reg[15]_i_64_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.280    modul_reg[15]_i_59_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.394 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.394    modul_reg[15]_i_54_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.508 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.508    modul_reg[15]_i_51_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.665 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.582    28.246    modul_reg[15]_i_50_n_2
    SLICE_X38Y105        LUT3 (Prop_lut3_I0_O)        0.329    28.575 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    28.575    modul[15]_i_71_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.108 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.108    modul_reg[15]_i_45_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.225 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.225    modul_reg[15]_i_40_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.342 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.342    modul_reg[15]_i_35_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.459 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.459    modul_reg[15]_i_32_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.616 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.578    30.194    modul_reg[15]_i_31_n_2
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.332    30.526 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    30.526    modul[14]_i_21_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.076 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.076    modul_reg[14]_i_14_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.190 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.190    modul_reg[15]_i_26_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.304 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.304    modul_reg[15]_i_21_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.418 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.418    modul_reg[15]_i_18_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.575 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.538    32.113    modul_reg[15]_i_17_n_2
    SLICE_X38Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.442 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    32.442    modul[11]_i_16_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.975 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.975    modul_reg[11]_i_9_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.092 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.092    modul_reg[14]_i_9_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.209 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.209    modul_reg[15]_i_12_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.326 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.326    modul_reg[15]_i_9_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.483 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.554    34.037    modul_reg[15]_i_8_n_2
    SLICE_X39Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.825 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.825    modul_reg[6]_i_3_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.939    modul_reg[11]_i_4_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.053    modul_reg[14]_i_4_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    modul_reg[15]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.411    35.735    modul_reg[15]_i_4_n_2
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    36.570 f  modul_reg[3]_i_2/O[1]
                         net (fo=3, routed)           0.450    37.020    modul_reg[3]_i_2_n_6
    SLICE_X38Y118        LUT4 (Prop_lut4_I1_O)        0.306    37.326 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.407    37.734    modul[3]_i_3_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.124    37.858 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.671    38.529    modul[5]_i_2_n_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I2_O)        0.124    38.653 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.433    39.086    modul[9]_i_2_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.124    39.210 r  modul[11]_i_3/O
                         net (fo=2, routed)           0.487    39.697    modul[11]_i_3_n_0
    SLICE_X36Y120        LUT6 (Prop_lut6_I3_O)        0.124    39.821 r  modul[11]_i_1/O
                         net (fo=1, routed)           0.000    39.821    modul[11]_i_1_n_0
    SLICE_X36Y120        FDCE                                         r  modul_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.642    13.407    clk_IBUF_BUFG
    SLICE_X36Y120        FDCE                                         r  modul_reg[11]/C
                         clock pessimism              0.323    13.730    
                         clock uncertainty           -0.035    13.694    
    SLICE_X36Y120        FDCE (Setup_fdce_C_D)        0.081    13.775    modul_reg[11]
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                         -39.821    
  -------------------------------------------------------------------
                         slack                                -26.045    

Slack (VIOLATED) :        -25.873ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.939ns  (logic 21.986ns (64.782%)  route 11.953ns (35.218%))
  Logic Levels:           90  (CARRY4=75 LUT2=1 LUT3=9 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.634     5.708    clk_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     6.226 r  b_reg[0]/Q
                         net (fo=42, routed)          0.470     6.695    b_reg_n_0_[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.819 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.819    modul[15]_i_322_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.351 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.351    modul_reg[15]_i_284_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.009     7.474    modul_reg[15]_i_279_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.588    modul_reg[15]_i_274_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.702    modul_reg[15]_i_271_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.973 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.707     8.681    modul_reg[15]_i_270_n_3
    SLICE_X40Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.510 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.510    modul_reg[15]_i_262_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.624    modul_reg[15]_i_257_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.738    modul_reg[15]_i_252_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.852    modul_reg[15]_i_249_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.664    10.673    modul_reg[15]_i_248_n_2
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.329    11.002 r  modul[15]_i_266/O
                         net (fo=1, routed)           0.000    11.002    modul[15]_i_266_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.534 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.534    modul_reg[15]_i_235_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.648    modul_reg[15]_i_230_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.762    modul_reg[15]_i_227_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.919 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.606    12.525    modul_reg[15]_i_226_n_2
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.329    12.854 r  modul[15]_i_245/O
                         net (fo=1, routed)           0.000    12.854    modul[15]_i_245_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.230 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.230    modul_reg[15]_i_218_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.347 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.347    modul_reg[15]_i_213_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.464 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.464    modul_reg[15]_i_208_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.581 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.581    modul_reg[15]_i_205_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.738 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.678    14.416    modul_reg[15]_i_204_n_2
    SLICE_X40Y84         LUT3 (Prop_lut3_I0_O)        0.332    14.748 r  modul[15]_i_225/O
                         net (fo=1, routed)           0.000    14.748    modul[15]_i_225_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.298 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.298    modul_reg[15]_i_196_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.412    modul_reg[15]_i_191_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.526    modul_reg[15]_i_186_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.640    modul_reg[15]_i_183_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.763    16.560    modul_reg[15]_i_182_n_2
    SLICE_X39Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.345 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.345    modul_reg[15]_i_174_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.459 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.459    modul_reg[15]_i_169_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.573 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.573    modul_reg[15]_i_164_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    17.687    modul_reg[15]_i_161_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.844 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.550    18.394    modul_reg[15]_i_160_n_2
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.329    18.723 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    18.723    modul[15]_i_181_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.273    modul_reg[15]_i_152_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.387    modul_reg[15]_i_147_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.501    modul_reg[15]_i_142_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    19.615    modul_reg[15]_i_139_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.772 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.633    20.405    modul_reg[15]_i_138_n_2
    SLICE_X40Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.190 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.190    modul_reg[15]_i_130_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.304    modul_reg[15]_i_125_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    21.418    modul_reg[15]_i_120_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.532    modul_reg[15]_i_117_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.689 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.774    22.463    modul_reg[15]_i_116_n_2
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.248 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.248    modul_reg[15]_i_108_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.362 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.362    modul_reg[15]_i_103_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.476    modul_reg[15]_i_98_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.001    23.591    modul_reg[15]_i_95_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.748 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.599    24.347    modul_reg[15]_i_94_n_2
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    24.676    modul[15]_i_115_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.001    25.226    modul_reg[15]_i_86_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.340    modul_reg[15]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    25.454    modul_reg[15]_i_76_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.568    modul_reg[15]_i_73_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.725 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.561    26.287    modul_reg[15]_i_72_n_2
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.329    26.616 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    26.616    modul[15]_i_93_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.166 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.166    modul_reg[15]_i_64_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.280    modul_reg[15]_i_59_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.394 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.394    modul_reg[15]_i_54_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.508 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.508    modul_reg[15]_i_51_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.665 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.582    28.246    modul_reg[15]_i_50_n_2
    SLICE_X38Y105        LUT3 (Prop_lut3_I0_O)        0.329    28.575 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    28.575    modul[15]_i_71_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.108 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.108    modul_reg[15]_i_45_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.225 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.225    modul_reg[15]_i_40_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.342 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.342    modul_reg[15]_i_35_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.459 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.459    modul_reg[15]_i_32_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.616 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.578    30.194    modul_reg[15]_i_31_n_2
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.332    30.526 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    30.526    modul[14]_i_21_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.076 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.076    modul_reg[14]_i_14_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.190 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.190    modul_reg[15]_i_26_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.304 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.304    modul_reg[15]_i_21_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.418 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.418    modul_reg[15]_i_18_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.575 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.538    32.113    modul_reg[15]_i_17_n_2
    SLICE_X38Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.442 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    32.442    modul[11]_i_16_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.975 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.975    modul_reg[11]_i_9_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.092 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.092    modul_reg[14]_i_9_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.209 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.209    modul_reg[15]_i_12_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.326 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.326    modul_reg[15]_i_9_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.483 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.554    34.037    modul_reg[15]_i_8_n_2
    SLICE_X39Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.825 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.825    modul_reg[6]_i_3_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.939    modul_reg[11]_i_4_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.053    modul_reg[14]_i_4_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    modul_reg[15]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.411    35.735    modul_reg[15]_i_4_n_2
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    36.570 f  modul_reg[3]_i_2/O[1]
                         net (fo=3, routed)           0.450    37.020    modul_reg[3]_i_2_n_6
    SLICE_X38Y118        LUT4 (Prop_lut4_I1_O)        0.306    37.326 r  modul[3]_i_3/O
                         net (fo=3, routed)           0.407    37.734    modul[3]_i_3_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.124    37.858 f  modul[5]_i_2/O
                         net (fo=4, routed)           0.671    38.529    modul[5]_i_2_n_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I2_O)        0.124    38.653 f  modul[9]_i_2/O
                         net (fo=4, routed)           0.433    39.086    modul[9]_i_2_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.124    39.210 r  modul[11]_i_3/O
                         net (fo=2, routed)           0.313    39.522    modul[11]_i_3_n_0
    SLICE_X36Y120        LUT4 (Prop_lut4_I1_O)        0.124    39.646 r  modul[10]_i_1/O
                         net (fo=1, routed)           0.000    39.646    modul[10]_i_1_n_0
    SLICE_X36Y120        FDCE                                         r  modul_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.642    13.407    clk_IBUF_BUFG
    SLICE_X36Y120        FDCE                                         r  modul_reg[10]/C
                         clock pessimism              0.323    13.730    
                         clock uncertainty           -0.035    13.694    
    SLICE_X36Y120        FDCE (Setup_fdce_C_D)        0.079    13.773    modul_reg[10]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                         -39.646    
  -------------------------------------------------------------------
                         slack                                -25.873    

Slack (VIOLATED) :        -25.483ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.499ns  (logic 21.862ns (65.261%)  route 11.637ns (34.739%))
  Logic Levels:           89  (CARRY4=75 LUT2=1 LUT3=9 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.634     5.708    clk_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     6.226 r  b_reg[0]/Q
                         net (fo=42, routed)          0.470     6.695    b_reg_n_0_[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.819 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.819    modul[15]_i_322_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.351 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.351    modul_reg[15]_i_284_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.009     7.474    modul_reg[15]_i_279_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.588    modul_reg[15]_i_274_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.702    modul_reg[15]_i_271_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.973 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.707     8.681    modul_reg[15]_i_270_n_3
    SLICE_X40Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.510 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.510    modul_reg[15]_i_262_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.624    modul_reg[15]_i_257_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.738    modul_reg[15]_i_252_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.852    modul_reg[15]_i_249_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.664    10.673    modul_reg[15]_i_248_n_2
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.329    11.002 r  modul[15]_i_266/O
                         net (fo=1, routed)           0.000    11.002    modul[15]_i_266_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.534 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.534    modul_reg[15]_i_235_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.648    modul_reg[15]_i_230_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.762    modul_reg[15]_i_227_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.919 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.606    12.525    modul_reg[15]_i_226_n_2
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.329    12.854 r  modul[15]_i_245/O
                         net (fo=1, routed)           0.000    12.854    modul[15]_i_245_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.230 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.230    modul_reg[15]_i_218_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.347 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.347    modul_reg[15]_i_213_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.464 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.464    modul_reg[15]_i_208_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.581 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.581    modul_reg[15]_i_205_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.738 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.678    14.416    modul_reg[15]_i_204_n_2
    SLICE_X40Y84         LUT3 (Prop_lut3_I0_O)        0.332    14.748 r  modul[15]_i_225/O
                         net (fo=1, routed)           0.000    14.748    modul[15]_i_225_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.298 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.298    modul_reg[15]_i_196_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.412    modul_reg[15]_i_191_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.526    modul_reg[15]_i_186_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.640    modul_reg[15]_i_183_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.763    16.560    modul_reg[15]_i_182_n_2
    SLICE_X39Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.345 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.345    modul_reg[15]_i_174_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.459 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.459    modul_reg[15]_i_169_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.573 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.573    modul_reg[15]_i_164_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    17.687    modul_reg[15]_i_161_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.844 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.550    18.394    modul_reg[15]_i_160_n_2
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.329    18.723 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    18.723    modul[15]_i_181_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.273    modul_reg[15]_i_152_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.387    modul_reg[15]_i_147_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.501    modul_reg[15]_i_142_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    19.615    modul_reg[15]_i_139_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.772 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.633    20.405    modul_reg[15]_i_138_n_2
    SLICE_X40Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.190 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.190    modul_reg[15]_i_130_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.304    modul_reg[15]_i_125_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    21.418    modul_reg[15]_i_120_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.532    modul_reg[15]_i_117_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.689 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.774    22.463    modul_reg[15]_i_116_n_2
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.248 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.248    modul_reg[15]_i_108_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.362 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.362    modul_reg[15]_i_103_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.476    modul_reg[15]_i_98_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.001    23.591    modul_reg[15]_i_95_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.748 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.599    24.347    modul_reg[15]_i_94_n_2
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    24.676    modul[15]_i_115_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.001    25.226    modul_reg[15]_i_86_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.340    modul_reg[15]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    25.454    modul_reg[15]_i_76_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.568    modul_reg[15]_i_73_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.725 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.561    26.287    modul_reg[15]_i_72_n_2
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.329    26.616 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    26.616    modul[15]_i_93_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.166 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.166    modul_reg[15]_i_64_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.280    modul_reg[15]_i_59_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.394 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.394    modul_reg[15]_i_54_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.508 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.508    modul_reg[15]_i_51_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.665 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.582    28.246    modul_reg[15]_i_50_n_2
    SLICE_X38Y105        LUT3 (Prop_lut3_I0_O)        0.329    28.575 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    28.575    modul[15]_i_71_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.108 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.108    modul_reg[15]_i_45_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.225 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.225    modul_reg[15]_i_40_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.342 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.342    modul_reg[15]_i_35_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.459 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.459    modul_reg[15]_i_32_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.616 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.578    30.194    modul_reg[15]_i_31_n_2
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.332    30.526 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    30.526    modul[14]_i_21_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.076 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.076    modul_reg[14]_i_14_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.190 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.190    modul_reg[15]_i_26_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.304 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.304    modul_reg[15]_i_21_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.418 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.418    modul_reg[15]_i_18_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.575 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.538    32.113    modul_reg[15]_i_17_n_2
    SLICE_X38Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.442 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    32.442    modul[11]_i_16_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.975 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.975    modul_reg[11]_i_9_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.092 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.092    modul_reg[14]_i_9_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.209 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.209    modul_reg[15]_i_12_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.326 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.326    modul_reg[15]_i_9_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.483 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.554    34.037    modul_reg[15]_i_8_n_2
    SLICE_X39Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.825 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.825    modul_reg[6]_i_3_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.939    modul_reg[11]_i_4_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.053    modul_reg[14]_i_4_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    modul_reg[15]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.411    35.735    modul_reg[15]_i_4_n_2
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    36.570 r  modul_reg[3]_i_2/O[1]
                         net (fo=3, routed)           0.450    37.020    modul_reg[3]_i_2_n_6
    SLICE_X38Y118        LUT4 (Prop_lut4_I1_O)        0.306    37.326 f  modul[3]_i_3/O
                         net (fo=3, routed)           0.407    37.734    modul[3]_i_3_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.124    37.858 r  modul[5]_i_2/O
                         net (fo=4, routed)           0.671    38.529    modul[5]_i_2_n_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I2_O)        0.124    38.653 r  modul[9]_i_2/O
                         net (fo=4, routed)           0.430    39.083    modul[9]_i_2_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I0_O)        0.124    39.207 r  modul[9]_i_1/O
                         net (fo=1, routed)           0.000    39.207    modul[9]_i_1_n_0
    SLICE_X39Y121        FDCE                                         r  modul_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.641    13.406    clk_IBUF_BUFG
    SLICE_X39Y121        FDCE                                         r  modul_reg[9]/C
                         clock pessimism              0.323    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X39Y121        FDCE (Setup_fdce_C_D)        0.031    13.724    modul_reg[9]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -39.207    
  -------------------------------------------------------------------
                         slack                                -25.483    

Slack (VIOLATED) :        -25.367ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.383ns  (logic 21.862ns (65.488%)  route 11.521ns (34.512%))
  Logic Levels:           89  (CARRY4=75 LUT2=1 LUT3=9 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.634     5.708    clk_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     6.226 r  b_reg[0]/Q
                         net (fo=42, routed)          0.470     6.695    b_reg_n_0_[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.819 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.819    modul[15]_i_322_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.351 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.351    modul_reg[15]_i_284_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.009     7.474    modul_reg[15]_i_279_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.588    modul_reg[15]_i_274_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.702    modul_reg[15]_i_271_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.973 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.707     8.681    modul_reg[15]_i_270_n_3
    SLICE_X40Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.510 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.510    modul_reg[15]_i_262_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.624    modul_reg[15]_i_257_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.738    modul_reg[15]_i_252_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.852    modul_reg[15]_i_249_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.664    10.673    modul_reg[15]_i_248_n_2
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.329    11.002 r  modul[15]_i_266/O
                         net (fo=1, routed)           0.000    11.002    modul[15]_i_266_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.534 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.534    modul_reg[15]_i_235_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.648    modul_reg[15]_i_230_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.762    modul_reg[15]_i_227_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.919 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.606    12.525    modul_reg[15]_i_226_n_2
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.329    12.854 r  modul[15]_i_245/O
                         net (fo=1, routed)           0.000    12.854    modul[15]_i_245_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.230 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.230    modul_reg[15]_i_218_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.347 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.347    modul_reg[15]_i_213_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.464 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.464    modul_reg[15]_i_208_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.581 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.581    modul_reg[15]_i_205_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.738 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.678    14.416    modul_reg[15]_i_204_n_2
    SLICE_X40Y84         LUT3 (Prop_lut3_I0_O)        0.332    14.748 r  modul[15]_i_225/O
                         net (fo=1, routed)           0.000    14.748    modul[15]_i_225_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.298 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.298    modul_reg[15]_i_196_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.412    modul_reg[15]_i_191_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.526    modul_reg[15]_i_186_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.640    modul_reg[15]_i_183_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.763    16.560    modul_reg[15]_i_182_n_2
    SLICE_X39Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.345 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.345    modul_reg[15]_i_174_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.459 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.459    modul_reg[15]_i_169_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.573 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.573    modul_reg[15]_i_164_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    17.687    modul_reg[15]_i_161_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.844 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.550    18.394    modul_reg[15]_i_160_n_2
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.329    18.723 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    18.723    modul[15]_i_181_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.273    modul_reg[15]_i_152_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.387    modul_reg[15]_i_147_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.501    modul_reg[15]_i_142_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    19.615    modul_reg[15]_i_139_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.772 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.633    20.405    modul_reg[15]_i_138_n_2
    SLICE_X40Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.190 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.190    modul_reg[15]_i_130_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.304    modul_reg[15]_i_125_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    21.418    modul_reg[15]_i_120_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.532    modul_reg[15]_i_117_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.689 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.774    22.463    modul_reg[15]_i_116_n_2
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.248 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.248    modul_reg[15]_i_108_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.362 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.362    modul_reg[15]_i_103_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.476    modul_reg[15]_i_98_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.001    23.591    modul_reg[15]_i_95_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.748 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.599    24.347    modul_reg[15]_i_94_n_2
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    24.676    modul[15]_i_115_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.001    25.226    modul_reg[15]_i_86_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.340    modul_reg[15]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    25.454    modul_reg[15]_i_76_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.568    modul_reg[15]_i_73_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.725 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.561    26.287    modul_reg[15]_i_72_n_2
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.329    26.616 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    26.616    modul[15]_i_93_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.166 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.166    modul_reg[15]_i_64_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.280    modul_reg[15]_i_59_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.394 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.394    modul_reg[15]_i_54_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.508 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.508    modul_reg[15]_i_51_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.665 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.582    28.246    modul_reg[15]_i_50_n_2
    SLICE_X38Y105        LUT3 (Prop_lut3_I0_O)        0.329    28.575 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    28.575    modul[15]_i_71_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.108 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.108    modul_reg[15]_i_45_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.225 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.225    modul_reg[15]_i_40_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.342 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.342    modul_reg[15]_i_35_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.459 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.459    modul_reg[15]_i_32_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.616 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.578    30.194    modul_reg[15]_i_31_n_2
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.332    30.526 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    30.526    modul[14]_i_21_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.076 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.076    modul_reg[14]_i_14_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.190 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.190    modul_reg[15]_i_26_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.304 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.304    modul_reg[15]_i_21_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.418 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.418    modul_reg[15]_i_18_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.575 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.538    32.113    modul_reg[15]_i_17_n_2
    SLICE_X38Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.442 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    32.442    modul[11]_i_16_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.975 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.975    modul_reg[11]_i_9_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.092 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.092    modul_reg[14]_i_9_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.209 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.209    modul_reg[15]_i_12_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.326 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.326    modul_reg[15]_i_9_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.483 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.554    34.037    modul_reg[15]_i_8_n_2
    SLICE_X39Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.825 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.825    modul_reg[6]_i_3_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.939    modul_reg[11]_i_4_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.053    modul_reg[14]_i_4_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    modul_reg[15]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.411    35.735    modul_reg[15]_i_4_n_2
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    36.570 r  modul_reg[3]_i_2/O[1]
                         net (fo=3, routed)           0.450    37.020    modul_reg[3]_i_2_n_6
    SLICE_X38Y118        LUT4 (Prop_lut4_I1_O)        0.306    37.326 f  modul[3]_i_3/O
                         net (fo=3, routed)           0.407    37.734    modul[3]_i_3_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.124    37.858 r  modul[5]_i_2/O
                         net (fo=4, routed)           0.671    38.529    modul[5]_i_2_n_0
    SLICE_X37Y120        LUT6 (Prop_lut6_I2_O)        0.124    38.653 r  modul[9]_i_2/O
                         net (fo=4, routed)           0.314    38.967    modul[9]_i_2_n_0
    SLICE_X39Y121        LUT4 (Prop_lut4_I1_O)        0.124    39.091 r  modul[8]_i_1/O
                         net (fo=1, routed)           0.000    39.091    modul[8]_i_1_n_0
    SLICE_X39Y121        FDCE                                         r  modul_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.641    13.406    clk_IBUF_BUFG
    SLICE_X39Y121        FDCE                                         r  modul_reg[8]/C
                         clock pessimism              0.323    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X39Y121        FDCE (Setup_fdce_C_D)        0.031    13.724    modul_reg[8]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -39.091    
  -------------------------------------------------------------------
                         slack                                -25.367    

Slack (VIOLATED) :        -25.365ns  (required time - arrival time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            modul_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.382ns  (logic 21.862ns (65.491%)  route 11.520ns (34.509%))
  Logic Levels:           89  (CARRY4=75 LUT2=1 LUT3=9 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 13.408 - 8.000 ) 
    Source Clock Delay      (SCD):    5.708ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.634     5.708    clk_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.518     6.226 r  b_reg[0]/Q
                         net (fo=42, routed)          0.470     6.695    b_reg_n_0_[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.819 r  modul[15]_i_322/O
                         net (fo=1, routed)           0.000     6.819    modul[15]_i_322_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.351 r  modul_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000     7.351    modul_reg[15]_i_284_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  modul_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.009     7.474    modul_reg[15]_i_279_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  modul_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.000     7.588    modul_reg[15]_i_274_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.702 r  modul_reg[15]_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.702    modul_reg[15]_i_271_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.973 r  modul_reg[15]_i_270/CO[0]
                         net (fo=19, routed)          0.707     8.681    modul_reg[15]_i_270_n_3
    SLICE_X40Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.510 r  modul_reg[15]_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.510    modul_reg[15]_i_262_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  modul_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     9.624    modul_reg[15]_i_257_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  modul_reg[15]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.738    modul_reg[15]_i_252_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  modul_reg[15]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.852    modul_reg[15]_i_249_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  modul_reg[15]_i_248/CO[1]
                         net (fo=19, routed)          0.664    10.673    modul_reg[15]_i_248_n_2
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.329    11.002 r  modul[15]_i_266/O
                         net (fo=1, routed)           0.000    11.002    modul[15]_i_266_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.534 r  modul_reg[15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    11.534    modul_reg[15]_i_235_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  modul_reg[15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    11.648    modul_reg[15]_i_230_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  modul_reg[15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    11.762    modul_reg[15]_i_227_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.919 r  modul_reg[15]_i_226/CO[1]
                         net (fo=19, routed)          0.606    12.525    modul_reg[15]_i_226_n_2
    SLICE_X38Y82         LUT3 (Prop_lut3_I0_O)        0.329    12.854 r  modul[15]_i_245/O
                         net (fo=1, routed)           0.000    12.854    modul[15]_i_245_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.230 r  modul_reg[15]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.230    modul_reg[15]_i_218_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.347 r  modul_reg[15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.347    modul_reg[15]_i_213_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.464 r  modul_reg[15]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.464    modul_reg[15]_i_208_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.581 r  modul_reg[15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.581    modul_reg[15]_i_205_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.738 r  modul_reg[15]_i_204/CO[1]
                         net (fo=19, routed)          0.678    14.416    modul_reg[15]_i_204_n_2
    SLICE_X40Y84         LUT3 (Prop_lut3_I0_O)        0.332    14.748 r  modul[15]_i_225/O
                         net (fo=1, routed)           0.000    14.748    modul[15]_i_225_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.298 r  modul_reg[15]_i_196/CO[3]
                         net (fo=1, routed)           0.000    15.298    modul_reg[15]_i_196_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.412 r  modul_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    15.412    modul_reg[15]_i_191_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.526 r  modul_reg[15]_i_186/CO[3]
                         net (fo=1, routed)           0.000    15.526    modul_reg[15]_i_186_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  modul_reg[15]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.640    modul_reg[15]_i_183_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.797 r  modul_reg[15]_i_182/CO[1]
                         net (fo=19, routed)          0.763    16.560    modul_reg[15]_i_182_n_2
    SLICE_X39Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.345 r  modul_reg[15]_i_174/CO[3]
                         net (fo=1, routed)           0.000    17.345    modul_reg[15]_i_174_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.459 r  modul_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.459    modul_reg[15]_i_169_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.573 r  modul_reg[15]_i_164/CO[3]
                         net (fo=1, routed)           0.000    17.573    modul_reg[15]_i_164_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  modul_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.000    17.687    modul_reg[15]_i_161_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.844 r  modul_reg[15]_i_160/CO[1]
                         net (fo=19, routed)          0.550    18.394    modul_reg[15]_i_160_n_2
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.329    18.723 r  modul[15]_i_181/O
                         net (fo=1, routed)           0.000    18.723    modul[15]_i_181_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.273 r  modul_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.273    modul_reg[15]_i_152_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  modul_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.387    modul_reg[15]_i_147_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  modul_reg[15]_i_142/CO[3]
                         net (fo=1, routed)           0.000    19.501    modul_reg[15]_i_142_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  modul_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    19.615    modul_reg[15]_i_139_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.772 r  modul_reg[15]_i_138/CO[1]
                         net (fo=19, routed)          0.633    20.405    modul_reg[15]_i_138_n_2
    SLICE_X40Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.190 r  modul_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.190    modul_reg[15]_i_130_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.304 r  modul_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    21.304    modul_reg[15]_i_125_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.418 r  modul_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    21.418    modul_reg[15]_i_120_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.532 r  modul_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.532    modul_reg[15]_i_117_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.689 r  modul_reg[15]_i_116/CO[1]
                         net (fo=19, routed)          0.774    22.463    modul_reg[15]_i_116_n_2
    SLICE_X39Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    23.248 r  modul_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.248    modul_reg[15]_i_108_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.362 r  modul_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    23.362    modul_reg[15]_i_103_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.476 r  modul_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    23.476    modul_reg[15]_i_98_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.590 r  modul_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.001    23.591    modul_reg[15]_i_95_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.748 r  modul_reg[15]_i_94/CO[1]
                         net (fo=19, routed)          0.599    24.347    modul_reg[15]_i_94_n_2
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  modul[15]_i_115/O
                         net (fo=1, routed)           0.000    24.676    modul[15]_i_115_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  modul_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.001    25.226    modul_reg[15]_i_86_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  modul_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.340    modul_reg[15]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  modul_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.000    25.454    modul_reg[15]_i_76_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.568 r  modul_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.568    modul_reg[15]_i_73_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.725 r  modul_reg[15]_i_72/CO[1]
                         net (fo=19, routed)          0.561    26.287    modul_reg[15]_i_72_n_2
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.329    26.616 r  modul[15]_i_93/O
                         net (fo=1, routed)           0.000    26.616    modul[15]_i_93_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.166 r  modul_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.166    modul_reg[15]_i_64_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.280 r  modul_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.280    modul_reg[15]_i_59_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.394 r  modul_reg[15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    27.394    modul_reg[15]_i_54_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.508 r  modul_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.508    modul_reg[15]_i_51_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.665 r  modul_reg[15]_i_50/CO[1]
                         net (fo=19, routed)          0.582    28.246    modul_reg[15]_i_50_n_2
    SLICE_X38Y105        LUT3 (Prop_lut3_I0_O)        0.329    28.575 r  modul[15]_i_71/O
                         net (fo=1, routed)           0.000    28.575    modul[15]_i_71_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.108 r  modul_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.108    modul_reg[15]_i_45_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.225 r  modul_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    29.225    modul_reg[15]_i_40_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.342 r  modul_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.342    modul_reg[15]_i_35_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.459 r  modul_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.459    modul_reg[15]_i_32_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.616 r  modul_reg[15]_i_31/CO[1]
                         net (fo=19, routed)          0.578    30.194    modul_reg[15]_i_31_n_2
    SLICE_X39Y108        LUT3 (Prop_lut3_I0_O)        0.332    30.526 r  modul[14]_i_21/O
                         net (fo=1, routed)           0.000    30.526    modul[14]_i_21_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.076 r  modul_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.076    modul_reg[14]_i_14_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.190 r  modul_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.190    modul_reg[15]_i_26_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.304 r  modul_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.304    modul_reg[15]_i_21_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.418 r  modul_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.418    modul_reg[15]_i_18_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.575 r  modul_reg[15]_i_17/CO[1]
                         net (fo=19, routed)          0.538    32.113    modul_reg[15]_i_17_n_2
    SLICE_X38Y111        LUT3 (Prop_lut3_I0_O)        0.329    32.442 r  modul[11]_i_16/O
                         net (fo=1, routed)           0.000    32.442    modul[11]_i_16_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.975 r  modul_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.975    modul_reg[11]_i_9_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.092 r  modul_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.092    modul_reg[14]_i_9_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.209 r  modul_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.209    modul_reg[15]_i_12_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.326 r  modul_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.326    modul_reg[15]_i_9_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.483 r  modul_reg[15]_i_8/CO[1]
                         net (fo=19, routed)          0.554    34.037    modul_reg[15]_i_8_n_2
    SLICE_X39Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.825 r  modul_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.825    modul_reg[6]_i_3_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  modul_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.939    modul_reg[11]_i_4_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  modul_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.053    modul_reg[14]_i_4_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  modul_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    modul_reg[15]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  modul_reg[15]_i_4/CO[1]
                         net (fo=19, routed)          0.411    35.735    modul_reg[15]_i_4_n_2
    SLICE_X38Y119        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835    36.570 r  modul_reg[3]_i_2/O[1]
                         net (fo=3, routed)           0.450    37.020    modul_reg[3]_i_2_n_6
    SLICE_X38Y118        LUT4 (Prop_lut4_I1_O)        0.306    37.326 f  modul[3]_i_3/O
                         net (fo=3, routed)           0.407    37.734    modul[3]_i_3_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.124    37.858 r  modul[5]_i_2/O
                         net (fo=4, routed)           0.577    38.435    modul[5]_i_2_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124    38.559 r  modul[7]_i_3/O
                         net (fo=2, routed)           0.407    38.966    modul[7]_i_3_n_0
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.124    39.090 r  modul[7]_i_1/O
                         net (fo=1, routed)           0.000    39.090    modul[7]_i_1_n_0
    SLICE_X43Y118        FDCE                                         r  modul_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.643    13.408    clk_IBUF_BUFG
    SLICE_X43Y118        FDCE                                         r  modul_reg[7]/C
                         clock pessimism              0.323    13.731    
                         clock uncertainty           -0.035    13.695    
    SLICE_X43Y118        FDCE (Setup_fdce_C_D)        0.029    13.724    modul_reg[7]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -39.089    
  -------------------------------------------------------------------
                         slack                                -25.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ans_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.551     1.637    clk_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  ans_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  ans_reg[11]/Q
                         net (fo=2, routed)           0.098     1.876    ans_reg_n_0_[11]
    SLICE_X34Y81         LUT3 (Prop_lut3_I0_O)        0.048     1.924 r  a[11]_i_1/O
                         net (fo=1, routed)           0.000     1.924    a[11]_i_1_n_0
    SLICE_X34Y81         FDCE                                         r  a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.816     2.158    clk_IBUF_BUFG
    SLICE_X34Y81         FDCE                                         r  a_reg[11]/C
                         clock pessimism             -0.508     1.650    
    SLICE_X34Y81         FDCE (Hold_fdce_C_D)         0.131     1.781    a_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ans_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.553     1.639    clk_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  ans_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  ans_reg[3]/Q
                         net (fo=2, routed)           0.098     1.878    ans_reg_n_0_[3]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.923 r  a[3]_i_1/O
                         net (fo=1, routed)           0.000     1.923    a[3]_i_1_n_0
    SLICE_X34Y83         FDCE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.818     2.160    clk_IBUF_BUFG
    SLICE_X34Y83         FDCE                                         r  a_reg[3]/C
                         clock pessimism             -0.508     1.652    
    SLICE_X34Y83         FDCE (Hold_fdce_C_D)         0.120     1.772    a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ans_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.547     1.633    clk_IBUF_BUFG
    SLICE_X39Y79         FDRE                                         r  ans_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.774 r  ans_reg[13]/Q
                         net (fo=2, routed)           0.098     1.872    ans_reg_n_0_[13]
    SLICE_X38Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.917 r  a[13]_i_1/O
                         net (fo=1, routed)           0.000     1.917    a[13]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.813     2.155    clk_IBUF_BUFG
    SLICE_X38Y79         FDCE                                         r  a_reg[13]/C
                         clock pessimism             -0.509     1.646    
    SLICE_X38Y79         FDCE (Hold_fdce_C_D)         0.120     1.766    a_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ans_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.554     1.640    clk_IBUF_BUFG
    SLICE_X34Y84         FDRE                                         r  ans_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164     1.804 r  ans_reg[8]/Q
                         net (fo=2, routed)           0.093     1.897    ans_reg_n_0_[8]
    SLICE_X35Y84         LUT3 (Prop_lut3_I0_O)        0.048     1.945 r  a[8]_i_1/O
                         net (fo=1, routed)           0.000     1.945    a[8]_i_1_n_0
    SLICE_X35Y84         FDCE                                         r  a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.819     2.161    clk_IBUF_BUFG
    SLICE_X35Y84         FDCE                                         r  a_reg[8]/C
                         clock pessimism             -0.508     1.653    
    SLICE_X35Y84         FDCE (Hold_fdce_C_D)         0.107     1.760    a_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ans_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.291%)  route 0.151ns (44.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.553     1.639    clk_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  ans_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  ans_reg[4]/Q
                         net (fo=2, routed)           0.151     1.931    ans_reg_n_0_[4]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.046     1.977 r  a[4]_i_1/O
                         net (fo=1, routed)           0.000     1.977    a[4]_i_1_n_0
    SLICE_X34Y83         FDCE                                         r  a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.818     2.160    clk_IBUF_BUFG
    SLICE_X34Y83         FDCE                                         r  a_reg[4]/C
                         clock pessimism             -0.508     1.652    
    SLICE_X34Y83         FDCE (Hold_fdce_C_D)         0.131     1.783    a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uut/button_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.594%)  route 0.362ns (63.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.550     1.636    uut/CLK
    SLICE_X50Y89         FDRE                                         r  uut/button_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  uut/button_sync_reg[2]/Q
                         net (fo=11, routed)          0.362     2.162    uut/p_0_in4_in
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.045     2.207 r  uut/counter[2][9]_i_1/O
                         net (fo=1, routed)           0.000     2.207    uut/counter[2][9]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  uut/counter_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.822     2.164    uut/CLK
    SLICE_X49Y89         FDRE                                         r  uut/counter_reg[2][9]/C
                         clock pessimism             -0.261     1.903    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.107     2.010    uut/counter_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uut/button_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.594%)  route 0.362ns (63.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.550     1.636    uut/CLK
    SLICE_X50Y89         FDRE                                         r  uut/button_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  uut/button_sync_reg[2]/Q
                         net (fo=11, routed)          0.362     2.162    uut/p_0_in4_in
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.045     2.207 r  uut/counter[2][16]_i_1/O
                         net (fo=1, routed)           0.000     2.207    uut/counter[2][16]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  uut/counter_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.822     2.164    uut/CLK
    SLICE_X49Y89         FDRE                                         r  uut/counter_reg[2][16]/C
                         clock pessimism             -0.261     1.903    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.092     1.995    uut/counter_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uut/button_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.554     1.640    uut/CLK
    SLICE_X49Y91         FDRE                                         r  uut/button_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  uut/button_sync_reg[1]/Q
                         net (fo=11, routed)          0.155     1.936    uut/p_0_in1_in
    SLICE_X48Y91         LUT3 (Prop_lut3_I1_O)        0.045     1.981 r  uut/counter[1][6]_i_1/O
                         net (fo=1, routed)           0.000     1.981    uut/counter[1][6]_i_1_n_0
    SLICE_X48Y91         FDRE                                         r  uut/counter_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.823     2.165    uut/CLK
    SLICE_X48Y91         FDRE                                         r  uut/counter_reg[1][6]/C
                         clock pessimism             -0.512     1.653    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.091     1.744    uut/counter_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uut/counter_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.549     1.635    uut/CLK
    SLICE_X46Y81         FDRE                                         r  uut/counter_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  uut/counter_reg[0][11]/Q
                         net (fo=3, routed)           0.078     1.877    uut/counter_reg[0]_0[11]
    SLICE_X46Y81         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.006 r  uut/p_0_out_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.006    uut/p_3_in[12]
    SLICE_X46Y81         FDRE                                         r  uut/counter_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.815     2.157    uut/CLK
    SLICE_X46Y81         FDRE                                         r  uut/counter_reg[0][12]/C
                         clock pessimism             -0.522     1.635    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.134     1.769    uut/counter_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uut/counter_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.548     1.634    uut/CLK
    SLICE_X46Y80         FDRE                                         r  uut/counter_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  uut/counter_reg[0][7]/Q
                         net (fo=3, routed)           0.079     1.877    uut/counter_reg[0]_0[7]
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.006 r  uut/p_0_out_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.006    uut/p_3_in[8]
    SLICE_X46Y80         FDRE                                         r  uut/counter_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.814     2.156    uut/CLK
    SLICE_X46Y80         FDRE                                         r  uut/counter_reg[0][8]/C
                         clock pessimism             -0.522     1.634    
    SLICE_X46Y80         FDRE (Hold_fdre_C_D)         0.134     1.768    uut/counter_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X2Y36     mul0/CLK
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X38Y91    div_result_reg[8]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X36Y89    div_result_reg[9]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y81    output_data_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X38Y81    output_data_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X38Y81    output_data_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y81    output_data_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y80    output_data_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X42Y81    output_data_reg[14]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X38Y81    output_data_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X38Y81    output_data_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X40Y82    output_data_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X34Y81    a_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X34Y81    a_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X42Y82    done_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X35Y81    ans_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X36Y81    ans_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X36Y81    ans_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y82    but_prev_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X38Y91    div_result_reg[8]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X40Y81    output_data_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X38Y81    output_data_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X38Y81    output_data_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X40Y81    output_data_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X40Y80    output_data_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X42Y81    output_data_reg[14]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X40Y80    output_data_reg[15]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X41Y80    output_data_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X40Y81    output_data_reg[2]/C



