Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 11:20:47 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           25 |
| Yes          | No                    | No                     |             272 |          104 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             122 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------+-------------------------+------------------+----------------+
| Clock Signal |     Enable Signal    |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------+----------------------+-------------------------+------------------+----------------+
|  clk         | k0/k0_write_en       |                         |                2 |              4 |
|  clk         | fsm7/E[0]            |                         |                2 |              4 |
|  clk         | fsm6/E[0]            |                         |                3 |              4 |
|  clk         | fsm5/E[0]            |                         |                2 |              4 |
|  clk         | fsm1/fsm1_write_en   | fsm1/out[31]_i_1__5_n_0 |                8 |             29 |
|  clk         | fsm3/fsm3_write_en   | fsm3/out[31]_i_1_n_0    |               12 |             29 |
|  clk         | fsm4/A_i_j1_write_en |                         |               27 |             32 |
|  clk         | fsm1/A_k_j0_write_en |                         |                9 |             32 |
|  clk         | fsm0/A_i_k0_write_en |                         |                8 |             32 |
|  clk         | fsm0/A_i_j0_write_en |                         |               10 |             32 |
|  clk         | fsm6/left[0]         | fsm0/out[31]_i_1__7_n_0 |                8 |             32 |
|  clk         | fsm4/A_j_j0_write_en |                         |               11 |             32 |
|  clk         | fsm3/fsm2_write_en   | fsm2/out[31]_i_1__6_n_0 |                8 |             32 |
|  clk         | fsm2/A_k_j1_write_en |                         |               10 |             32 |
|  clk         | fsm2/A_i_k1_write_en |                         |               10 |             32 |
|  clk         | fsm2/A_i_j2_write_en |                         |               10 |             32 |
|  clk         |                      |                         |               23 |             48 |
|  clk         |                      | done_reg2/p_0_in        |               10 |             51 |
|  clk         |                      | fsm6/p_0_in             |               15 |             51 |
+--------------+----------------------+-------------------------+------------------+----------------+


