<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select5.v</a>
defines: 
time_elapsed: 1.068s
ram usage: 38600 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpldt2xtvy/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select5.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select5.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select5.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select5.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select5.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select5.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select5.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpldt2xtvy/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpldt2xtvy/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpldt2xtvy/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select5.v</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:27
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:28
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (pass), line:28
           |vpiName:pass
           |vpiFullName:work@top.pass
         |vpiRhs:
         \_constant: , line:28
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiStmt:
       \_if_stmt: , line:30
         |vpiCondition:
         \_operation: , line:30
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (vec1), line:30
             |vpiName:vec1
             |vpiFullName:work@top.vec1
           |vpiOperand:
           \_constant: , line:30
             |vpiConstType:3
             |vpiDecompile:4&#39;bxxx
             |vpiSize:4
             |BIN:4&#39;bxxx
         |vpiStmt:
         \_begin: , line:30
           |vpiFullName:work@top
           |vpiStmt:
           \_sys_func_call: ($display), line:31
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:31
               |vpiConstType:6
               |vpiDecompile:&#34;Failed vec1, expected 4&#39;bxxxx, got %b&#34;
               |vpiSize:39
               |STRING:&#34;Failed vec1, expected 4&#39;bxxxx, got %b&#34;
             |vpiArgument:
             \_ref_obj: (vec1), line:31
               |vpiName:vec1
           |vpiStmt:
           \_assignment: , line:32
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:32
               |vpiName:pass
               |vpiFullName:work@top.pass
             |vpiRhs:
             \_constant: , line:32
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:35
         |vpiCondition:
         \_operation: , line:35
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (vec2), line:35
             |vpiName:vec2
             |vpiFullName:work@top.vec2
           |vpiOperand:
           \_constant: , line:35
             |vpiConstType:3
             |vpiDecompile:4&#39;bxxx
             |vpiSize:4
             |BIN:4&#39;bxxx
         |vpiStmt:
         \_begin: , line:35
           |vpiFullName:work@top
           |vpiStmt:
           \_sys_func_call: ($display), line:36
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:36
               |vpiConstType:6
               |vpiDecompile:&#34;Failed vec2, expected 4&#39;bxxxx, got %b&#34;
               |vpiSize:39
               |STRING:&#34;Failed vec2, expected 4&#39;bxxxx, got %b&#34;
             |vpiArgument:
             \_ref_obj: (vec2), line:36
               |vpiName:vec2
           |vpiStmt:
           \_assignment: , line:37
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:37
               |vpiName:pass
               |vpiFullName:work@top.pass
             |vpiRhs:
             \_constant: , line:37
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:40
         |vpiCondition:
         \_operation: , line:40
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (vec3), line:40
             |vpiName:vec3
             |vpiFullName:work@top.vec3
           |vpiOperand:
           \_constant: , line:40
             |vpiConstType:3
             |vpiDecompile:4&#39;bxxx
             |vpiSize:4
             |BIN:4&#39;bxxx
         |vpiStmt:
         \_begin: , line:40
           |vpiFullName:work@top
           |vpiStmt:
           \_sys_func_call: ($display), line:41
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:41
               |vpiConstType:6
               |vpiDecompile:&#34;Failed vec3, expected 4&#39;bxxxx, got %b&#34;
               |vpiSize:39
               |STRING:&#34;Failed vec3, expected 4&#39;bxxxx, got %b&#34;
             |vpiArgument:
             \_ref_obj: (vec3), line:41
               |vpiName:vec3
           |vpiStmt:
           \_assignment: , line:42
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:42
               |vpiName:pass
               |vpiFullName:work@top.pass
             |vpiRhs:
             \_constant: , line:42
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:45
         |vpiCondition:
         \_operation: , line:45
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (vec4), line:45
             |vpiName:vec4
             |vpiFullName:work@top.vec4
           |vpiOperand:
           \_constant: , line:45
             |vpiConstType:3
             |vpiDecompile:4&#39;bxxx
             |vpiSize:4
             |BIN:4&#39;bxxx
         |vpiStmt:
         \_begin: , line:45
           |vpiFullName:work@top
           |vpiStmt:
           \_sys_func_call: ($display), line:46
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:46
               |vpiConstType:6
               |vpiDecompile:&#34;Failed vec4, expected 4&#39;bxxxx, got %b&#34;
               |vpiSize:39
               |STRING:&#34;Failed vec4, expected 4&#39;bxxxx, got %b&#34;
             |vpiArgument:
             \_ref_obj: (vec4), line:46
               |vpiName:vec4
           |vpiStmt:
           \_assignment: , line:47
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:47
               |vpiName:pass
               |vpiFullName:work@top.pass
             |vpiRhs:
             \_constant: , line:47
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:50
         |vpiCondition:
         \_operation: , line:50
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (vec5), line:50
             |vpiName:vec5
             |vpiFullName:work@top.vec5
           |vpiOperand:
           \_constant: , line:50
             |vpiConstType:3
             |vpiDecompile:4&#39;bxxx
             |vpiSize:4
             |BIN:4&#39;bxxx
         |vpiStmt:
         \_begin: , line:50
           |vpiFullName:work@top
           |vpiStmt:
           \_sys_func_call: ($display), line:51
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:51
               |vpiConstType:6
               |vpiDecompile:&#34;Failed vec5, expected 4&#39;bxxxx, got %b&#34;
               |vpiSize:39
               |STRING:&#34;Failed vec5, expected 4&#39;bxxxx, got %b&#34;
             |vpiArgument:
             \_ref_obj: (vec5), line:51
               |vpiName:vec5
           |vpiStmt:
           \_assignment: , line:52
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:52
               |vpiName:pass
               |vpiFullName:work@top.pass
             |vpiRhs:
             \_constant: , line:52
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:55
         |vpiCondition:
         \_operation: , line:55
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (vec6), line:55
             |vpiName:vec6
             |vpiFullName:work@top.vec6
           |vpiOperand:
           \_constant: , line:55
             |vpiConstType:3
             |vpiDecompile:4&#39;bxxx
             |vpiSize:4
             |BIN:4&#39;bxxx
         |vpiStmt:
         \_begin: , line:55
           |vpiFullName:work@top
           |vpiStmt:
           \_sys_func_call: ($display), line:56
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:56
               |vpiConstType:6
               |vpiDecompile:&#34;Failed vec6, expected 4&#39;bxxxx, got %b&#34;
               |vpiSize:39
               |STRING:&#34;Failed vec6, expected 4&#39;bxxxx, got %b&#34;
             |vpiArgument:
             \_ref_obj: (vec6), line:56
               |vpiName:vec6
           |vpiStmt:
           \_assignment: , line:57
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (pass), line:57
               |vpiName:pass
               |vpiFullName:work@top.pass
             |vpiRhs:
             \_constant: , line:57
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
       |vpiStmt:
       \_if_stmt: , line:60
         |vpiCondition:
         \_ref_obj: (pass), line:60
           |vpiName:pass
           |vpiFullName:work@top.pass
         |vpiStmt:
         \_sys_func_call: ($display), line:60
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:60
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiContAssign:
   \_cont_assign: , line:10
     |vpiRhs:
     \_constant: , line:10
       |vpiConstType:3
       |vpiDecompile:4&#39;bxxxx
       |vpiSize:4
       |BIN:4&#39;bxxxx
     |vpiLhs:
     \_ref_obj: (vec1), line:10
       |vpiName:vec1
       |vpiFullName:work@top.vec1
       |vpiActual:
       \_logic_net: (vec1), line:3
         |vpiName:vec1
         |vpiFullName:work@top.vec1
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:11
     |vpiRhs:
     \_constant: , line:11
       |vpiConstType:3
       |vpiDecompile:4&#39;bxxxx
       |vpiSize:4
       |BIN:4&#39;bxxxx
     |vpiLhs:
     \_ref_obj: (vec2), line:11
       |vpiName:vec2
       |vpiFullName:work@top.vec2
       |vpiActual:
       \_logic_net: (vec2), line:4
         |vpiName:vec2
         |vpiFullName:work@top.vec2
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:12
     |vpiRhs:
     \_constant: , line:12
       |vpiConstType:3
       |vpiDecompile:4&#39;bxxxx
       |vpiSize:4
       |BIN:4&#39;bxxxx
     |vpiLhs:
     \_ref_obj: (vec3), line:12
       |vpiName:vec3
       |vpiFullName:work@top.vec3
       |vpiActual:
       \_logic_net: (vec3), line:5
         |vpiName:vec3
         |vpiFullName:work@top.vec3
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:13
     |vpiRhs:
     \_constant: , line:13
       |vpiConstType:3
       |vpiDecompile:4&#39;bxxxx
       |vpiSize:4
       |BIN:4&#39;bxxxx
     |vpiLhs:
     \_ref_obj: (vec4), line:13
       |vpiName:vec4
       |vpiFullName:work@top.vec4
       |vpiActual:
       \_logic_net: (vec4), line:6
         |vpiName:vec4
         |vpiFullName:work@top.vec4
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:14
     |vpiRhs:
     \_constant: , line:14
       |vpiConstType:3
       |vpiDecompile:4&#39;bxxxx
       |vpiSize:4
       |BIN:4&#39;bxxxx
     |vpiLhs:
     \_ref_obj: (vec5), line:14
       |vpiName:vec5
       |vpiFullName:work@top.vec5
       |vpiActual:
       \_logic_net: (vec5), line:7
         |vpiName:vec5
         |vpiFullName:work@top.vec5
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:15
     |vpiRhs:
     \_constant: , line:15
       |vpiConstType:3
       |vpiDecompile:4&#39;bxxxx
       |vpiSize:4
       |BIN:4&#39;bxxxx
     |vpiLhs:
     \_ref_obj: (vec6), line:15
       |vpiName:vec6
       |vpiFullName:work@top.vec6
       |vpiActual:
       \_logic_net: (vec6), line:8
         |vpiName:vec6
         |vpiFullName:work@top.vec6
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:17
     |vpiRhs:
     \_constant: , line:17
       |vpiConstType:3
       |vpiDecompile:&#39;b1
       |vpiSize:1
       |BIN:1
     |vpiLhs:
     \_bit_select: (vec1), line:17
       |vpiName:vec1
       |vpiFullName:work@top.vec1
       |vpiIndex:
       \_unsupported_expr: , line:17
         |STRING:  assign vec1[1&#39;bx] = 1&#39;b1;

   |vpiContAssign:
   \_cont_assign: , line:19
     |vpiRhs:
     \_constant: , line:19
       |vpiConstType:3
       |vpiDecompile:&#39;b1
       |vpiSize:1
       |BIN:1
     |vpiLhs:
     \_part_select: , line:19, parent:vec2
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (vec2)
       |vpiLeftRange:
       \_unsupported_expr: , line:19
         |STRING:  assign vec2[1&#39;bx:0] = 1&#39;b1;

       |vpiRightRange:
       \_constant: , line:19
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:20
     |vpiRhs:
     \_constant: , line:20
       |vpiConstType:3
       |vpiDecompile:&#39;b1
       |vpiSize:1
       |BIN:1
     |vpiLhs:
     \_part_select: , line:20, parent:vec3
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (vec3)
       |vpiLeftRange:
       \_constant: , line:20
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_unsupported_expr: , line:20
         |STRING:  assign vec3[0:1&#39;bx] = 1&#39;b1;

   |vpiContAssign:
   \_cont_assign: , line:22
     |vpiRhs:
     \_constant: , line:22
       |vpiConstType:3
       |vpiDecompile:&#39;b1
       |vpiSize:1
       |BIN:1
     |vpiLhs:
     \_part_select: , line:22, parent:vec4
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (vec4)
       |vpiLeftRange:
       \_unsupported_expr: , line:22
         |STRING:  assign vec4[1&#39;bx:1&#39;bx] = 1&#39;b1;

       |vpiRightRange:
       \_unsupported_expr: , line:22
         |STRING:  assign vec4[1&#39;bx:1&#39;bx] = 1&#39;b1;

   |vpiContAssign:
   \_cont_assign: , line:24
     |vpiRhs:
     \_constant: , line:24
       |vpiConstType:3
       |vpiDecompile:&#39;b1
       |vpiSize:1
       |BIN:1
     |vpiLhs:
     \_indexed_part_select: , line:24, parent:vec5
       |vpiConstantSelect:1
       |vpiIndexedPartSelectType:1
       |vpiBaseExpr:
       \_unsupported_expr: , line:24
         |STRING:  assign vec5[1&#39;bx+:1] = 1&#39;b1;

       |vpiWidthExpr:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:25
     |vpiRhs:
     \_constant: , line:25
       |vpiConstType:3
       |vpiDecompile:&#39;b1
       |vpiSize:1
       |BIN:1
     |vpiLhs:
     \_indexed_part_select: , line:25, parent:vec6
       |vpiConstantSelect:1
       |vpiIndexedPartSelectType:2
       |vpiBaseExpr:
       \_unsupported_expr: , line:25
         |STRING:  assign vec6[1&#39;bx-:1] = 1&#39;b1;

       |vpiWidthExpr:
       \_constant: , line:25
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiNet:
   \_logic_net: (pass), line:2
     |vpiName:pass
     |vpiFullName:work@top.pass
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (vec1), line:3
   |vpiNet:
   \_logic_net: (vec2), line:4
   |vpiNet:
   \_logic_net: (vec3), line:5
   |vpiNet:
   \_logic_net: (vec4), line:6
   |vpiNet:
   \_logic_net: (vec5), line:7
   |vpiNet:
   \_logic_net: (vec6), line:8
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/undef_lval_select5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/undef_lval_select5.v</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (pass), line:2, parent:work@top
     |vpiName:pass
     |vpiFullName:work@top.pass
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (vec1), line:3, parent:work@top
     |vpiName:vec1
     |vpiFullName:work@top.vec1
     |vpiNetType:1
     |vpiRange:
     \_range: , line:3
       |vpiLeftRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:18446744073709551615
         |vpiSize:32
         |INT:-1
   |vpiNet:
   \_logic_net: (vec2), line:4, parent:work@top
     |vpiName:vec2
     |vpiFullName:work@top.vec2
     |vpiNetType:1
     |vpiRange:
     \_range: , line:4
       |vpiLeftRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:18446744073709551615
         |vpiSize:32
         |INT:-1
   |vpiNet:
   \_logic_net: (vec3), line:5, parent:work@top
     |vpiName:vec3
     |vpiFullName:work@top.vec3
     |vpiNetType:1
     |vpiRange:
     \_range: , line:5
       |vpiLeftRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:18446744073709551615
         |vpiSize:32
         |INT:-1
   |vpiNet:
   \_logic_net: (vec4), line:6, parent:work@top
     |vpiName:vec4
     |vpiFullName:work@top.vec4
     |vpiNetType:1
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:18446744073709551615
         |vpiSize:32
         |INT:-1
   |vpiNet:
   \_logic_net: (vec5), line:7, parent:work@top
     |vpiName:vec5
     |vpiFullName:work@top.vec5
     |vpiNetType:1
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:18446744073709551615
         |vpiSize:32
         |INT:-1
   |vpiNet:
   \_logic_net: (vec6), line:8, parent:work@top
     |vpiName:vec6
     |vpiFullName:work@top.vec6
     |vpiNetType:1
     |vpiRange:
     \_range: , line:8
       |vpiLeftRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:18446744073709551615
         |vpiSize:32
         |INT:-1
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \pass of type 36
Object: \vec1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vec2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vec3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vec4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vec5 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vec6 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_top of type 32
Object:  of type 8
Object: \vec1 of type 608
Object: \vec1 of type 36
Object:  of type 7
ERROR: Failed to parse binary string: 4&#39;bxxxx

</pre>
</body>