{
    "code": "module TopModule(\n    input logic clk,           // Clock input\n    input logic reset,         // Active high synchronous reset\n    output logic [3:0] q       // 4-bit output representing the counter value\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 4'b0001;  // Reset to 1\n        end else if (q == 4'b1010) begin\n            q <= 4'b0001;  // Wrap back to 1 after reaching 10\n        end else begin\n            q <= q + 1'b1; // Increment counter\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}