// Seed: 3147817393
module module_0;
  initial id_1 = -1;
  assign module_1.type_1 = 0;
  assign id_2 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    output supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    input uwire id_6,
    output uwire id_7
);
  wor id_9, id_10, id_11 = -1;
  wire id_12, id_13;
  module_0 modCall_1 ();
  assign id_11 = 1 == 1;
endmodule
module module_2 (
    output tri   id_0,
    output tri0  id_1,
    output wire  id_2,
    output uwire id_3,
    output tri0  id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_3 = ~id_6;
  wire id_7, id_8;
endmodule
