# Tiny Tapeout project information
project:
  title:        "8-bit Booth Multiplier"
  author:       "Jeet"
  discord:      ""             # optional
  description:  "Signed 8x8 Booth multiplier, outputs lower 8 bits of the product"
  language:     "Verilog"
  clock_hz:     0              # purely combinational, no clocking requirement

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"

  # Your top module name must start with "tt_um_". 
  top_module:  "tt_um_example"

  # List your project's source files here.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank.
pinout:
  # Inputs (multiplicand)
  ui[0]: "Multiplicand[0] (LSB)"
  ui[1]: "Multiplicand[1]"
  ui[2]: "Multiplicand[2]"
  ui[3]: "Multiplicand[3]"
  ui[4]: "Multiplicand[4]"
  ui[5]: "Multiplicand[5]"
  ui[6]: "Multiplicand[6]"
  ui[7]: "Multiplicand[7] (MSB)"

  # Outputs (lower 8 bits of product)
  uo[0]: "Product[0] (LSB)"
  uo[1]: "Product[1]"
  uo[2]: "Product[2]"
  uo[3]: "Product[3]"
  uo[4]: "Product[4]"
  uo[5]: "Product[5]"
  uo[6]: "Product[6]"
  uo[7]: "Product[7] (MSB of lower byte)"

  # Bidirectional pins (multiplier input only, output/oe not used)
  uio[0]: "Multiplier[0] (LSB)"
  uio[1]: "Multiplier[1]"
  uio[2]: "Multiplier[2]"
  uio[3]: "Multiplier[3]"
  uio[4]: "Multiplier[4]"
  uio[5]: "Multiplier[5]"
  uio[6]: "Multiplier[6]"
  uio[7]: "Multiplier[7] (MSB)"

# Do not change!
yaml_version: 6
