
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.195534                       # Number of seconds simulated
sim_ticks                                195534077000                       # Number of ticks simulated
final_tick                               195534077000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   2362                       # Simulator instruction rate (inst/s)
host_op_rate                                     2711                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46183981                       # Simulator tick rate (ticks/s)
host_mem_usage                                 891348                       # Number of bytes of host memory used
host_seconds                                  4233.81                       # Real time elapsed on the host
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      11477390                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           25088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        70728448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           70753536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41677440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41677440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1105132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1105524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        651210                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             651210                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             128305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          361719293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361847598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        128305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           128305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       213146683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            213146683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       213146683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            128305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         361719293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            574994281                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    574994281                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              512371                       # Transaction distribution
system.membus.trans_dist::ReadResp             512370                       # Transaction distribution
system.membus.trans_dist::Writeback            651210                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            593154                       # Transaction distribution
system.membus.trans_dist::ReadExResp           593154                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2862261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2862261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2862261                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    112430976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total    112430976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           112430976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              112430976                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer2.occupancy          7017607500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9949717500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                   1101428                       # number of replacements
system.l2.tags.tagsinuse                  3250.373845                       # Cycle average of tags in use
system.l2.tags.total_refs                       68614                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1105268                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.062079                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               37143556000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1321.824659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         50.316327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1878.232860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.322711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.012284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.458553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.793548                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3840                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          611                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15835275                       # Number of tag accesses
system.l2.tags.data_accesses                 15835275                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   19                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 4254                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4273                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           657239                       # number of Writeback hits
system.l2.Writeback_hits::total                657239                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    61                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    19                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  4315                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4334                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   19                       # number of overall hits
system.l2.overall_hits::cpu.data                 4315                       # number of overall hits
system.l2.overall_hits::total                    4334                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                392                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             511979                       # number of ReadReq misses
system.l2.ReadReq_misses::total                512371                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data               1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           593154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              593154                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 392                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1105133                       # number of demand (read+write) misses
system.l2.demand_misses::total                1105525                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                392                       # number of overall misses
system.l2.overall_misses::cpu.data            1105133                       # number of overall misses
system.l2.overall_misses::total               1105525                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     64917500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 163569094500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    163634012000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 160856568000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  160856568000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64917500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  324425662500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     324490580000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64917500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 324425662500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    324490580000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              411                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           516233                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              516644                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       657239                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            657239                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         593215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            593215                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               411                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1109448                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1109859                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              411                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1109448                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1109859                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.953771                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.991760                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.991729                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999897                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.953771                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.996111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996095                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.953771                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.996111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996095                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 165605.867347                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 319483.991531                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 319366.263899                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 271188.541256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 271188.541256                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 165605.867347                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 293562.550842                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 293517.179621                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 165605.867347                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 293562.550842                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 293517.179621                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               651210                       # number of writebacks
system.l2.writebacks::total                    651210                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           392                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        511979                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           512371                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       593154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         593154                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1105133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1105525                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1105133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1105525                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     60213500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 157425358500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 157485572000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        11000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        11000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 153738720000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 153738720000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     60213500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 311164078500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 311224292000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     60213500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 311164078500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 311224292000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.953771                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.991760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.991729                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999897                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.953771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.996111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996095                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.953771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.996111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996095                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 153605.867347                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 307484.014969                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 307366.287319                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        11000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        11000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 259188.541256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 259188.541256                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 153605.867347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 281562.561701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 281517.190475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 153605.867347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 281562.561701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 281517.190475                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   578386508                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             516645                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            516644                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           657239                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           593215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          593215                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2876136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2876959                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    113067904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          113094208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             113094208                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus              64                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1540789000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            618000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1664171000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.cpu.branchPred.lookups                  745935                       # Number of BP lookups
system.cpu.branchPred.condPredicted            745935                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             26635                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               626998                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  595360                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.954051                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   21760                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 79                       # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   36                       # Number of system calls
system.cpu.numCycles                        391068163                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3033425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       20312121                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      745935                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             617120                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3871453                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1411047                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              355640533                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           391                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2376343                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  6449                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          363284268                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.061766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.661635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                359805520     99.04%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6397      0.00%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   237342      0.07%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   395056      0.11%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   198345      0.05%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    17883      0.00%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   434143      0.12%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   231776      0.06%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1957806      0.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            363284268                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.001907                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.051940                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5020926                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             354224990                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3013252                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                286735                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 738365                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               21076950                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 738365                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6191376                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               349710422                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8933                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2175797                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4459375                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               19167209                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 88070                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    275                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               4617127                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            14067728                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              60264821                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         41282462                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                18                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8093694                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5974001                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 45                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             45                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10708391                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              7925471                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4086832                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               123                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              382                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   15519015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              393267                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  15764611                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             61534                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4423189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     12595262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             65                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     363284268                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.043395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.344483                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           355371855     97.82%     97.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4225870      1.16%     98.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1340893      0.37%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              638829      0.18%     99.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1645397      0.45%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               18216      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               38242      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1380      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3586      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       363284268                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     376      0.09%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 162312     37.72%     37.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                267619     62.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            442488      2.81%      2.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3360230     21.32%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  138      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   155      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   8      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     24.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7913679     50.20%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4047913     25.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15764611                       # Type of FU issued
system.cpu.iq.rate                           0.040312                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      430307                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027296                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          395305305                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          20335487                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11712979                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  26                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 15                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           10                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               15752417                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      13                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              757                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3951824                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       234855                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       3890750                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 738365                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               338195864                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                955886                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            15912282                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            485675                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               7925471                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4086832                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             393213                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    399                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                393678                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            378                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        26502                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                26880                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              15564132                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7825611                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            200479                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     11824010                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   486197                       # Number of branches executed
system.cpu.iew.exec_stores                    3998399                       # Number of stores executed
system.cpu.iew.exec_rate                     0.039799                       # Inst execution rate
system.cpu.iew.wb_sent                       11713408                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11712989                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2545367                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2640541                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.029951                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.963957                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         4434907                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          393200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             26690                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    362545903                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.031658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.450232                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    359091018     99.05%     99.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2246040      0.62%     99.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13713      0.00%     99.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11174      0.00%     99.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        14238      0.00%     99.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2488      0.00%     99.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6571      0.00%     99.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       223704      0.06%     99.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       936957      0.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    362545903                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000004                       # Number of instructions committed
system.cpu.commit.committedOps               11477390                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        7825582                       # Number of memory references committed
system.cpu.commit.loads                       3973623                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     485311                       # Number of branches committed
system.cpu.commit.fp_insts                          6                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11058512                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  337                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       418787      3.65%      3.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3232754     28.17%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             111      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              154      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     31.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3973623     34.62%     66.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3851959     33.56%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11477390                       # Class of committed instruction
system.cpu.commit.bw_lim_events                936957                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    377521243                       # The number of ROB reads
system.cpu.rob.rob_writes                    32563076                       # The number of ROB writes
system.cpu.timesIdled                           93698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        27783895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      11477390                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              39.106801                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        39.106801                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.025571                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.025571                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 31870723                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6802392                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        10                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        8                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2693605                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1378071                       # number of cc regfile writes
system.cpu.misc_regfile_reads                12754834                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                88                       # number of replacements
system.cpu.icache.tags.tagsinuse           312.480705                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2375784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               411                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5780.496350                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   312.480705                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.610314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.610314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4753096                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4753096                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2375784                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2375784                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2375784                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2375784                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2375784                       # number of overall hits
system.cpu.icache.overall_hits::total         2375784                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          558                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           558                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          558                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            558                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          558                       # number of overall misses
system.cpu.icache.overall_misses::total           558                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     83112500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83112500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     83112500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83112500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     83112500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83112500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2376342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2376342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2376342                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2376342                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2376342                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2376342                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000235                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000235                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 148947.132616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 148947.132616                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 148947.132616                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 148947.132616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 148947.132616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 148947.132616                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           59                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          108                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           59                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          146                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     65520500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65520500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     65520500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65520500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     65520500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65520500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000173                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000173                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000173                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000173                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 159030.339806                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 159030.339806                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 159030.339806                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 159030.339806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 159030.339806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 159030.339806                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           1108935                       # number of replacements
system.cpu.dcache.tags.tagsinuse           445.590349                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4338493                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1109447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.910500                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       36730918000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   445.590349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.870294                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.870294                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16764649                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16764649                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1079753                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1079753                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3258739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3258739                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       4338492                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4338492                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      4338492                       # number of overall hits
system.cpu.dcache.overall_hits::total         4338492                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2895890                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2895890                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       593219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       593219                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3489109                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3489109                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3489109                       # number of overall misses
system.cpu.dcache.overall_misses::total       3489109                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 553830666500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 553830666500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 162637054500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 162637054500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 716467721000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 716467721000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 716467721000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 716467721000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3975643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3975643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3851958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3851958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7827601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7827601                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7827601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7827601                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.728408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.728408                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.154005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.154005                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.445744                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.445744                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.445744                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.445744                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 191247.135250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 191247.135250                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 274160.224976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 274160.224976                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 205344.035110                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 205344.035110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 205344.035110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 205344.035110                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     16252703                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             48751                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   333.381941                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       657239                       # number of writebacks
system.cpu.dcache.writebacks::total            657239                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2379657                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2379657                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2379660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2379660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2379660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2379660                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       516233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       516233                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       593216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       593216                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1109449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1109449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1109449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1109449                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 164154041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 164154041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 161450426000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 161450426000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 325604467500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 325604467500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 325604467500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 325604467500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.129849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.129849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.154004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.154004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.141736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.141736                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.141736                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.141736                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 317984.401423                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 317984.401423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 272161.280208                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 272161.280208                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 293483.042033                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 293483.042033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 293483.042033                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 293483.042033                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
