Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Wed May 15 16:08:51 2024
| Host              : DESKTOP-FKIQQDJ running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu5eg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.165        0.000                      0                38655        0.010        0.000                      0                38655        3.500        0.000                       0                 12132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.165        0.000                      0                38655        0.010        0.000                      0                38655        3.500        0.000                       0                 12132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_12/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.176ns (19.705%)  route 4.792ns (80.295%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 12.307 - 10.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.650ns (routing 1.302ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.140ns (routing 1.184ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.650     2.857    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/CLK
    DSP48E2_X12Y56       DSP_M_DATA                                   r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y56       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[10])
                                                      0.347     3.204 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.204    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y56       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.688     3.892 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     3.892    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y56       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     4.033 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_OUTPUT_INST/P[10]
                         net (fo=31, routed)          4.792     8.825    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/sel[10]
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_12/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.140    12.307    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/ap_clk
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_12/CLKARDCLK
                         clock pessimism              0.158    12.465    
                         clock uncertainty           -0.174    12.291    
    RAMB36_X0Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.301    11.990    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_12
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_8/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.176ns (19.858%)  route 4.746ns (80.142%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 12.311 - 10.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.650ns (routing 1.302ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.184ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.650     2.857    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/CLK
    DSP48E2_X12Y56       DSP_M_DATA                                   r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y56       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[10])
                                                      0.347     3.204 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.204    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y56       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.688     3.892 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     3.892    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y56       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     4.033 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_OUTPUT_INST/P[10]
                         net (fo=31, routed)          4.746     8.779    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/sel[10]
    RAMB36_X0Y14         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_8/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.144    12.311    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/ap_clk
    RAMB36_X0Y14         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_8/CLKARDCLK
                         clock pessimism              0.158    12.469    
                         clock uncertainty           -0.174    12.295    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.301    11.994    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_8
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_13/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.176ns (20.190%)  route 4.649ns (79.810%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 12.294 - 10.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.650ns (routing 1.302ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.127ns (routing 1.184ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.650     2.857    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/CLK
    DSP48E2_X12Y56       DSP_M_DATA                                   r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y56       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[10])
                                                      0.347     3.204 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.204    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y56       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.688     3.892 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     3.892    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y56       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     4.033 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_OUTPUT_INST/P[10]
                         net (fo=31, routed)          4.649     8.682    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/sel[10]
    RAMB36_X0Y17         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_13/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.127    12.294    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/ap_clk
    RAMB36_X0Y17         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_13/CLKARDCLK
                         clock pessimism              0.158    12.452    
                         clock uncertainty           -0.174    12.278    
    RAMB36_X0Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.301    11.977    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_13
  -------------------------------------------------------------------
                         required time                         11.977    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_4/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.176ns (20.848%)  route 4.465ns (79.152%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.650ns (routing 1.302ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.244ns (routing 1.184ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.650     2.857    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/CLK
    DSP48E2_X12Y56       DSP_M_DATA                                   r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y56       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[10])
                                                      0.347     3.204 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.204    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y56       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.688     3.892 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     3.892    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y56       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     4.033 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_OUTPUT_INST/P[10]
                         net (fo=31, routed)          4.465     8.498    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/sel[10]
    RAMB36_X1Y19         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_4/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.244    12.411    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/ap_clk
    RAMB36_X1Y19         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_4/CLKARDCLK
                         clock pessimism              0.158    12.569    
                         clock uncertainty           -0.174    12.395    
    RAMB36_X1Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.301    12.094    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_4
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_6/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 1.176ns (21.172%)  route 4.379ns (78.828%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 12.404 - 10.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.650ns (routing 1.302ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.237ns (routing 1.184ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.650     2.857    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/CLK
    DSP48E2_X12Y56       DSP_M_DATA                                   r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y56       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[10])
                                                      0.347     3.204 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.204    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y56       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.688     3.892 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     3.892    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y56       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.141     4.033 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_OUTPUT_INST/P[10]
                         net (fo=31, routed)          4.379     8.412    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/sel[10]
    RAMB36_X1Y18         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_6/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.237    12.404    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/ap_clk
    RAMB36_X1Y18         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_6/CLKARDCLK
                         clock pessimism              0.158    12.562    
                         clock uncertainty           -0.174    12.388    
    RAMB36_X1Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.301    12.087    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_6
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_4/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 1.176ns (21.414%)  route 4.316ns (78.586%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 12.411 - 10.000 ) 
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.650ns (routing 1.302ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.244ns (routing 1.184ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.650     2.857    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/CLK
    DSP48E2_X12Y56       DSP_M_DATA                                   r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y56       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[14])
                                                      0.347     3.204 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     3.204    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<14>
    DSP48E2_X12Y56       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.688     3.892 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     3.892    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y56       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.033 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_OUTPUT_INST/P[14]
                         net (fo=31, routed)          4.316     8.349    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/sel[14]
    RAMB36_X1Y19         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_4/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.244    12.411    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/ap_clk
    RAMB36_X1Y19         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_4/CLKARDCLK
                         clock pessimism              0.158    12.569    
                         clock uncertainty           -0.174    12.395    
    RAMB36_X1Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.309    12.086    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207/mac_muladd_8ns_8ns_8ns_15_4_1_U36/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_4
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 1.176ns (21.498%)  route 4.294ns (78.502%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 12.319 - 10.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 1.302ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.184ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.521     2.728    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/CLK
    DSP48E2_X11Y56       DSP_M_DATA                                   r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y56       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[2])
                                                      0.347     3.075 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/V_DATA[2]
                         net (fo=1, routed)           0.000     3.075    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<2>
    DSP48E2_X11Y56       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[2]_ALU_OUT[2])
                                                      0.688     3.763 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     3.763    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<2>
    DSP48E2_X11Y56       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     3.904 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_OUTPUT_INST/P[2]
                         net (fo=31, routed)          4.294     8.198    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_n_119
    RAMB36_X0Y4          RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.152    12.319    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_3/CLKARDCLK
                         clock pessimism              0.158    12.477    
                         clock uncertainty           -0.174    12.303    
    RAMB36_X0Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.367    11.936    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_3
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_12/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.176ns (21.885%)  route 4.198ns (78.115%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.302ns, distribution 1.354ns)
  Clock Net Delay (Destination): 2.195ns (routing 1.184ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.656     2.863    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/CLK
    DSP48E2_X12Y54       DSP_M_DATA                                   r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[1])
                                                      0.347     3.210 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/V_DATA[1]
                         net (fo=1, routed)           0.000     3.210    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<1>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[1]_ALU_OUT[1])
                                                      0.688     3.898 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     3.898    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.039 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=31, routed)          4.198     8.237    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_n_120
    RAMB36_X0Y40         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_12/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.195    12.362    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/ap_clk
    RAMB36_X0Y40         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_12/CLKARDCLK
                         clock pessimism              0.167    12.529    
                         clock uncertainty           -0.174    12.355    
    RAMB36_X0Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.369    11.986    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_12
  -------------------------------------------------------------------
                         required time                         11.986    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 1.176ns (21.605%)  route 4.267ns (78.395%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 12.314 - 10.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.521ns (routing 1.302ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.184ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.521     2.728    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/CLK
    DSP48E2_X11Y56       DSP_M_DATA                                   r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y56       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[2])
                                                      0.347     3.075 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/V_DATA[2]
                         net (fo=1, routed)           0.000     3.075    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<2>
    DSP48E2_X11Y56       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[2]_ALU_OUT[2])
                                                      0.688     3.763 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     3.763    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<2>
    DSP48E2_X11Y56       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     3.904 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_OUTPUT_INST/P[2]
                         net (fo=31, routed)          4.267     8.171    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_n_119
    RAMB36_X0Y12         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.147    12.314    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/ap_clk
    RAMB36_X0Y12         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_5/CLKARDCLK
                         clock pessimism              0.158    12.472    
                         clock uncertainty           -0.174    12.298    
    RAMB36_X0Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.367    11.931    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_5
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_20/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 1.176ns (22.196%)  route 4.122ns (77.804%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 12.348 - 10.000 ) 
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.302ns, distribution 1.354ns)
  Clock Net Delay (Destination): 2.181ns (routing 1.184ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.656     2.863    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/CLK
    DSP48E2_X12Y54       DSP_M_DATA                                   r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[1])
                                                      0.347     3.210 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA_INST/V_DATA[1]
                         net (fo=1, routed)           0.000     3.210    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<1>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[1]_ALU_OUT[1])
                                                      0.688     3.898 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     3.898    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.141     4.039 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p/DSP_OUTPUT_INST/P[1]
                         net (fo=31, routed)          4.122     8.161    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_n_120
    RAMB36_X0Y42         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_20/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.181    12.348    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/ap_clk
    RAMB36_X0Y42         RAMB36E2                                     r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_20/CLKARDCLK
                         clock pessimism              0.167    12.515    
                         clock uncertainty           -0.174    12.341    
    RAMB36_X0Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.369    11.972    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223/mac_muladd_8ns_8ns_8ns_15_4_1_U48/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_20
  -------------------------------------------------------------------
                         required time                         11.972    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  3.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1110]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.070ns (24.648%)  route 0.214ns (75.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.300ns (routing 1.184ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.670ns (routing 1.302ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.300     2.467    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X0Y79          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.537 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1110]/Q
                         net (fo=1, routed)           0.214     2.751    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIB0
    SLICE_X2Y79          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.670     2.877    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X2Y79          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/CLK
                         clock pessimism             -0.218     2.659    
    SLICE_X2Y79          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     2.741    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.072ns (26.182%)  route 0.203ns (73.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.303ns (routing 1.184ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.665ns (routing 1.302ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.303     2.470    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X1Y84          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     2.542 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.203     2.745    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIF0
    SLICE_X2Y83          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.665     2.872    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X2Y83          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF/CLK
                         clock pessimism             -0.218     2.654    
    SLICE_X2Y83          RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     2.735    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.071ns (30.085%)  route 0.165ns (69.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.306ns (routing 1.184ns, distribution 1.122ns)
  Clock Net Delay (Destination): 2.647ns (routing 1.302ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.306     2.473    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X8Y77          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     2.544 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][37]/Q
                         net (fo=1, routed)           0.165     2.709    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIE1
    SLICE_X7Y77          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.647     2.854    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X7Y77          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME_D1/CLK
                         clock pessimism             -0.218     2.636    
    SLICE_X7Y77          RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.063     2.699    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][147]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.071ns (30.472%)  route 0.162ns (69.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.303ns (routing 1.184ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.642ns (routing 1.302ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.303     2.470    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y84          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     2.541 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][147]/Q
                         net (fo=1, routed)           0.162     2.703    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DID1
    SLICE_X4Y83          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.642     2.849    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X4Y83          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1/CLK
                         clock pessimism             -0.218     2.631    
    SLICE_X4Y83          RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     2.693    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][99]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.070ns (31.532%)  route 0.152ns (68.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.304ns (routing 1.184ns, distribution 1.120ns)
  Clock Net Delay (Destination): 2.633ns (routing 1.302ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.304     2.471    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y87          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     2.541 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][99]/Q
                         net (fo=1, routed)           0.152     2.693    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIA1
    SLICE_X7Y87          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.633     2.840    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X7Y87          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA_D1/CLK
                         clock pessimism             -0.218     2.622    
    SLICE_X7Y87          RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     2.683    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/C_t_U/q1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274/C_t_load_reg_121_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.071ns (27.519%)  route 0.187ns (72.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      2.165ns (routing 1.184ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.537ns (routing 1.302ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.165     2.332    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/C_t_U/ap_clk
    SLICE_X39Y155        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/C_t_U/q1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y155        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     2.403 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/C_t_U/q1_reg[30]/Q
                         net (fo=1, routed)           0.187     2.590    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274/C_t_load_reg_121_reg[31]_1[30]
    SLICE_X41Y156        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274/C_t_load_reg_121_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.537     2.744    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274/ap_clk
    SLICE_X41Y156        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274/C_t_load_reg_121_reg[30]/C
                         clock pessimism             -0.220     2.524    
    SLICE_X41Y156        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     2.579    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274/C_t_load_reg_121_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.069ns (35.938%)  route 0.123ns (64.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.302ns (routing 1.184ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.608ns (routing 1.302ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.302     2.469    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y102         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     2.538 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/Q
                         net (fo=1, routed)           0.123     2.661    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[0]
    SLICE_X3Y101         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.608     2.815    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y101         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
                         clock pessimism             -0.218     2.597    
    SLICE_X3Y101         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.650    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.069ns (35.938%)  route 0.123ns (64.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.302ns (routing 1.184ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.608ns (routing 1.302ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.302     2.469    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y102         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     2.538 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/Q
                         net (fo=1, routed)           0.123     2.661    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[4]
    SLICE_X3Y101         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.608     2.815    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y101         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/C
                         clock pessimism             -0.218     2.597    
    SLICE_X3Y101         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     2.650    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.069ns (31.507%)  route 0.150ns (68.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.303ns (routing 1.184ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.607ns (routing 1.302ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.303     2.470    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X2Y94          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     2.539 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.150     2.689    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIB0
    SLICE_X1Y91          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.607     2.814    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X1Y91          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/CLK
                         clock pessimism             -0.218     2.596    
    SLICE_X1Y91          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     2.678    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][144]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.070ns (30.435%)  route 0.160ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Net Delay (Source):      2.291ns (routing 1.184ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.606ns (routing 1.302ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.291     2.458    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y92          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.528 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][144]/Q
                         net (fo=1, routed)           0.160     2.688    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIC0
    SLICE_X7Y92          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.606     2.813    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X7Y92          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC/CLK
                         clock pessimism             -0.218     2.595    
    SLICE_X7Y92          RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.082     2.677    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMC
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X1Y52   design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/select_ln114_2_reg_306_pp0_iter1_reg_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X1Y52   design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/select_ln114_2_reg_306_pp0_iter1_reg_reg_rep/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y12   design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y13   design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y10   design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y7    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X1Y38   design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191/mac_muladd_8ns_8ns_8ns_15_4_1_U23/LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1_DSP48_0_U/p_reg_reg_0_12/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X32Y127  design_1_i/LSTM_Top_0/inst/buf_in_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X32Y127  design_1_i/LSTM_Top_0/inst/buf_in_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X32Y127  design_1_i/LSTM_Top_0/inst/buf_in_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X32Y127  design_1_i/LSTM_Top_0/inst/buf_in_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X32Y127  design_1_i/LSTM_Top_0/inst/buf_in_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X32Y127  design_1_i/LSTM_Top_0/inst/buf_in_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X32Y127  design_1_i/LSTM_Top_0/inst/buf_in_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X32Y127  design_1_i/LSTM_Top_0/inst/buf_in_U/ram_reg_0_15_0_0__0/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.033ns  (logic 0.179ns (8.805%)  route 1.854ns (91.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.173ns (routing 1.184ns, distribution 0.989ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.522     1.522    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X23Y177        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.701 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.332     2.033    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y177        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.173     2.340    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y177        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.060ns (6.897%)  route 0.810ns (93.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.390ns (routing 0.738ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.705     0.705    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X23Y177        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.765 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.105     0.870    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y177        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.390     1.528    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y177        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.158ns  (logic 0.210ns (9.730%)  route 1.948ns (90.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.302ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.354ns (routing 1.184ns, distribution 1.170ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.453     2.660    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y175        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.753 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=251, routed)         1.757     4.510    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X5Y122         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     4.627 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.191     4.818    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X5Y122         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.354     2.521    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X5Y122         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.992ns  (logic 0.093ns (4.668%)  route 1.899ns (95.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.302ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.184ns, distribution 1.189ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.453     2.660    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y175        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.753 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=251, routed)         1.899     4.652    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X4Y183         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.373     2.540    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X4Y183         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.655ns  (logic 0.093ns (5.619%)  route 1.562ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 1.302ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.184ns, distribution 1.163ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.453     2.660    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X24Y175        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y175        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.753 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=251, routed)         1.562     4.315    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X2Y155         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.347     2.514    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X2Y155         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.432ns  (logic 0.096ns (6.704%)  route 1.336ns (93.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 1.302ns, distribution 1.316ns)
  Clock Net Delay (Destination): 2.312ns (routing 1.184ns, distribution 1.128ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.618     2.825    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.921 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.336     4.257    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y83          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.312     2.479    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y83          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.432ns  (logic 0.096ns (6.704%)  route 1.336ns (93.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 1.302ns, distribution 1.316ns)
  Clock Net Delay (Destination): 2.312ns (routing 1.184ns, distribution 1.128ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.618     2.825    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.921 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.336     4.257    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y83          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.312     2.479    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y83          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.432ns  (logic 0.096ns (6.704%)  route 1.336ns (93.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 1.302ns, distribution 1.316ns)
  Clock Net Delay (Destination): 2.312ns (routing 1.184ns, distribution 1.128ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.618     2.825    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.921 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.336     4.257    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y83          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.312     2.479    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y83          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.230ns  (logic 0.096ns (7.806%)  route 1.134ns (92.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 1.302ns, distribution 1.316ns)
  Clock Net Delay (Destination): 2.300ns (routing 1.184ns, distribution 1.116ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.618     2.825    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.921 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.134     4.055    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y82         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.300     2.467    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y82         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.230ns  (logic 0.096ns (7.806%)  route 1.134ns (92.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 1.302ns, distribution 1.316ns)
  Clock Net Delay (Destination): 2.300ns (routing 1.184ns, distribution 1.116ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.618     2.825    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.921 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.134     4.055    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y82         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.300     2.467    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y82         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.230ns  (logic 0.096ns (7.806%)  route 1.134ns (92.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 1.302ns, distribution 1.316ns)
  Clock Net Delay (Destination): 2.300ns (routing 1.184ns, distribution 1.116ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.618     2.825    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.921 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.134     4.055    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y82         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.300     2.467    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y82         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.160ns  (logic 0.096ns (8.273%)  route 1.064ns (91.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 1.302ns, distribution 1.316ns)
  Clock Net Delay (Destination): 2.288ns (routing 1.184ns, distribution 1.104ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.618     2.825    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.921 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.064     3.986    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y94         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.288     2.455    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y94         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.957%)  route 0.096ns (71.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.658ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.738ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.311     1.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.461 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.096     1.556    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y116         FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.475     1.613    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y116         FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.957%)  route 0.096ns (71.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.658ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.738ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.311     1.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.461 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.096     1.556    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y116         FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.475     1.613    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y116         FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.957%)  route 0.096ns (71.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.658ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.738ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.311     1.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.461 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.096     1.556    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y116         FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.475     1.613    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y116         FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.039ns (18.301%)  route 0.174ns (81.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.658ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.738ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.311     1.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.461 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.174     1.635    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y108         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.476     1.614    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y108         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.039ns (18.301%)  route 0.174ns (81.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.658ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.738ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.311     1.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.461 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.174     1.635    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y108         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.476     1.614    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y108         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.039ns (18.301%)  route 0.174ns (81.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.658ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.738ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.311     1.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.461 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.174     1.635    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y108         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.476     1.614    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y108         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.132%)  route 0.203ns (83.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.658ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.738ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.311     1.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.461 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.203     1.663    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y106         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.480     1.618    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y106         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.132%)  route 0.203ns (83.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.658ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.738ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.311     1.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.461 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.203     1.663    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y106         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.480     1.618    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y106         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.132%)  route 0.203ns (83.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.658ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.738ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.311     1.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.461 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.203     1.663    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y106         FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.480     1.618    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y106         FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.039ns (14.775%)  route 0.225ns (85.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.658ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.738ns, distribution 0.731ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.311     1.422    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X5Y116         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.461 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.225     1.686    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y104         FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.469     1.607    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y104         FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           740 Endpoints
Min Delay           740 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.238ns  (logic 1.478ns (45.646%)  route 1.760ns (54.354%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.250ns (routing 1.184ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<25>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.744     0.744 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.744    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     0.885 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.669     1.554    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X46Y159        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.669 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.011     1.680    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X46Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266     1.946 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=9, routed)           0.213     2.159    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CARRY_OUT
    SLICE_X45Y160        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.307 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.098     2.405    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]_1
    SLICE_X46Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.469 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1__0/O
                         net (fo=22, routed)          0.769     3.238    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X41Y169        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.250     2.417    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X41Y169        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.238ns  (logic 1.478ns (45.646%)  route 1.760ns (54.354%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.250ns (routing 1.184ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<25>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.744     0.744 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.744    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     0.885 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.669     1.554    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X46Y159        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.669 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.011     1.680    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X46Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266     1.946 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=9, routed)           0.213     2.159    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CARRY_OUT
    SLICE_X45Y160        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.307 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.098     2.405    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]_1
    SLICE_X46Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.469 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1__0/O
                         net (fo=22, routed)          0.769     3.238    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X41Y169        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.250     2.417    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X41Y169        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.238ns  (logic 1.478ns (45.646%)  route 1.760ns (54.354%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.250ns (routing 1.184ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<25>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.744     0.744 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.744    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     0.885 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.669     1.554    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X46Y159        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.669 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.011     1.680    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X46Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266     1.946 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=9, routed)           0.213     2.159    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CARRY_OUT
    SLICE_X45Y160        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.307 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.098     2.405    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]_1
    SLICE_X46Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.469 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1__0/O
                         net (fo=22, routed)          0.769     3.238    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X41Y169        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.250     2.417    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X41Y169        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.478ns (46.028%)  route 1.733ns (53.972%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.179ns (routing 1.184ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<25>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.744     0.744 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.744    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     0.885 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.669     1.554    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X46Y159        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.669 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.011     1.680    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X46Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266     1.946 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=9, routed)           0.213     2.159    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CARRY_OUT
    SLICE_X45Y160        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.307 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.098     2.405    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]_1
    SLICE_X46Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.469 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1__0/O
                         net (fo=22, routed)          0.742     3.211    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.179     2.346    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.478ns (46.028%)  route 1.733ns (53.972%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.179ns (routing 1.184ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<25>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.744     0.744 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.744    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     0.885 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.669     1.554    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X46Y159        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.669 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.011     1.680    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X46Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266     1.946 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=9, routed)           0.213     2.159    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CARRY_OUT
    SLICE_X45Y160        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.307 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.098     2.405    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]_1
    SLICE_X46Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.469 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1__0/O
                         net (fo=22, routed)          0.742     3.211    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.179     2.346    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.478ns (46.028%)  route 1.733ns (53.972%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.179ns (routing 1.184ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<25>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.744     0.744 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.744    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     0.885 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.669     1.554    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X46Y159        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.669 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.011     1.680    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X46Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266     1.946 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=9, routed)           0.213     2.159    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CARRY_OUT
    SLICE_X45Y160        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.307 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.098     2.405    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]_1
    SLICE_X46Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.469 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1__0/O
                         net (fo=22, routed)          0.742     3.211    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.179     2.346    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.478ns (46.028%)  route 1.733ns (53.972%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.179ns (routing 1.184ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<25>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.744     0.744 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.744    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     0.885 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.669     1.554    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X46Y159        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.669 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.011     1.680    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X46Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266     1.946 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=9, routed)           0.213     2.159    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CARRY_OUT
    SLICE_X45Y160        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.307 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.098     2.405    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]_1
    SLICE_X46Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.469 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1__0/O
                         net (fo=22, routed)          0.742     3.211    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.179     2.346    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.478ns (46.028%)  route 1.733ns (53.972%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.179ns (routing 1.184ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<25>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.744     0.744 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.744    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     0.885 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.669     1.554    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X46Y159        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.669 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.011     1.680    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X46Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266     1.946 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=9, routed)           0.213     2.159    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CARRY_OUT
    SLICE_X45Y160        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.307 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.098     2.405    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]_1
    SLICE_X46Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.469 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1__0/O
                         net (fo=22, routed)          0.742     3.211    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.179     2.346    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.478ns (46.028%)  route 1.733ns (53.972%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.179ns (routing 1.184ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<25>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.744     0.744 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.744    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     0.885 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.669     1.554    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X46Y159        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.669 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.011     1.680    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X46Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266     1.946 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=9, routed)           0.213     2.159    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CARRY_OUT
    SLICE_X45Y160        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.307 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.098     2.405    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]_1
    SLICE_X46Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.469 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1__0/O
                         net (fo=22, routed)          0.742     3.211    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.179     2.346    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.478ns (46.028%)  route 1.733ns (53.972%))
  Logic Levels:           6  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.179ns (routing 1.184ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<25>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.744     0.744 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.744    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<25>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.141     0.885 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.669     1.554    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX[0]
    SLICE_X46Y159        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.669 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.011     1.680    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X46Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266     1.946 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[4]
                         net (fo=9, routed)           0.213     2.159    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/CARRY_OUT
    SLICE_X45Y160        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.307 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q[22]_i_2/O
                         net (fo=2, routed)           0.098     2.405    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]_1
    SLICE_X46Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     2.469 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1__0/O
                         net (fo=22, routed)          0.742     3.211    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       2.179     2.346    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.142ns (65.741%)  route 0.074ns (34.259%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.397ns (routing 0.738ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[2]
                         net (fo=1, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<2>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[2]_ALU_OUT[2])
                                                      0.112     0.112 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     0.112    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<2>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.030     0.142 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.074     0.216    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/P[1]
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.397     1.535    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.142ns (62.832%)  route 0.084ns (37.168%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.394ns (routing 0.738ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[17])
                                                      0.112     0.112 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.112    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.030     0.142 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.084     0.226    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/P[16]
    SLICE_X40Y172        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.394     1.532    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X40Y172        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[8]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.146ns (63.983%)  route 0.082ns (36.017%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.392ns (routing 0.738ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y58        DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<8>
    DSP48E2_X9Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[8])
                                                      0.102     0.102 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.102    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<8>
    DSP48E2_X9Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.132 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.066     0.198    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[0][1]
    SLICE_X33Y145        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     0.212 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[1]_i_1/O
                         net (fo=1, routed)           0.016     0.228    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[1]
    SLICE_X33Y145        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.392     1.530    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X33Y145        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[0]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.142ns (59.664%)  route 0.096ns (40.336%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.397ns (routing 0.738ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<0>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[0]_ALU_OUT[1])
                                                      0.112     0.112 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     0.112    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<1>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.030     0.142 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.096     0.238    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/P[0]
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.397     1.535    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[3]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.142ns (58.436%)  route 0.101ns (41.564%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.428ns (routing 0.738ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y74       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<3>
    DSP48E2_X11Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[3]_ALU_OUT[3])
                                                      0.112     0.112 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     0.112    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.030     0.142 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.101     0.243    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/P[2]
    SLICE_X38Y185        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.428     1.566    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X38Y185        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.142ns (57.959%)  route 0.103ns (42.041%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.442ns (routing 0.738ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[22])
                                                      0.112     0.112 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.112    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<22>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.142 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[22]
                         net (fo=1, routed)           0.103     0.245    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/P[21]
    SLICE_X42Y171        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.442     1.580    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X42Y171        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[8]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.142ns (57.724%)  route 0.104ns (42.276%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.397ns (routing 0.738ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[8]
                         net (fo=1, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<8>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[8]_ALU_OUT[8])
                                                      0.112     0.112 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.112    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<8>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.142 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.104     0.246    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/P[7]
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.397     1.535    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y170        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[8]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.142ns (57.028%)  route 0.107ns (42.972%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.421ns (routing 0.738ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y74       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[8]
                         net (fo=1, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<8>
    DSP48E2_X11Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[8]_ALU_OUT[8])
                                                      0.112     0.112 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.112    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<8>
    DSP48E2_X11Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.142 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.107     0.249    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/P[7]
    SLICE_X39Y184        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.421     1.559    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X39Y184        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U104/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.142ns (56.574%)  route 0.109ns (43.426%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.442ns (routing 0.738ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y68       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X11Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[18])
                                                      0.112     0.112 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.112    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
    DSP48E2_X11Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.030     0.142 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.109     0.251    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/P[17]
    SLICE_X42Y171        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.442     1.580    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X42Y171        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fexp_32ns_32ns_32_8_full_dsp_1_U106/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[8]
                            (internal pin)
  Destination:            design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.167ns (66.221%)  route 0.085ns (33.779%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.392ns (routing 0.738ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y58        DSP_C_DATA                   0.000     0.000 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000     0.000    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<8>
    DSP48E2_X9Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[8])
                                                      0.102     0.102 f  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.102    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<8>
    DSP48E2_X9Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.132 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.067     0.199    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[0][1]
    SLICE_X33Y145        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.234 r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[2]_i_1/O
                         net (fo=1, routed)           0.018     0.252    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[2]
    SLICE_X33Y145        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12273, routed)       1.392     1.530    design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X33Y145        FDRE                                         r  design_1_i/LSTM_Top_0/inst/grp_infer_fu_144/fmul_32ns_32ns_32_4_max_dsp_1_U102/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[2]/C





