INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y/fpga/project_1/project_1.srcs/sources_1/new/signal_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y/fpga/project_1/project_1.srcs/sim_1/new/test_signal_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_signal_controller
