// SPDX-License-Identifier: GPL-2.0-or-later

/*
 * Realtek DHC gpio driver
 *
 * Copyright (c) 2019 Realtek Semiconductor Corp.
 * Copyright (c) 2017 Andreas FÃ¤rber
 */

#include <linux/bitops.h>
#include <linux/gpio.h>
#include <linux/interrupt.h>
#include <linux/irqchip.h>
#include <linux/irqchip/chained_irq.h>
#include <linux/irqdomain.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_gpio.h>
#include <linux/of_irq.h>
#include <linux/pinctrl/consumer.h>
#include <linux/platform_device.h>
#include <linux/spinlock.h>

struct rtd_gpio_info {
	const char *name;
	unsigned int gpio_base;
	unsigned int num_gpios;
	unsigned int (*dir_offset)(unsigned int offset);
	unsigned int (*dato_offset)(unsigned int offset);
	unsigned int (*dati_offset)(unsigned int offset);
	unsigned int (*ie_offset)(unsigned int offset);
	unsigned int (*dp_offset)(unsigned int offset);
	unsigned int (*gpa_offset)(unsigned int offset);
	unsigned int (*gpda_offset)(unsigned int offset);
	unsigned int (*deb_offset)(unsigned int offset);
};

struct rtd_gpio {
	struct platform_device *pdev;
	const struct rtd_gpio_info *info;
	void __iomem *base;
	void __iomem *irq_base;
	struct gpio_chip gpio_chip;
	struct irq_chip	irq_chip;
	int assert_irq;
	int deassert_irq;
	struct irq_domain *domain;
	spinlock_t lock;
};

#define to_rtd_gpio_chip(chip) container_of(chip, struct rtd_gpio, gpio_chip)

static int rtd_gpio_set_debounce(struct gpio_chip *chip, unsigned int offset,
				   unsigned int debounce)
{
	struct rtd_gpio *data = to_rtd_gpio_chip(chip);
	unsigned long flags;
	unsigned int reg_offset;
	unsigned int shift = (offset % 8) * 4;
	unsigned int write_en = BIT(shift + 3);
	u32 val;
	u32 deb_val;

	switch(debounce) {
	case 1:
		deb_val = 0;
		break;
	case 10:
		deb_val = 1;
		break;
	case 100:
		deb_val = 2;
		break;
	case 1000:
		deb_val = 3;
		break;
	case 10000:
		deb_val = 4;
		break;
	case 20000:
		deb_val = 5;
		break;
	case 30000:
		deb_val = 6;
		break;
	default:
		return -ENOTSUPP;
	}

	val = (deb_val << shift) | write_en;	
	reg_offset = data->info->deb_offset(offset);

	spin_lock_irqsave(&data->lock, flags);
	writel_relaxed(val, data->base + reg_offset);
	spin_unlock_irqrestore(&data->lock, flags);

	return 0;
}


static int rtd_gpio_set_config(struct gpio_chip *chip, unsigned int offset,
				 unsigned long config)
{
	int debounce;

	switch (pinconf_to_config_param(config)) {
	case PIN_CONFIG_BIAS_DISABLE:
	case PIN_CONFIG_BIAS_PULL_UP:
	case PIN_CONFIG_BIAS_PULL_DOWN:
	case PIN_CONFIG_DRIVE_OPEN_DRAIN:
		return pinctrl_gpio_set_config(chip->base + offset, config);
	case PIN_CONFIG_INPUT_DEBOUNCE:
		debounce = pinconf_to_config_argument(config);
		return rtd_gpio_set_debounce(chip, offset, debounce);
	default:
		return -ENOTSUPP;
	}
}


static int rtd_gpio_request(struct gpio_chip *chip, unsigned int offset)
{
	return pinctrl_gpio_request(chip->base + offset);
}

static void rtd_gpio_free(struct gpio_chip *chip, unsigned int offset)
{
	pinctrl_gpio_free(chip->base + offset);
}

static int rtd_gpio_get_direction(struct gpio_chip *chip, unsigned int offset)
{
	struct rtd_gpio *data = to_rtd_gpio_chip(chip);
	unsigned long flags;
	unsigned int reg_offset;
	u32 val;

	reg_offset = data->info->dir_offset(offset);

	spin_lock_irqsave(&data->lock, flags);

	val = readl_relaxed(data->base + reg_offset);
	val &= BIT(offset % 32);

	spin_unlock_irqrestore(&data->lock, flags);

	return (val) ? GPIOF_DIR_OUT : GPIOF_DIR_IN;
}

static int rtd_gpio_set_direction(struct gpio_chip *chip, unsigned int offset, bool out)
{
	struct rtd_gpio *data = to_rtd_gpio_chip(chip);
	unsigned long flags;
	unsigned int reg_offset;
	u32 mask = BIT(offset % 32);
	u32 val;

	reg_offset = data->info->dir_offset(offset);

	spin_lock_irqsave(&data->lock, flags);

	val = readl_relaxed(data->base + reg_offset);
	if (out)
		val |= mask;
	else
		val &= ~mask;
	writel_relaxed(val, data->base + reg_offset);

	spin_unlock_irqrestore(&data->lock, flags);

	return 0;
}

static int rtd_gpio_direction_input(struct gpio_chip *chip, unsigned int offset)
{
	return rtd_gpio_set_direction(chip, offset, false);
}

static int rtd_gpio_direction_output(struct gpio_chip *chip, unsigned int offset, int value)
{
	chip->set(chip, offset, value);
	return rtd_gpio_set_direction(chip, offset, true);
}

static void rtd_gpio_set(struct gpio_chip *chip, unsigned int offset, int value)
{
	struct rtd_gpio *data = to_rtd_gpio_chip(chip);
	unsigned long flags;
	unsigned int dato_reg_offset;
	u32 mask = BIT(offset % 32);
	u32 val;

	dato_reg_offset = data->info->dato_offset(offset);

	spin_lock_irqsave(&data->lock, flags);

	val = readl_relaxed(data->base + dato_reg_offset);
	if (value)
		val |= mask;
	else
		val &= ~mask;
	writel_relaxed(val, data->base + dato_reg_offset);

	spin_unlock_irqrestore(&data->lock, flags);
}

static int rtd_gpio_get(struct gpio_chip *chip, unsigned int offset)
{
	struct rtd_gpio *data = to_rtd_gpio_chip(chip);
	unsigned long flags;
	unsigned int dir_reg_offset, dat_reg_offset;
	u32 val;

	dir_reg_offset = data->info->dir_offset(offset);

	spin_lock_irqsave(&data->lock, flags);

	val = readl_relaxed(data->base + dir_reg_offset);
	val &= BIT(offset % 32);
	dat_reg_offset = (val) ? data->info->dato_offset(offset) : data->info->dati_offset(offset);

	val = readl_relaxed(data->base + dat_reg_offset);
	val >>= offset % 32;
	val &= 0x1;

	spin_unlock_irqrestore(&data->lock, flags);

	return val;
}


static int rtd_gpio_to_irq(struct gpio_chip *chip, unsigned int offset)
{
	struct rtd_gpio *data = to_rtd_gpio_chip(chip);
	u32 irq = 0;

	irq = irq_find_mapping(data->domain, offset);
	if (!irq) {
		dev_err(&data->pdev->dev, "%s: can not find irq number for hwirq= %d\n", __func__, offset);
		return -EINVAL;
	}
	return irq;
}


static unsigned int rtd_iso_gpio_dir_offset(unsigned int offset)
{
	int reg_off = 0;
	int group = offset / 32;

	switch(group){
	case 0:
		reg_off = 0x0;
		break;
	case 1:
		reg_off = 0x18;
		break;
	case 2:
		reg_off = 0x2c;
		break;
	default:
		reg_off = -EINVAL;
		break;
	}
	return reg_off;
}

static unsigned int rtd_iso_gpio_dato_offset(unsigned int offset)
{
	int reg_off = 0;
	int group = offset / 32;

	switch(group){
	case 0:
		reg_off = 0x4;
		break;
	case 1:
		reg_off = 0x1c;
		break;
	case 2:
		reg_off = 0x30;
		break;
	default:
		reg_off = -EINVAL;
		break;
	}
	return reg_off;
}

static unsigned int rtd_iso_gpio_dati_offset(unsigned int offset)
{
	int reg_off = 0;
	int group = offset / 32;

	switch(group){
	case 0:
		reg_off = 0x8;
		break;
	case 1:
		reg_off = 0x20;
		break;
	case 2:
		reg_off = 0x34;
		break;
	default:
		reg_off = -EINVAL;
		break;
	}
	return reg_off;
}

static unsigned int rtd_iso_gpio_ie_offset(unsigned int offset)
{
	int reg_off = 0;
	int group = offset / 32;

	switch(group){
	case 0:
		reg_off = 0xc;
		break;
	case 1:
		reg_off = 0x24;
		break;
	case 2:
		reg_off = 0x38;
		break;
	default:
		reg_off = -EINVAL;
		break;
	}
	return reg_off;
}

static unsigned int rtd_iso_gpio_dp_offset(unsigned int offset)
{
	int reg_off = 0;
	int group = offset / 32;

	switch(group){
	case 0:
		reg_off = 0x10;
		break;
	case 1:
		reg_off = 0x28;
		break;
	case 2:
		reg_off = 0x3c;
		break;
	default:
		reg_off = -EINVAL;
		break;
	}
	return reg_off;
}

static unsigned int rtd_iso_gpio_gpa_offset(unsigned int offset)
{
	unsigned int group = offset / 31;
	unsigned int ret = 0;

	switch (group) {
	case 0:
		ret = 0x08;
		break;
	case 1:
		ret = 0xE0;
		break;
	case 2:
		ret = 0x90;
		break;
	default:
		pr_err("GPIO iso gpa offset(%d) over range\n", offset);
		break;
	}
	return ret;
}

static unsigned int rtd_iso_gpio_gpda_offset(unsigned int offset)
{
	unsigned int group = offset / 31;
	unsigned int ret = 0;

	switch (group) {
	case 0:
		ret = 0x0C;
		break;
	case 1:
		ret = 0xE4;
		break;
	case 2:
		ret = 0x94;
		break;
	default:
		pr_err("GPIO iso gpda offset(%d) over range\n", offset);
		break;
	}
	return ret;
}

static unsigned int rtd_iso_gpio_deb_offset(unsigned int offset)
{
	unsigned int group = offset / 8;
	unsigned int ret = 0;

	switch (group) {
	case 0:
		ret = 0x44;
		break;
	case 1:
		ret = 0x48;
		break;
	case 2:
		ret = 0x4C;
		break;
	case 3:
		ret = 0x50;
		break;
	case 4:
		ret = 0x54;
		break;
	case 5:
		ret = 0x58;
		break;
	case 6:
		ret = 0x5C;
		break;
	case 7:
		ret = 0x60;
		break;
	case 8:
		ret = 0x64;
		break;
	case 9:
		ret = 0x68;
		break;
	case 10:
		ret = 0x6C;
		break;
	default:
		pr_err("GPIO iso deb offset(%d) over range\n", offset);
		break;
	}
	return ret;
}


static const struct rtd_gpio_info rtd_iso_gpio_info = {
	.name = "rtk_iso_gpio",
	.gpio_base = 0,
	.num_gpios = 82,
	.dir_offset  = rtd_iso_gpio_dir_offset,
	.dato_offset = rtd_iso_gpio_dato_offset,
	.dati_offset = rtd_iso_gpio_dati_offset,
	.ie_offset = rtd_iso_gpio_ie_offset,
	.dp_offset = rtd_iso_gpio_dp_offset,
	.gpa_offset = rtd_iso_gpio_gpa_offset,
	.gpda_offset = rtd_iso_gpio_gpda_offset,
	.deb_offset = rtd_iso_gpio_deb_offset,
};

static bool rtd_gpio_check_ie(struct rtd_gpio *data, int irq)
{
	unsigned int ie_reg_offset;
	u32 enable;
	int mask = BIT(irq % 32);

	ie_reg_offset = data->info->ie_offset(irq);
	enable = readl_relaxed(data->base + ie_reg_offset);

	return enable & mask;
}

static void rtd_gpio_assert_irq_handle(struct irq_desc *desc)
{
	struct rtd_gpio *data = irq_desc_get_handler_data(desc);
	struct irq_chip *chip = irq_desc_get_chip(desc);
	unsigned int gpa_reg_offset;
	u32 status;
	int hwirq;
	int i;
	int j;

	chained_irq_enter(chip, desc);

	for (i = 0; i < data->info->num_gpios; i = i + 31) {
		gpa_reg_offset = data->info->gpa_offset(i);
		status = readl_relaxed(data->irq_base + gpa_reg_offset) >> 1;
		writel_relaxed(status << 1, data->irq_base + gpa_reg_offset);

		while (status) {
			j = __ffs(status);
			status &= ~BIT(j);
			hwirq = i + j;
			if (rtd_gpio_check_ie(data, hwirq)) {
				int irq = irq_find_mapping(data->domain, hwirq);

				generic_handle_irq(irq);
			}
		}
	}

	chained_irq_exit(chip, desc);
}

static void rtd_gpio_deassert_irq_handle(struct irq_desc *desc)
{
	struct rtd_gpio *data = irq_desc_get_handler_data(desc);
	struct irq_chip *chip = irq_desc_get_chip(desc);
	unsigned int gpda_reg_offset;
	u32 status;
	int hwirq;
	int i;
	int j;

	chained_irq_enter(chip, desc);

	for (i = 0; i < data->info->num_gpios; i = i + 31) {
		gpda_reg_offset = data->info->gpda_offset(i);
		status = readl_relaxed(data->irq_base + gpda_reg_offset) >> 1;
		writel_relaxed(status << 1, data->irq_base + gpda_reg_offset);

		while (status) {
			j = __ffs(status);
			status &= ~BIT(j);
			hwirq = i + j;
			if (rtd_gpio_check_ie(data, hwirq)) {
				int irq = irq_find_mapping(data->domain, hwirq);
				u32 irq_type = irq_get_trigger_type(irq);

				if ((irq_type & IRQ_TYPE_SENSE_MASK) == IRQ_TYPE_EDGE_BOTH)
					generic_handle_irq(irq);
			}
		}
	}

	chained_irq_exit(chip, desc);
}

static void rtd_gpio_enable_irq(struct irq_data *d)
{
	struct rtd_gpio *data = irq_data_get_irq_chip_data(d);
	unsigned long flags;
	unsigned int ie_reg_offset;
	unsigned int gpa_reg_offset;
	unsigned int gpda_reg_offset;
	u32 ie_mask = BIT(d->hwirq % 32);
	u32 clr_mask = BIT(d->hwirq % 31) << 1;
	u32 val;

	ie_reg_offset = data->info->ie_offset(d->hwirq);
	gpa_reg_offset = data->info->gpa_offset(d->hwirq);
	gpda_reg_offset = data->info->gpda_offset(d->hwirq);

	spin_lock_irqsave(&data->lock, flags);

	writel_relaxed(clr_mask, data->irq_base + gpa_reg_offset);
	writel_relaxed(clr_mask, data->irq_base + gpda_reg_offset);

	val = readl_relaxed(data->base + ie_reg_offset);
	val |= ie_mask;
	writel_relaxed(val, data->base + ie_reg_offset);

	spin_unlock_irqrestore(&data->lock, flags);

}

static void rtd_gpio_disable_irq(struct irq_data *d)
{
	struct rtd_gpio *data = irq_data_get_irq_chip_data(d);
	unsigned long flags;
	unsigned int ie_reg_offset;
	u32 ie_mask = BIT(d->hwirq % 32);
	u32 val;

	ie_reg_offset = data->info->ie_offset(d->hwirq);

	spin_lock_irqsave(&data->lock, flags);

	val = readl_relaxed(data->base + ie_reg_offset);
	val &= ~ie_mask;
	writel_relaxed(val, data->base + ie_reg_offset);

	spin_unlock_irqrestore(&data->lock, flags);
}


static int rtd_gpio_irq_set_type(struct irq_data *d, unsigned int type)
{
	struct rtd_gpio *data = irq_data_get_irq_chip_data(d);
	unsigned long flags;
	unsigned int dp_reg_offset;
	u32 mask = BIT(d->hwirq % 32);
	u32 val;
	bool polarity;

	dp_reg_offset = data->info->dp_offset(d->hwirq);

	switch (type & IRQ_TYPE_SENSE_MASK) {
	case IRQ_TYPE_EDGE_RISING:
		polarity = 1;
		break;

	case IRQ_TYPE_EDGE_FALLING:
		polarity = 0;
		break;

	case IRQ_TYPE_EDGE_BOTH:
		polarity = 1;
		break;

	default:
		return -EINVAL;
	}

	spin_lock_irqsave(&data->lock, flags);

	val = readl_relaxed(data->base + dp_reg_offset);
	if (polarity)
		val |= mask;
	else
		val &= ~mask;
	writel_relaxed(val, data->base + dp_reg_offset);

	spin_unlock_irqrestore(&data->lock, flags);

	return 0;
}


static const struct irq_chip rtd_gpio_irq_chip = {
	.irq_enable		= rtd_gpio_enable_irq,
	.irq_disable    = rtd_gpio_disable_irq,
	.irq_set_type	= rtd_gpio_irq_set_type,
};

static const struct of_device_id rtd_gpio_of_matches[] = {
	{ .compatible = "realtek,gpio", .data = &rtd_iso_gpio_info },
	{ }
};

static int rtd_gpio_probe(struct platform_device *pdev)
{
	struct rtd_gpio *data;
	const struct of_device_id *match;
	struct resource *res;
	struct device_node *node;
	int ret;
	int i;

	node = pdev->dev.of_node;
	match = of_match_node(rtd_gpio_of_matches, pdev->dev.of_node);
	if (!match)
		return -EINVAL;
	if (!match->data)
		return -EINVAL;

	data = devm_kzalloc(&pdev->dev, sizeof(*data), GFP_KERNEL);
	if (!data)
		return -ENOMEM;

	data->assert_irq = irq_of_parse_and_map(node, 0);
	if (!data->assert_irq)
		goto deferred;

	data->deassert_irq = irq_of_parse_and_map(node, 1);
	if (!data->deassert_irq)
		goto deferred;

	data->info = match->data;
	spin_lock_init(&data->lock);

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	data->base = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(data->base))
		return PTR_ERR(data->base);

	res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
	data->irq_base = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(data->irq_base)) {
		return PTR_ERR(data->irq_base);
	}
	data->gpio_chip.parent = &pdev->dev;
	data->gpio_chip.label = dev_name(&pdev->dev);
	data->gpio_chip.of_node = pdev->dev.of_node;
	data->gpio_chip.of_gpio_n_cells = 2;
	data->gpio_chip.base = data->info->gpio_base;
	data->gpio_chip.ngpio = data->info->num_gpios;
	data->gpio_chip.request = rtd_gpio_request;
	data->gpio_chip.free = rtd_gpio_free;
	data->gpio_chip.get_direction = rtd_gpio_get_direction;
	data->gpio_chip.direction_input = rtd_gpio_direction_input;
	data->gpio_chip.direction_output = rtd_gpio_direction_output;
	data->gpio_chip.set = rtd_gpio_set;
	data->gpio_chip.get = rtd_gpio_get;
	data->gpio_chip.set_config = rtd_gpio_set_config;
	data->gpio_chip.to_irq = rtd_gpio_to_irq;
	data->irq_chip = rtd_gpio_irq_chip;
	data->irq_chip.name = data->info->name;

	ret = gpiochip_add(&data->gpio_chip);
	if (ret) {
		dev_err(&pdev->dev, "Adding GPIO chip failed (%d)\n", ret);
		return ret;
	}

	data->domain = irq_domain_add_linear(node, data->gpio_chip.ngpio,
				&irq_domain_simple_ops, data);
	if (!data->domain) {
		kfree(data);
		return -ENOMEM;
	}

	for (i = 0; i < data->gpio_chip.ngpio; i++) {
		int irq = irq_create_mapping(data->domain, i);

		irq_set_chip_data(irq, data);
		irq_set_chip_and_handler(irq, &data->irq_chip, handle_simple_irq);
	}

	irq_set_chained_handler_and_data(data->assert_irq, rtd_gpio_assert_irq_handle, data);
	irq_set_chained_handler_and_data(data->deassert_irq, rtd_gpio_deassert_irq_handle, data);
	platform_set_drvdata(pdev, data);

	dev_info(&pdev->dev, "probed\n");

	return 0;

deferred:
	devm_kfree(&pdev->dev, data);
	return -EPROBE_DEFER;
}

static struct platform_driver rtd_gpio_platform_driver = {
	.driver = {
		.name = "gpio-rtd",
		.of_match_table = rtd_gpio_of_matches,
	},
	.probe = rtd_gpio_probe,
};


static int rtd_gpio_init(void)
{
	return platform_driver_register(&rtd_gpio_platform_driver);
}

postcore_initcall(rtd_gpio_init);

static void __exit rtd_gpio_exit(void)
{
	platform_driver_unregister(&rtd_gpio_platform_driver);
}
module_exit(rtd_gpio_exit);

MODULE_DESCRIPTION("Realtek DHC SoC gpio driver");
MODULE_LICENSE("GPL v2");
MODULE_DEVICE_TABLE(of, rtd_gpio_of_matches);
