Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Apr  6 22:06:46 2024
| Host             : DESKTOP-K6H6OHD running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.113        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.041        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.008 |        3 |       --- |             --- |
| Slice Logic             |     0.004 |    12811 |       --- |             --- |
|   LUT as Logic          |     0.003 |     7768 |     20800 |           37.35 |
|   CARRY4                |    <0.001 |      574 |      8150 |            7.04 |
|   Register              |    <0.001 |     2811 |     41600 |            6.76 |
|   F7/F8 Muxes           |    <0.001 |      456 |     32600 |            1.40 |
|   LUT as Shift Register |    <0.001 |        2 |      9600 |            0.02 |
|   Others                |     0.000 |      305 |       --- |             --- |
|   BUFG                  |     0.000 |        4 |        32 |           12.50 |
| Signals                 |     0.005 |     9609 |       --- |             --- |
| I/O                     |     0.024 |       55 |       106 |           51.89 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.113 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.017 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLOCK  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| main                        |     0.041 |
|   clk25mhz_module           |    <0.001 |
|   clk6p25mhz_module         |    <0.001 |
|   nolabel_line100           |    <0.001 |
|     nolabel_line28          |    <0.001 |
|   nolabel_line163           |    <0.001 |
|   nolabel_line164           |    <0.001 |
|   nolabel_line166           |    <0.001 |
|   nolabel_line167           |    <0.001 |
|   nolabel_line168           |    <0.001 |
|   nolabel_line169           |    <0.001 |
|   nolabel_line170           |    <0.001 |
|   nolabel_line171           |    <0.001 |
|   nolabel_line172           |    <0.001 |
|   nolabel_line174           |    <0.001 |
|   nolabel_line245           |    <0.001 |
|   nolabel_line64            |     0.000 |
|   nolabel_line65            |     0.009 |
|     clk2hz_module           |    <0.001 |
|     nolabel_line203         |     0.008 |
|       clk1hz_module         |    <0.001 |
|       clk2hz_module         |    <0.001 |
|       gameStateDelayCounter |    <0.001 |
|       p1_dice               |     0.002 |
|         delayCounter        |    <0.001 |
|         fiveHz              |    <0.001 |
|         nolabel_line50      |     0.000 |
|         nolabel_line51      |     0.000 |
|         nolabel_line62      |    <0.001 |
|         oneHz               |    <0.001 |
|         twentyFiveMHz       |    <0.001 |
|       p2_dice               |     0.002 |
|         delayCounter        |    <0.001 |
|         fiveHz              |    <0.001 |
|         nolabel_line50      |     0.000 |
|         nolabel_line51      |     0.000 |
|         nolabel_line62      |    <0.001 |
|         oneHz               |    <0.001 |
|         twentyFiveMHz       |    <0.001 |
|       p3_dice               |     0.002 |
|         delayCounter        |    <0.001 |
|         fiveHz              |    <0.001 |
|         nolabel_line50      |     0.000 |
|         nolabel_line51      |     0.000 |
|         nolabel_line62      |    <0.001 |
|         oneHz               |    <0.001 |
|         twentyFiveMHz       |    <0.001 |
|       p4_dice               |     0.002 |
|         delayCounter        |    <0.001 |
|         fiveHz              |    <0.001 |
|         nolabel_line50      |     0.000 |
|         nolabel_line51      |     0.000 |
|         nolabel_line62      |    <0.001 |
|         oneHz               |    <0.001 |
|         twentyFiveMHz       |    <0.001 |
|     player1                 |    <0.001 |
|     player2                 |    <0.001 |
|     player3                 |    <0.001 |
|     player4                 |    <0.001 |
|   nolabel_line99            |    <0.001 |
|     nolabel_line30          |    <0.001 |
|   oled_unit_A               |    <0.001 |
|   p1_powerup                |    <0.001 |
|     nolabel_line55          |     0.000 |
|       nolabel_line37        |     0.000 |
|       nolabel_line38        |     0.000 |
|       nolabel_line39        |     0.000 |
|       nolabel_line41        |     0.000 |
|     nolabel_line56          |    <0.001 |
|       nolabel_line45        |    <0.001 |
|         debouncerC          |    <0.001 |
|         debouncerD          |    <0.001 |
|         debouncerL          |    <0.001 |
|         debouncerR          |    <0.001 |
|     nolabel_line57          |     0.000 |
|     nolabel_line59          |    <0.001 |
|       nolabel_line22        |    <0.001 |
|         debouncerC          |    <0.001 |
|         debouncerD          |    <0.001 |
|         debouncerL          |    <0.001 |
|         debouncerR          |    <0.001 |
|         nolabel_line51      |    <0.001 |
|           anodeClk          |    <0.001 |
|           nolabel_line35    |    <0.001 |
|       nolabel_line23        |     0.000 |
|       nolabel_line24        |     0.000 |
|   p2_powerup                |    <0.001 |
|     nolabel_line55          |     0.000 |
|       nolabel_line37        |     0.000 |
|       nolabel_line38        |     0.000 |
|       nolabel_line39        |     0.000 |
|       nolabel_line41        |     0.000 |
|     nolabel_line56          |    <0.001 |
|       nolabel_line45        |    <0.001 |
|         debouncerC          |    <0.001 |
|         debouncerD          |    <0.001 |
|         debouncerL          |    <0.001 |
|         debouncerR          |    <0.001 |
|     nolabel_line57          |     0.000 |
|     nolabel_line59          |    <0.001 |
|       nolabel_line22        |    <0.001 |
|         debouncerC          |    <0.001 |
|         debouncerD          |    <0.001 |
|         debouncerL          |    <0.001 |
|         debouncerR          |    <0.001 |
|         nolabel_line51      |    <0.001 |
|           anodeClk          |    <0.001 |
|           nolabel_line35    |    <0.001 |
|       nolabel_line23        |     0.000 |
|       nolabel_line24        |     0.000 |
|   p3_powerup                |    <0.001 |
|     nolabel_line55          |     0.000 |
|       nolabel_line37        |     0.000 |
|       nolabel_line38        |     0.000 |
|       nolabel_line39        |     0.000 |
|       nolabel_line41        |     0.000 |
|     nolabel_line56          |    <0.001 |
|       nolabel_line45        |    <0.001 |
|         debouncerC          |    <0.001 |
|         debouncerD          |    <0.001 |
|         debouncerL          |    <0.001 |
|         debouncerR          |    <0.001 |
|     nolabel_line57          |     0.000 |
|     nolabel_line59          |    <0.001 |
|       nolabel_line22        |    <0.001 |
|         debouncerC          |    <0.001 |
|         debouncerD          |    <0.001 |
|         debouncerL          |    <0.001 |
|         debouncerR          |    <0.001 |
|         nolabel_line51      |    <0.001 |
|           anodeClk          |    <0.001 |
|           nolabel_line35    |    <0.001 |
|       nolabel_line23        |     0.000 |
|       nolabel_line24        |     0.000 |
|   p4_powerup                |    <0.001 |
|     nolabel_line55          |     0.000 |
|       nolabel_line37        |     0.000 |
|       nolabel_line38        |     0.000 |
|       nolabel_line39        |     0.000 |
|       nolabel_line41        |     0.000 |
|     nolabel_line56          |    <0.001 |
|       nolabel_line45        |    <0.001 |
|         debouncerC          |    <0.001 |
|         debouncerD          |    <0.001 |
|         debouncerL          |    <0.001 |
|         debouncerR          |    <0.001 |
|     nolabel_line57          |     0.000 |
|     nolabel_line59          |    <0.001 |
|       nolabel_line22        |    <0.001 |
|         debouncerC          |    <0.001 |
|         debouncerD          |    <0.001 |
|         debouncerL          |    <0.001 |
|         debouncerR          |    <0.001 |
|         nolabel_line51      |    <0.001 |
|           anodeClk          |    <0.001 |
|           nolabel_line35    |    <0.001 |
|       nolabel_line23        |     0.000 |
|       nolabel_line24        |     0.000 |
+-----------------------------+-----------+


