TimeQuest Timing Analyzer report for projeto_final_logica
Mon Dec 13 20:26:57 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Setup: 'clock_ram_2'
 13. Slow Model Setup: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 14. Slow Model Hold: 'clock_ram_2'
 15. Slow Model Hold: 'clock'
 16. Slow Model Hold: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 17. Slow Model Minimum Pulse Width: 'clock'
 18. Slow Model Minimum Pulse Width: 'clock_ram_2'
 19. Slow Model Minimum Pulse Width: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clock'
 30. Fast Model Setup: 'clock_ram_2'
 31. Fast Model Setup: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 32. Fast Model Hold: 'clock_ram_2'
 33. Fast Model Hold: 'clock'
 34. Fast Model Hold: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 35. Fast Model Minimum Pulse Width: 'clock'
 36. Fast Model Minimum Pulse Width: 'clock_ram_2'
 37. Fast Model Minimum Pulse Width: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; projeto_final_logica                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+
; Clock Name                                                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                     ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+
; clock                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                                   ;
; clock_ram_2                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_ram_2 }                                                                             ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] } ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                        ;
+------------+-----------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                              ; Note                                                  ;
+------------+-----------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------+
; 134.19 MHz ; 134.19 MHz      ; clock                                                                                   ;                                                       ;
; 325.1 MHz  ; 195.01 MHz      ; clock_ram_2                                                                             ; limit due to high minimum pulse width violation (tch) ;
; 445.04 MHz ; 445.04 MHz      ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;                                                       ;
+------------+-----------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                         ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                   ; -6.452 ; -90.972       ;
; clock_ram_2                                                                             ; -6.432 ; -46.622       ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -1.247 ; -7.008        ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                          ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clock_ram_2                                                                             ; -2.055 ; -2.317        ;
; clock                                                                                   ; -1.867 ; -10.232       ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.645  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                           ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                   ; -2.064 ; -114.445      ;
; clock_ram_2                                                                             ; -2.064 ; -104.831      ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.611 ; -9.776        ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -6.452 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.603     ; 6.887      ;
; -3.171 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -1.556     ; 2.075      ;
; -2.889 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -1.556     ; 1.793      ;
; -2.879 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -1.556     ; 1.783      ;
; -2.878 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -1.556     ; 1.782      ;
; -2.743 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -1.556     ; 1.647      ;
; -2.738 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -1.556     ; 1.642      ;
; -2.729 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -1.556     ; 1.633      ;
; -2.721 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -1.556     ; 1.625      ;
; -2.076 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.022     ; 3.014      ;
; -1.968 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 3.006      ;
; -1.968 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 3.006      ;
; -1.968 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 3.006      ;
; -1.968 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 3.006      ;
; -1.968 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 3.006      ;
; -1.968 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 3.006      ;
; -1.968 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 3.006      ;
; -1.968 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 3.006      ;
; -1.945 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 2.983      ;
; -1.945 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 2.983      ;
; -1.945 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 2.983      ;
; -1.945 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 2.983      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_ram_2'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                            ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.432 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; -0.230     ; 7.162      ;
; -6.432 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; -0.230     ; 7.162      ;
; -6.432 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; -0.230     ; 7.162      ;
; -6.432 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; -0.230     ; 7.162      ;
; -6.432 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; -0.230     ; 7.162      ;
; -6.432 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; -0.230     ; 7.162      ;
; -6.432 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; -0.230     ; 7.162      ;
; -6.432 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; -0.230     ; 7.162      ;
; -6.432 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; -0.230     ; 7.162      ;
; -3.115 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -1.786     ; 1.789      ;
; -3.107 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -1.786     ; 1.781      ;
; -2.820 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -1.786     ; 1.494      ;
; -2.818 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -1.786     ; 1.492      ;
; -2.807 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -1.786     ; 1.481      ;
; -2.796 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -1.786     ; 1.470      ;
; -2.792 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -1.786     ; 1.466      ;
; -2.791 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -1.786     ; 1.465      ;
; -2.076 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.022     ; 3.014      ;
; -1.948 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.373      ; 3.281      ;
; -1.925 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.373      ; 3.258      ;
; -1.907 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.373      ; 3.240      ;
; -1.885 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.373      ; 3.218      ;
; -1.801 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.373      ; 3.134      ;
; -1.761 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.373      ; 3.094      ;
; -1.600 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.373      ; 2.933      ;
; -0.095 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.372      ; 1.427      ;
; -0.083 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.372      ; 1.415      ;
; -0.081 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.372      ; 1.413      ;
; -0.073 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.372      ; 1.405      ;
; -0.071 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.372      ; 1.403      ;
; -0.069 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.372      ; 1.401      ;
; -0.064 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.372      ; 1.396      ;
; 0.472  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; 2.940      ; 3.205      ;
; 0.972  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 1.000        ; 2.940      ; 3.205      ;
; 2.265  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; 2.939      ; 1.411      ;
; 2.765  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 1.000        ; 2.939      ; 1.411      ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                                                            ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.247 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 2.285      ;
; -1.207 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 2.245      ;
; -1.167 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 2.205      ;
; -1.127 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 2.165      ;
; -1.118 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 2.156      ;
; -1.087 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 2.125      ;
; -1.047 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 2.085      ;
; -1.038 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 2.076      ;
; -1.014 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 2.052      ;
; -1.007 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 2.045      ;
; -0.967 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 2.005      ;
; -0.958 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.996      ;
; -0.934 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.972      ;
; -0.878 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.916      ;
; -0.872 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.910      ;
; -0.854 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.892      ;
; -0.833 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.871      ;
; -0.793 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.831      ;
; -0.792 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.830      ;
; -0.774 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.812      ;
; -0.753 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.791      ;
; -0.753 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.791      ;
; -0.713 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.751      ;
; -0.713 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.751      ;
; -0.712 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.750      ;
; -0.704 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.742      ;
; -0.673 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.711      ;
; -0.673 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.711      ;
; -0.280 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.318      ;
; -0.280 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.318      ;
; -0.279 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.317      ;
; -0.271 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.309      ;
; -0.241 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.279      ;
; -0.241 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.279      ;
; -0.241 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.279      ;
; 0.107  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.931      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_ram_2'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                            ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.055 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.000        ; 2.939      ; 1.411      ;
; -1.555 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; 2.939      ; 1.411      ;
; -0.262 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.000        ; 2.940      ; 3.205      ;
; 0.238  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; 2.940      ; 3.205      ;
; 0.774  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.372      ; 1.396      ;
; 0.779  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.372      ; 1.401      ;
; 0.781  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.372      ; 1.403      ;
; 0.783  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.372      ; 1.405      ;
; 0.791  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.372      ; 1.413      ;
; 0.793  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.372      ; 1.415      ;
; 0.805  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.372      ; 1.427      ;
; 2.310  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.373      ; 2.933      ;
; 2.471  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.373      ; 3.094      ;
; 2.511  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.373      ; 3.134      ;
; 2.595  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.373      ; 3.218      ;
; 2.617  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.373      ; 3.240      ;
; 2.635  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.373      ; 3.258      ;
; 2.658  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.373      ; 3.281      ;
; 2.786  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.022     ; 3.014      ;
; 3.501  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -1.786     ; 1.465      ;
; 3.502  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -1.786     ; 1.466      ;
; 3.506  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -1.786     ; 1.470      ;
; 3.517  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -1.786     ; 1.481      ;
; 3.528  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -1.786     ; 1.492      ;
; 3.530  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -1.786     ; 1.494      ;
; 3.817  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -1.786     ; 1.781      ;
; 3.825  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -1.786     ; 1.789      ;
; 6.685  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; -0.230     ; 6.705      ;
; 6.685  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; -0.230     ; 6.705      ;
; 6.685  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; -0.230     ; 6.705      ;
; 6.685  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; -0.230     ; 6.705      ;
; 6.685  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; -0.230     ; 6.705      ;
; 6.685  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; -0.230     ; 6.705      ;
; 6.685  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; -0.230     ; 6.705      ;
; 6.685  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; -0.230     ; 6.705      ;
; 6.685  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; -0.230     ; 6.705      ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.867 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 2.567      ; 1.263      ;
; -1.435 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 2.567      ; 1.695      ;
; -1.367 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 2.567      ; 1.263      ;
; -1.355 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 2.567      ; 1.775      ;
; -1.275 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 2.567      ; 1.855      ;
; -1.195 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 2.567      ; 1.935      ;
; -1.115 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 2.567      ; 2.015      ;
; -1.035 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 2.567      ; 2.095      ;
; -0.955 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 2.567      ; 2.175      ;
; -0.935 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 2.567      ; 1.695      ;
; -0.855 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 2.567      ; 1.775      ;
; -0.775 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 2.567      ; 1.855      ;
; -0.695 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 2.567      ; 1.935      ;
; -0.615 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 2.567      ; 2.015      ;
; -0.535 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 2.567      ; 2.095      ;
; -0.455 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 2.567      ; 2.175      ;
; 0.978  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.264      ;
; 0.992  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.278      ;
; 0.992  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.278      ;
; 0.993  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.279      ;
; 1.030  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.316      ;
; 1.031  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.317      ;
; 1.031  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.317      ;
; 1.410  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.696      ;
; 1.424  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.710      ;
; 1.424  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.710      ;
; 1.463  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.749      ;
; 1.464  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.750      ;
; 1.464  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.750      ;
; 1.490  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.776      ;
; 1.504  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.790      ;
; 1.504  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.790      ;
; 1.543  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.829      ;
; 1.544  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.830      ;
; 1.570  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.856      ;
; 1.584  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.870      ;
; 1.584  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.870      ;
; 1.623  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.909      ;
; 1.650  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.936      ;
; 1.664  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.950      ;
; 1.703  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.989      ;
; 1.730  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.016      ;
; 1.744  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.030      ;
; 1.810  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.096      ;
; 2.372  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.658      ;
; 2.533  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.819      ;
; 2.533  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.819      ;
; 2.533  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.819      ;
; 2.533  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.819      ;
; 2.573  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.859      ;
; 2.573  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.859      ;
; 2.573  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.859      ;
; 2.573  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.859      ;
; 2.573  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.859      ;
; 2.657  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.943      ;
; 2.657  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.943      ;
; 2.679  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.965      ;
; 2.679  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.965      ;
; 2.679  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.965      ;
; 2.679  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.965      ;
; 2.679  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.965      ;
; 2.679  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.965      ;
; 2.679  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.965      ;
; 2.697  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.983      ;
; 2.697  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.983      ;
; 2.697  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 2.983      ;
; 2.720  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 3.006      ;
; 2.720  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 3.006      ;
; 2.720  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 3.006      ;
; 2.720  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 3.006      ;
; 2.720  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 3.006      ;
; 2.720  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 3.006      ;
; 2.786  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 3.431  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -1.556     ; 1.625      ;
; 3.439  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -1.556     ; 1.633      ;
; 3.448  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -1.556     ; 1.642      ;
; 3.453  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -1.556     ; 1.647      ;
; 3.588  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -1.556     ; 1.782      ;
; 3.589  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -1.556     ; 1.783      ;
; 3.599  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -1.556     ; 1.793      ;
; 3.881  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -1.556     ; 2.075      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
; 6.747  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; -0.603     ; 6.430      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                                                            ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.645 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.993 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.279      ;
; 0.993 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.279      ;
; 0.993 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.279      ;
; 1.023 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.031 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.317      ;
; 1.032 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.318      ;
; 1.032 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.318      ;
; 1.425 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.711      ;
; 1.425 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.711      ;
; 1.456 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.464 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.750      ;
; 1.465 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.751      ;
; 1.465 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.751      ;
; 1.505 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.791      ;
; 1.505 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.791      ;
; 1.526 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.812      ;
; 1.544 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.830      ;
; 1.545 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.831      ;
; 1.585 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.871      ;
; 1.606 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.892      ;
; 1.624 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.910      ;
; 1.630 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.916      ;
; 1.686 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.972      ;
; 1.710 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.996      ;
; 1.719 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 2.005      ;
; 1.759 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 2.045      ;
; 1.766 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 2.052      ;
; 1.790 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 2.076      ;
; 1.799 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 2.085      ;
; 1.839 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 2.125      ;
; 1.870 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 2.156      ;
; 1.879 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 2.165      ;
; 1.919 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 2.205      ;
; 1.959 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 2.245      ;
; 1.999 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 2.285      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; clock ; Rise       ; clock                                                                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst24|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst24|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_ram_2'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clock_ram_2 ; Rise       ; clock_ram_2                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_ram_2 ; Rise       ; clock_ram_2|combout                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; clock_ram_2|combout                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_ram_2 ; Rise       ; clock_ram_2~clkctrl|inclk[0]                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; clock_ram_2~clkctrl|inclk[0]                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_ram_2 ; Rise       ; clock_ram_2~clkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; clock_ram_2~clkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_ram_2 ; Rise       ; inst5|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; inst5|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result|combout                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result|combout                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result|datad                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result|datad                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result~3|combout                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result~3|combout                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result~3|dataa                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result~3|dataa                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result~clkctrl|inclk[0]                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result~clkctrl|inclk[0]                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result~clkctrl|outclk                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result~clkctrl|outclk                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; choose         ; clock      ; 5.556 ; 5.556 ; Rise       ; clock           ;
; datain[*]      ; clock      ; 4.085 ; 4.085 ; Rise       ; clock           ;
;  datain[0]     ; clock      ; 3.561 ; 3.561 ; Rise       ; clock           ;
;  datain[1]     ; clock      ; 3.498 ; 3.498 ; Rise       ; clock           ;
;  datain[2]     ; clock      ; 4.085 ; 4.085 ; Rise       ; clock           ;
;  datain[3]     ; clock      ; 3.483 ; 3.483 ; Rise       ; clock           ;
;  datain[4]     ; clock      ; 4.074 ; 4.074 ; Rise       ; clock           ;
;  datain[5]     ; clock      ; 3.493 ; 3.493 ; Rise       ; clock           ;
;  datain[6]     ; clock      ; 3.772 ; 3.772 ; Rise       ; clock           ;
;  datain[7]     ; clock      ; 3.543 ; 3.543 ; Rise       ; clock           ;
; pos_manual[*]  ; clock      ; 5.172 ; 5.172 ; Rise       ; clock           ;
;  pos_manual[0] ; clock      ; 4.851 ; 4.851 ; Rise       ; clock           ;
;  pos_manual[1] ; clock      ; 4.395 ; 4.395 ; Rise       ; clock           ;
;  pos_manual[2] ; clock      ; 5.147 ; 5.147 ; Rise       ; clock           ;
;  pos_manual[3] ; clock      ; 5.143 ; 5.143 ; Rise       ; clock           ;
;  pos_manual[4] ; clock      ; 4.655 ; 4.655 ; Rise       ; clock           ;
;  pos_manual[5] ; clock      ; 5.172 ; 5.172 ; Rise       ; clock           ;
;  pos_manual[6] ; clock      ; 4.816 ; 4.816 ; Rise       ; clock           ;
;  pos_manual[7] ; clock      ; 5.143 ; 5.143 ; Rise       ; clock           ;
; we             ; clock      ; 3.988 ; 3.988 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; choose         ; clock      ; -4.729 ; -4.729 ; Rise       ; clock           ;
; datain[*]      ; clock      ; -3.193 ; -3.193 ; Rise       ; clock           ;
;  datain[0]     ; clock      ; -3.271 ; -3.271 ; Rise       ; clock           ;
;  datain[1]     ; clock      ; -3.208 ; -3.208 ; Rise       ; clock           ;
;  datain[2]     ; clock      ; -3.795 ; -3.795 ; Rise       ; clock           ;
;  datain[3]     ; clock      ; -3.193 ; -3.193 ; Rise       ; clock           ;
;  datain[4]     ; clock      ; -3.784 ; -3.784 ; Rise       ; clock           ;
;  datain[5]     ; clock      ; -3.203 ; -3.203 ; Rise       ; clock           ;
;  datain[6]     ; clock      ; -3.482 ; -3.482 ; Rise       ; clock           ;
;  datain[7]     ; clock      ; -3.253 ; -3.253 ; Rise       ; clock           ;
; pos_manual[*]  ; clock      ; -4.105 ; -4.105 ; Rise       ; clock           ;
;  pos_manual[0] ; clock      ; -4.561 ; -4.561 ; Rise       ; clock           ;
;  pos_manual[1] ; clock      ; -4.105 ; -4.105 ; Rise       ; clock           ;
;  pos_manual[2] ; clock      ; -4.857 ; -4.857 ; Rise       ; clock           ;
;  pos_manual[3] ; clock      ; -4.853 ; -4.853 ; Rise       ; clock           ;
;  pos_manual[4] ; clock      ; -4.365 ; -4.365 ; Rise       ; clock           ;
;  pos_manual[5] ; clock      ; -4.882 ; -4.882 ; Rise       ; clock           ;
;  pos_manual[6] ; clock      ; -4.526 ; -4.526 ; Rise       ; clock           ;
;  pos_manual[7] ; clock      ; -4.853 ; -4.853 ; Rise       ; clock           ;
; we             ; clock      ; -3.698 ; -3.698 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                ;
+-------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+-------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; comp_result       ; clock                                                                                   ; 14.123 ; 14.123 ; Rise       ; clock                                                                                   ;
; count_output[*]   ; clock                                                                                   ; 7.771  ; 7.771  ; Rise       ; clock                                                                                   ;
;  count_output[1]  ; clock                                                                                   ; 7.699  ; 7.699  ; Rise       ; clock                                                                                   ;
;  count_output[2]  ; clock                                                                                   ; 7.455  ; 7.455  ; Rise       ; clock                                                                                   ;
;  count_output[3]  ; clock                                                                                   ; 7.685  ; 7.685  ; Rise       ; clock                                                                                   ;
;  count_output[4]  ; clock                                                                                   ; 7.711  ; 7.711  ; Rise       ; clock                                                                                   ;
;  count_output[5]  ; clock                                                                                   ; 6.860  ; 6.860  ; Rise       ; clock                                                                                   ;
;  count_output[6]  ; clock                                                                                   ; 7.136  ; 7.136  ; Rise       ; clock                                                                                   ;
;  count_output[7]  ; clock                                                                                   ; 7.771  ; 7.771  ; Rise       ; clock                                                                                   ;
; output_memory[*]  ; clock                                                                                   ; 12.455 ; 12.455 ; Rise       ; clock                                                                                   ;
;  output_memory[0] ; clock                                                                                   ; 10.836 ; 10.836 ; Rise       ; clock                                                                                   ;
;  output_memory[1] ; clock                                                                                   ; 11.077 ; 11.077 ; Rise       ; clock                                                                                   ;
;  output_memory[2] ; clock                                                                                   ; 10.856 ; 10.856 ; Rise       ; clock                                                                                   ;
;  output_memory[3] ; clock                                                                                   ; 11.049 ; 11.049 ; Rise       ; clock                                                                                   ;
;  output_memory[4] ; clock                                                                                   ; 12.455 ; 12.455 ; Rise       ; clock                                                                                   ;
;  output_memory[5] ; clock                                                                                   ; 11.345 ; 11.345 ; Rise       ; clock                                                                                   ;
;  output_memory[6] ; clock                                                                                   ; 11.358 ; 11.358 ; Rise       ; clock                                                                                   ;
;  output_memory[7] ; clock                                                                                   ; 11.331 ; 11.331 ; Rise       ; clock                                                                                   ;
; dataout[*]        ; clock_ram_2                                                                             ; 11.021 ; 11.021 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[0]       ; clock_ram_2                                                                             ; 11.021 ; 11.021 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[1]       ; clock_ram_2                                                                             ; 10.766 ; 10.766 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[2]       ; clock_ram_2                                                                             ; 10.727 ; 10.727 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[3]       ; clock_ram_2                                                                             ; 10.204 ; 10.204 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[4]       ; clock_ram_2                                                                             ; 10.214 ; 10.214 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[5]       ; clock_ram_2                                                                             ; 11.007 ; 11.007 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[6]       ; clock_ram_2                                                                             ; 10.801 ; 10.801 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[7]       ; clock_ram_2                                                                             ; 10.737 ; 10.737 ; Rise       ; clock_ram_2                                                                             ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 6.719  ; 6.719  ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.021  ;        ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.021  ;        ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 6.719  ; 6.719  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;        ; 4.021  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;        ; 4.021  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; q[*]              ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 10.169 ; 10.169 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.916  ; 9.916  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.188  ; 9.188  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.467  ; 9.467  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.540  ; 9.540  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.618  ; 9.618  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 10.169 ; 10.169 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.153  ; 9.153  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.361  ; 9.361  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                        ;
+-------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+-------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; comp_result       ; clock                                                                                   ; 9.291  ; 9.291  ; Rise       ; clock                                                                                   ;
; count_output[*]   ; clock                                                                                   ; 6.860  ; 6.860  ; Rise       ; clock                                                                                   ;
;  count_output[1]  ; clock                                                                                   ; 7.699  ; 7.699  ; Rise       ; clock                                                                                   ;
;  count_output[2]  ; clock                                                                                   ; 7.455  ; 7.455  ; Rise       ; clock                                                                                   ;
;  count_output[3]  ; clock                                                                                   ; 7.685  ; 7.685  ; Rise       ; clock                                                                                   ;
;  count_output[4]  ; clock                                                                                   ; 7.711  ; 7.711  ; Rise       ; clock                                                                                   ;
;  count_output[5]  ; clock                                                                                   ; 6.860  ; 6.860  ; Rise       ; clock                                                                                   ;
;  count_output[6]  ; clock                                                                                   ; 7.136  ; 7.136  ; Rise       ; clock                                                                                   ;
;  count_output[7]  ; clock                                                                                   ; 7.771  ; 7.771  ; Rise       ; clock                                                                                   ;
; output_memory[*]  ; clock                                                                                   ; 10.836 ; 10.836 ; Rise       ; clock                                                                                   ;
;  output_memory[0] ; clock                                                                                   ; 10.836 ; 10.836 ; Rise       ; clock                                                                                   ;
;  output_memory[1] ; clock                                                                                   ; 11.077 ; 11.077 ; Rise       ; clock                                                                                   ;
;  output_memory[2] ; clock                                                                                   ; 10.856 ; 10.856 ; Rise       ; clock                                                                                   ;
;  output_memory[3] ; clock                                                                                   ; 11.049 ; 11.049 ; Rise       ; clock                                                                                   ;
;  output_memory[4] ; clock                                                                                   ; 12.455 ; 12.455 ; Rise       ; clock                                                                                   ;
;  output_memory[5] ; clock                                                                                   ; 11.345 ; 11.345 ; Rise       ; clock                                                                                   ;
;  output_memory[6] ; clock                                                                                   ; 11.358 ; 11.358 ; Rise       ; clock                                                                                   ;
;  output_memory[7] ; clock                                                                                   ; 11.331 ; 11.331 ; Rise       ; clock                                                                                   ;
; dataout[*]        ; clock_ram_2                                                                             ; 10.204 ; 10.204 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[0]       ; clock_ram_2                                                                             ; 11.021 ; 11.021 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[1]       ; clock_ram_2                                                                             ; 10.766 ; 10.766 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[2]       ; clock_ram_2                                                                             ; 10.727 ; 10.727 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[3]       ; clock_ram_2                                                                             ; 10.204 ; 10.204 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[4]       ; clock_ram_2                                                                             ; 10.214 ; 10.214 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[5]       ; clock_ram_2                                                                             ; 11.007 ; 11.007 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[6]       ; clock_ram_2                                                                             ; 10.801 ; 10.801 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[7]       ; clock_ram_2                                                                             ; 10.737 ; 10.737 ; Rise       ; clock_ram_2                                                                             ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 6.719  ; 6.719  ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.021  ;        ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.021  ;        ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 6.719  ; 6.719  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;        ; 4.021  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;        ; 4.021  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; q[*]              ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.153  ; 9.153  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.916  ; 9.916  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.188  ; 9.188  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.467  ; 9.467  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.540  ; 9.540  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.618  ; 9.618  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 10.169 ; 10.169 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.153  ; 9.153  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.361  ; 9.361  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                         ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                   ; -2.587 ; -40.588       ;
; clock_ram_2                                                                             ; -2.063 ; -18.815       ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.104  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                          ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clock_ram_2                                                                             ; -1.561 ; -3.602        ;
; clock                                                                                   ; -1.043 ; -6.643        ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.250  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                           ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                   ; -2.000 ; -109.222      ;
; clock_ram_2                                                                             ; -2.000 ; -101.380      ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -0.500 ; -8.000        ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -2.587 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; -0.269     ; 3.350      ;
; -1.460 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ; clock                                                                                   ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.147 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -0.822     ; 0.824      ;
; -1.040 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -0.822     ; 0.717      ;
; -1.038 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -0.822     ; 0.715      ;
; -1.035 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -0.822     ; 0.712      ;
; -0.993 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -0.822     ; 0.670      ;
; -0.991 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -0.822     ; 0.668      ;
; -0.985 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -0.822     ; 0.662      ;
; -0.983 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.500        ; -0.822     ; 0.660      ;
; -0.204 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.236      ;
; -0.204 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.236      ;
; -0.204 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.236      ;
; -0.204 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.236      ;
; -0.204 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.236      ;
; -0.204 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.236      ;
; -0.204 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.236      ;
; -0.204 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.236      ;
; -0.193 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.225      ;
; -0.193 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 1.000        ; 0.000      ; 1.225      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_ram_2'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                            ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.063 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.336      ; 3.398      ;
; -2.063 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.336      ; 3.398      ;
; -2.063 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.336      ; 3.398      ;
; -2.063 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.336      ; 3.398      ;
; -2.063 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.336      ; 3.398      ;
; -2.063 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.336      ; 3.398      ;
; -2.063 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.336      ; 3.398      ;
; -2.063 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.336      ; 3.398      ;
; -2.063 ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.336      ; 3.398      ;
; -1.460 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 1.000        ; -0.017     ; 2.442      ;
; -0.728 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -0.486     ; 0.741      ;
; -0.723 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -0.486     ; 0.736      ;
; -0.611 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -0.486     ; 0.624      ;
; -0.610 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -0.486     ; 0.623      ;
; -0.607 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -0.486     ; 0.620      ;
; -0.599 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -0.486     ; 0.612      ;
; -0.597 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -0.486     ; 0.610      ;
; -0.597 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; -0.486     ; 0.610      ;
; 0.320  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.605      ; 1.284      ;
; 0.331  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.605      ; 1.273      ;
; 0.333  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.605      ; 1.271      ;
; 0.344  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.605      ; 1.260      ;
; 0.402  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.605      ; 1.202      ;
; 0.413  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.605      ; 1.191      ;
; 0.470  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.605      ; 1.134      ;
; 1.012  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.604      ; 0.591      ;
; 1.017  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.604      ; 0.586      ;
; 1.020  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.604      ; 0.583      ;
; 1.022  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.604      ; 0.581      ;
; 1.023  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.604      ; 0.580      ;
; 1.026  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.604      ; 0.577      ;
; 1.028  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ; clock                                                                                   ; clock_ram_2 ; 1.000        ; 0.604      ; 0.575      ;
; 1.281  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; 1.865      ; 1.224      ;
; 1.781  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 1.000        ; 1.865      ; 1.224      ;
; 1.922  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.500        ; 1.864      ; 0.582      ;
; 2.422  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 1.000        ; 1.864      ; 0.582      ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                                                            ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.104 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.928      ;
; 0.128 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.904      ;
; 0.139 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.893      ;
; 0.163 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.869      ;
; 0.165 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.867      ;
; 0.174 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.858      ;
; 0.198 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.834      ;
; 0.200 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.832      ;
; 0.209 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.823      ;
; 0.213 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.819      ;
; 0.233 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.799      ;
; 0.235 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.797      ;
; 0.248 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.784      ;
; 0.270 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.762      ;
; 0.283 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.749      ;
; 0.292 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.740      ;
; 0.303 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.729      ;
; 0.318 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.714      ;
; 0.327 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.705      ;
; 0.338 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.694      ;
; 0.340 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.692      ;
; 0.361 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.671      ;
; 0.362 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.670      ;
; 0.362 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.670      ;
; 0.364 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.668      ;
; 0.373 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.659      ;
; 0.375 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.657      ;
; 0.501 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.531      ;
; 0.502 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.530      ;
; 0.502 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.530      ;
; 0.504 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.528      ;
; 0.511 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.521      ;
; 0.511 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.521      ;
; 0.513 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.519      ;
; 0.630 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.402      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_ram_2'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                            ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.561 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.000        ; 1.864      ; 0.582      ;
; -1.061 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; 1.864      ; 0.582      ;
; -0.920 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; 0.000        ; 1.865      ; 1.224      ;
; -0.420 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; 1.865      ; 1.224      ;
; -0.167 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.604      ; 0.575      ;
; -0.165 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.604      ; 0.577      ;
; -0.162 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.604      ; 0.580      ;
; -0.161 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.604      ; 0.581      ;
; -0.159 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.604      ; 0.583      ;
; -0.156 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.604      ; 0.586      ;
; -0.151 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.604      ; 0.591      ;
; 0.391  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.605      ; 1.134      ;
; 0.448  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.605      ; 1.191      ;
; 0.459  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.605      ; 1.202      ;
; 0.517  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.605      ; 1.260      ;
; 0.528  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.605      ; 1.271      ;
; 0.530  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.605      ; 1.273      ;
; 0.541  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.605      ; 1.284      ;
; 1.458  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -0.486     ; 0.610      ;
; 1.458  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -0.486     ; 0.610      ;
; 1.460  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -0.486     ; 0.612      ;
; 1.468  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -0.486     ; 0.620      ;
; 1.471  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -0.486     ; 0.623      ;
; 1.472  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -0.486     ; 0.624      ;
; 1.584  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -0.486     ; 0.736      ;
; 1.589  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2]             ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2 ; -0.500       ; -0.486     ; 0.741      ;
; 2.321  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7   ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ; clock_ram_2                                                                             ; clock_ram_2 ; 0.000        ; -0.017     ; 2.442      ;
; 2.730  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.336      ; 3.204      ;
; 2.730  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.336      ; 3.204      ;
; 2.730  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.336      ; 3.204      ;
; 2.730  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.336      ; 3.204      ;
; 2.730  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.336      ; 3.204      ;
; 2.730  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.336      ; 3.204      ;
; 2.730  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.336      ; 3.204      ;
; 2.730  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.336      ; 3.204      ;
; 2.730  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; clock                                                                                   ; clock_ram_2 ; 0.000        ; 0.336      ; 3.204      ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.043 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 1.260      ; 0.510      ;
; -0.905 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 1.260      ; 0.648      ;
; -0.870 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 1.260      ; 0.683      ;
; -0.835 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 1.260      ; 0.718      ;
; -0.800 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 1.260      ; 0.753      ;
; -0.765 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 1.260      ; 0.788      ;
; -0.730 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 1.260      ; 0.823      ;
; -0.695 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; 0.000        ; 1.260      ; 0.858      ;
; -0.543 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 1.260      ; 0.510      ;
; -0.405 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 1.260      ; 0.648      ;
; -0.370 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 1.260      ; 0.683      ;
; -0.335 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 1.260      ; 0.718      ;
; -0.300 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 1.260      ; 0.753      ;
; -0.265 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 1.260      ; 0.788      ;
; -0.230 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 1.260      ; 0.823      ;
; -0.195 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; 1.260      ; 0.858      ;
; 0.361  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.369  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.379  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.532      ;
; 0.499  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.507  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.659      ;
; 0.519  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.671      ;
; 0.520  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.672      ;
; 0.520  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.672      ;
; 0.534  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.542  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.694      ;
; 0.542  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.694      ;
; 0.554  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.707      ;
; 0.569  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.721      ;
; 0.577  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.729      ;
; 0.577  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.729      ;
; 0.589  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.741      ;
; 0.604  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.756      ;
; 0.612  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.764      ;
; 0.624  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.776      ;
; 0.639  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.647  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.674  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 0.826      ;
; 0.934  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.086      ;
; 0.991  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.143      ;
; 0.991  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.143      ;
; 0.991  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.143      ;
; 0.991  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.143      ;
; 1.002  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 1.002  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 1.002  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 1.002  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 1.002  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 1.060  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.212      ;
; 1.060  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.212      ;
; 1.071  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.223      ;
; 1.071  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.223      ;
; 1.071  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.223      ;
; 1.073  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 1.073  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 1.073  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 1.073  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 1.073  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 1.073  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 1.073  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.225      ;
; 1.084  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.236      ;
; 1.084  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.236      ;
; 1.084  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.236      ;
; 1.084  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.236      ;
; 1.084  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.236      ;
; 1.084  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; 0.000      ; 1.236      ;
; 1.844  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -0.822     ; 0.660      ;
; 1.846  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -0.822     ; 0.662      ;
; 1.852  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -0.822     ; 0.668      ;
; 1.854  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -0.822     ; 0.670      ;
; 1.896  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -0.822     ; 0.712      ;
; 1.899  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -0.822     ; 0.715      ;
; 1.901  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -0.822     ; 0.717      ;
; 2.008  ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0]             ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock       ; -0.500       ; -0.822     ; 0.824      ;
; 2.321  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ; clock                                                                                   ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
; 3.273  ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ; clock                                                                                   ; clock       ; 0.000        ; -0.269     ; 3.156      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                                                            ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.250 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.367 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.376 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.505 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.516 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.671      ;
; 0.540 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.692      ;
; 0.542 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.553 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.562 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.714      ;
; 0.577 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.729      ;
; 0.588 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.740      ;
; 0.597 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.749      ;
; 0.610 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.632 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.645 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.647 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.667 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.819      ;
; 0.671 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.680 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.832      ;
; 0.682 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.706 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.858      ;
; 0.715 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.867      ;
; 0.717 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.869      ;
; 0.741 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.893      ;
; 0.752 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.776 ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.928      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; sync_ram:inst24|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clock ; Rise       ; clock                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[7]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst24|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst24|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_ram_2'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; sync_ram:inst5|altsyncram:ram_rtl_0|altsyncram_d941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock_ram_2 ; Rise       ; clock_ram_2                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_ram_2 ; Rise       ; clock_ram_2|combout                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; clock_ram_2|combout                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_ram_2 ; Rise       ; clock_ram_2~clkctrl|inclk[0]                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; clock_ram_2~clkctrl|inclk[0]                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_ram_2 ; Rise       ; clock_ram_2~clkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; clock_ram_2~clkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_ram_2 ; Rise       ; inst5|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_ram_2 ; Rise       ; inst5|ram_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+-------------+------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; lpm_counter3:inst23|lpm_counter:LPM_COUNTER_component|cntr_u2i:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result|combout                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result|combout                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result|datad                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result|datad                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result~3|combout                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result~3|combout                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result~3|dataa                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Rise       ; inst21|result~3|dataa                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result~clkctrl|inclk[0]                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result~clkctrl|inclk[0]                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result~clkctrl|outclk                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst21|result~clkctrl|outclk                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; Fall       ; inst23|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; choose         ; clock      ; 2.792 ; 2.792 ; Rise       ; clock           ;
; datain[*]      ; clock      ; 2.229 ; 2.229 ; Rise       ; clock           ;
;  datain[0]     ; clock      ; 2.046 ; 2.046 ; Rise       ; clock           ;
;  datain[1]     ; clock      ; 1.970 ; 1.970 ; Rise       ; clock           ;
;  datain[2]     ; clock      ; 2.229 ; 2.229 ; Rise       ; clock           ;
;  datain[3]     ; clock      ; 1.961 ; 1.961 ; Rise       ; clock           ;
;  datain[4]     ; clock      ; 2.194 ; 2.194 ; Rise       ; clock           ;
;  datain[5]     ; clock      ; 1.971 ; 1.971 ; Rise       ; clock           ;
;  datain[6]     ; clock      ; 2.073 ; 2.073 ; Rise       ; clock           ;
;  datain[7]     ; clock      ; 2.039 ; 2.039 ; Rise       ; clock           ;
; pos_manual[*]  ; clock      ; 2.636 ; 2.636 ; Rise       ; clock           ;
;  pos_manual[0] ; clock      ; 2.469 ; 2.469 ; Rise       ; clock           ;
;  pos_manual[1] ; clock      ; 2.307 ; 2.307 ; Rise       ; clock           ;
;  pos_manual[2] ; clock      ; 2.616 ; 2.616 ; Rise       ; clock           ;
;  pos_manual[3] ; clock      ; 2.615 ; 2.615 ; Rise       ; clock           ;
;  pos_manual[4] ; clock      ; 2.443 ; 2.443 ; Rise       ; clock           ;
;  pos_manual[5] ; clock      ; 2.636 ; 2.636 ; Rise       ; clock           ;
;  pos_manual[6] ; clock      ; 2.529 ; 2.529 ; Rise       ; clock           ;
;  pos_manual[7] ; clock      ; 2.625 ; 2.625 ; Rise       ; clock           ;
; we             ; clock      ; 2.169 ; 2.169 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; choose         ; clock      ; -2.455 ; -2.455 ; Rise       ; clock           ;
; datain[*]      ; clock      ; -1.822 ; -1.822 ; Rise       ; clock           ;
;  datain[0]     ; clock      ; -1.907 ; -1.907 ; Rise       ; clock           ;
;  datain[1]     ; clock      ; -1.831 ; -1.831 ; Rise       ; clock           ;
;  datain[2]     ; clock      ; -2.090 ; -2.090 ; Rise       ; clock           ;
;  datain[3]     ; clock      ; -1.822 ; -1.822 ; Rise       ; clock           ;
;  datain[4]     ; clock      ; -2.055 ; -2.055 ; Rise       ; clock           ;
;  datain[5]     ; clock      ; -1.832 ; -1.832 ; Rise       ; clock           ;
;  datain[6]     ; clock      ; -1.934 ; -1.934 ; Rise       ; clock           ;
;  datain[7]     ; clock      ; -1.900 ; -1.900 ; Rise       ; clock           ;
; pos_manual[*]  ; clock      ; -2.168 ; -2.168 ; Rise       ; clock           ;
;  pos_manual[0] ; clock      ; -2.330 ; -2.330 ; Rise       ; clock           ;
;  pos_manual[1] ; clock      ; -2.168 ; -2.168 ; Rise       ; clock           ;
;  pos_manual[2] ; clock      ; -2.477 ; -2.477 ; Rise       ; clock           ;
;  pos_manual[3] ; clock      ; -2.476 ; -2.476 ; Rise       ; clock           ;
;  pos_manual[4] ; clock      ; -2.304 ; -2.304 ; Rise       ; clock           ;
;  pos_manual[5] ; clock      ; -2.497 ; -2.497 ; Rise       ; clock           ;
;  pos_manual[6] ; clock      ; -2.390 ; -2.390 ; Rise       ; clock           ;
;  pos_manual[7] ; clock      ; -2.486 ; -2.486 ; Rise       ; clock           ;
; we             ; clock      ; -2.030 ; -2.030 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                              ;
+-------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+-------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; comp_result       ; clock                                                                                   ; 6.742 ; 6.742 ; Rise       ; clock                                                                                   ;
; count_output[*]   ; clock                                                                                   ; 3.692 ; 3.692 ; Rise       ; clock                                                                                   ;
;  count_output[1]  ; clock                                                                                   ; 3.633 ; 3.633 ; Rise       ; clock                                                                                   ;
;  count_output[2]  ; clock                                                                                   ; 3.564 ; 3.564 ; Rise       ; clock                                                                                   ;
;  count_output[3]  ; clock                                                                                   ; 3.625 ; 3.625 ; Rise       ; clock                                                                                   ;
;  count_output[4]  ; clock                                                                                   ; 3.652 ; 3.652 ; Rise       ; clock                                                                                   ;
;  count_output[5]  ; clock                                                                                   ; 3.321 ; 3.321 ; Rise       ; clock                                                                                   ;
;  count_output[6]  ; clock                                                                                   ; 3.433 ; 3.433 ; Rise       ; clock                                                                                   ;
;  count_output[7]  ; clock                                                                                   ; 3.692 ; 3.692 ; Rise       ; clock                                                                                   ;
; output_memory[*]  ; clock                                                                                   ; 6.105 ; 6.105 ; Rise       ; clock                                                                                   ;
;  output_memory[0] ; clock                                                                                   ; 5.530 ; 5.530 ; Rise       ; clock                                                                                   ;
;  output_memory[1] ; clock                                                                                   ; 5.618 ; 5.618 ; Rise       ; clock                                                                                   ;
;  output_memory[2] ; clock                                                                                   ; 5.545 ; 5.545 ; Rise       ; clock                                                                                   ;
;  output_memory[3] ; clock                                                                                   ; 5.595 ; 5.595 ; Rise       ; clock                                                                                   ;
;  output_memory[4] ; clock                                                                                   ; 6.105 ; 6.105 ; Rise       ; clock                                                                                   ;
;  output_memory[5] ; clock                                                                                   ; 5.688 ; 5.688 ; Rise       ; clock                                                                                   ;
;  output_memory[6] ; clock                                                                                   ; 5.717 ; 5.717 ; Rise       ; clock                                                                                   ;
;  output_memory[7] ; clock                                                                                   ; 5.706 ; 5.706 ; Rise       ; clock                                                                                   ;
; dataout[*]        ; clock_ram_2                                                                             ; 5.986 ; 5.986 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[0]       ; clock_ram_2                                                                             ; 5.986 ; 5.986 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[1]       ; clock_ram_2                                                                             ; 5.901 ; 5.901 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[2]       ; clock_ram_2                                                                             ; 5.865 ; 5.865 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[3]       ; clock_ram_2                                                                             ; 5.684 ; 5.684 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[4]       ; clock_ram_2                                                                             ; 5.695 ; 5.695 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[5]       ; clock_ram_2                                                                             ; 5.970 ; 5.970 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[6]       ; clock_ram_2                                                                             ; 5.925 ; 5.925 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[7]       ; clock_ram_2                                                                             ; 5.874 ; 5.874 ; Rise       ; clock_ram_2                                                                             ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 2.898 ; 2.898 ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.913 ;       ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.913 ;       ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 2.898 ; 2.898 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;       ; 1.913 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;       ; 1.913 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; q[*]              ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.908 ; 4.908 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.769 ; 4.769 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.521 ; 4.521 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.624 ; 4.624 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.666 ; 4.666 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.652 ; 4.652 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.908 ; 4.908 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.501 ; 4.501 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.561 ; 4.561 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                      ;
+-------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+-------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; comp_result       ; clock                                                                                   ; 4.209 ; 4.209 ; Rise       ; clock                                                                                   ;
; count_output[*]   ; clock                                                                                   ; 3.321 ; 3.321 ; Rise       ; clock                                                                                   ;
;  count_output[1]  ; clock                                                                                   ; 3.633 ; 3.633 ; Rise       ; clock                                                                                   ;
;  count_output[2]  ; clock                                                                                   ; 3.564 ; 3.564 ; Rise       ; clock                                                                                   ;
;  count_output[3]  ; clock                                                                                   ; 3.625 ; 3.625 ; Rise       ; clock                                                                                   ;
;  count_output[4]  ; clock                                                                                   ; 3.652 ; 3.652 ; Rise       ; clock                                                                                   ;
;  count_output[5]  ; clock                                                                                   ; 3.321 ; 3.321 ; Rise       ; clock                                                                                   ;
;  count_output[6]  ; clock                                                                                   ; 3.433 ; 3.433 ; Rise       ; clock                                                                                   ;
;  count_output[7]  ; clock                                                                                   ; 3.692 ; 3.692 ; Rise       ; clock                                                                                   ;
; output_memory[*]  ; clock                                                                                   ; 5.530 ; 5.530 ; Rise       ; clock                                                                                   ;
;  output_memory[0] ; clock                                                                                   ; 5.530 ; 5.530 ; Rise       ; clock                                                                                   ;
;  output_memory[1] ; clock                                                                                   ; 5.618 ; 5.618 ; Rise       ; clock                                                                                   ;
;  output_memory[2] ; clock                                                                                   ; 5.545 ; 5.545 ; Rise       ; clock                                                                                   ;
;  output_memory[3] ; clock                                                                                   ; 5.595 ; 5.595 ; Rise       ; clock                                                                                   ;
;  output_memory[4] ; clock                                                                                   ; 6.105 ; 6.105 ; Rise       ; clock                                                                                   ;
;  output_memory[5] ; clock                                                                                   ; 5.688 ; 5.688 ; Rise       ; clock                                                                                   ;
;  output_memory[6] ; clock                                                                                   ; 5.717 ; 5.717 ; Rise       ; clock                                                                                   ;
;  output_memory[7] ; clock                                                                                   ; 5.706 ; 5.706 ; Rise       ; clock                                                                                   ;
; dataout[*]        ; clock_ram_2                                                                             ; 5.684 ; 5.684 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[0]       ; clock_ram_2                                                                             ; 5.986 ; 5.986 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[1]       ; clock_ram_2                                                                             ; 5.901 ; 5.901 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[2]       ; clock_ram_2                                                                             ; 5.865 ; 5.865 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[3]       ; clock_ram_2                                                                             ; 5.684 ; 5.684 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[4]       ; clock_ram_2                                                                             ; 5.695 ; 5.695 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[5]       ; clock_ram_2                                                                             ; 5.970 ; 5.970 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[6]       ; clock_ram_2                                                                             ; 5.925 ; 5.925 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[7]       ; clock_ram_2                                                                             ; 5.874 ; 5.874 ; Rise       ; clock_ram_2                                                                             ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 2.898 ; 2.898 ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.913 ;       ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.913 ;       ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 2.898 ; 2.898 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;       ; 1.913 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;       ; 1.913 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; q[*]              ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.501 ; 4.501 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.769 ; 4.769 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.521 ; 4.521 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.624 ; 4.624 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.666 ; 4.666 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.652 ; 4.652 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.908 ; 4.908 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.501 ; 4.501 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.561 ; 4.561 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                      ;
+------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                         ; -6.452   ; -2.055  ; N/A      ; N/A     ; -2.064              ;
;  clock                                                                                   ; -6.452   ; -1.867  ; N/A      ; N/A     ; -2.064              ;
;  clock_ram_2                                                                             ; -6.432   ; -2.055  ; N/A      ; N/A     ; -2.064              ;
;  lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -1.247   ; 0.250   ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                                                                          ; -144.602 ; -12.549 ; 0.0      ; 0.0     ; -229.052            ;
;  clock                                                                                   ; -90.972  ; -10.232 ; N/A      ; N/A     ; -114.445            ;
;  clock_ram_2                                                                             ; -46.622  ; -3.602  ; N/A      ; N/A     ; -104.831            ;
;  lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; -7.008   ; 0.000   ; N/A      ; N/A     ; -9.776              ;
+------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; choose         ; clock      ; 5.556 ; 5.556 ; Rise       ; clock           ;
; datain[*]      ; clock      ; 4.085 ; 4.085 ; Rise       ; clock           ;
;  datain[0]     ; clock      ; 3.561 ; 3.561 ; Rise       ; clock           ;
;  datain[1]     ; clock      ; 3.498 ; 3.498 ; Rise       ; clock           ;
;  datain[2]     ; clock      ; 4.085 ; 4.085 ; Rise       ; clock           ;
;  datain[3]     ; clock      ; 3.483 ; 3.483 ; Rise       ; clock           ;
;  datain[4]     ; clock      ; 4.074 ; 4.074 ; Rise       ; clock           ;
;  datain[5]     ; clock      ; 3.493 ; 3.493 ; Rise       ; clock           ;
;  datain[6]     ; clock      ; 3.772 ; 3.772 ; Rise       ; clock           ;
;  datain[7]     ; clock      ; 3.543 ; 3.543 ; Rise       ; clock           ;
; pos_manual[*]  ; clock      ; 5.172 ; 5.172 ; Rise       ; clock           ;
;  pos_manual[0] ; clock      ; 4.851 ; 4.851 ; Rise       ; clock           ;
;  pos_manual[1] ; clock      ; 4.395 ; 4.395 ; Rise       ; clock           ;
;  pos_manual[2] ; clock      ; 5.147 ; 5.147 ; Rise       ; clock           ;
;  pos_manual[3] ; clock      ; 5.143 ; 5.143 ; Rise       ; clock           ;
;  pos_manual[4] ; clock      ; 4.655 ; 4.655 ; Rise       ; clock           ;
;  pos_manual[5] ; clock      ; 5.172 ; 5.172 ; Rise       ; clock           ;
;  pos_manual[6] ; clock      ; 4.816 ; 4.816 ; Rise       ; clock           ;
;  pos_manual[7] ; clock      ; 5.143 ; 5.143 ; Rise       ; clock           ;
; we             ; clock      ; 3.988 ; 3.988 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; choose         ; clock      ; -2.455 ; -2.455 ; Rise       ; clock           ;
; datain[*]      ; clock      ; -1.822 ; -1.822 ; Rise       ; clock           ;
;  datain[0]     ; clock      ; -1.907 ; -1.907 ; Rise       ; clock           ;
;  datain[1]     ; clock      ; -1.831 ; -1.831 ; Rise       ; clock           ;
;  datain[2]     ; clock      ; -2.090 ; -2.090 ; Rise       ; clock           ;
;  datain[3]     ; clock      ; -1.822 ; -1.822 ; Rise       ; clock           ;
;  datain[4]     ; clock      ; -2.055 ; -2.055 ; Rise       ; clock           ;
;  datain[5]     ; clock      ; -1.832 ; -1.832 ; Rise       ; clock           ;
;  datain[6]     ; clock      ; -1.934 ; -1.934 ; Rise       ; clock           ;
;  datain[7]     ; clock      ; -1.900 ; -1.900 ; Rise       ; clock           ;
; pos_manual[*]  ; clock      ; -2.168 ; -2.168 ; Rise       ; clock           ;
;  pos_manual[0] ; clock      ; -2.330 ; -2.330 ; Rise       ; clock           ;
;  pos_manual[1] ; clock      ; -2.168 ; -2.168 ; Rise       ; clock           ;
;  pos_manual[2] ; clock      ; -2.477 ; -2.477 ; Rise       ; clock           ;
;  pos_manual[3] ; clock      ; -2.476 ; -2.476 ; Rise       ; clock           ;
;  pos_manual[4] ; clock      ; -2.304 ; -2.304 ; Rise       ; clock           ;
;  pos_manual[5] ; clock      ; -2.497 ; -2.497 ; Rise       ; clock           ;
;  pos_manual[6] ; clock      ; -2.390 ; -2.390 ; Rise       ; clock           ;
;  pos_manual[7] ; clock      ; -2.486 ; -2.486 ; Rise       ; clock           ;
; we             ; clock      ; -2.030 ; -2.030 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                ;
+-------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+-------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; comp_result       ; clock                                                                                   ; 14.123 ; 14.123 ; Rise       ; clock                                                                                   ;
; count_output[*]   ; clock                                                                                   ; 7.771  ; 7.771  ; Rise       ; clock                                                                                   ;
;  count_output[1]  ; clock                                                                                   ; 7.699  ; 7.699  ; Rise       ; clock                                                                                   ;
;  count_output[2]  ; clock                                                                                   ; 7.455  ; 7.455  ; Rise       ; clock                                                                                   ;
;  count_output[3]  ; clock                                                                                   ; 7.685  ; 7.685  ; Rise       ; clock                                                                                   ;
;  count_output[4]  ; clock                                                                                   ; 7.711  ; 7.711  ; Rise       ; clock                                                                                   ;
;  count_output[5]  ; clock                                                                                   ; 6.860  ; 6.860  ; Rise       ; clock                                                                                   ;
;  count_output[6]  ; clock                                                                                   ; 7.136  ; 7.136  ; Rise       ; clock                                                                                   ;
;  count_output[7]  ; clock                                                                                   ; 7.771  ; 7.771  ; Rise       ; clock                                                                                   ;
; output_memory[*]  ; clock                                                                                   ; 12.455 ; 12.455 ; Rise       ; clock                                                                                   ;
;  output_memory[0] ; clock                                                                                   ; 10.836 ; 10.836 ; Rise       ; clock                                                                                   ;
;  output_memory[1] ; clock                                                                                   ; 11.077 ; 11.077 ; Rise       ; clock                                                                                   ;
;  output_memory[2] ; clock                                                                                   ; 10.856 ; 10.856 ; Rise       ; clock                                                                                   ;
;  output_memory[3] ; clock                                                                                   ; 11.049 ; 11.049 ; Rise       ; clock                                                                                   ;
;  output_memory[4] ; clock                                                                                   ; 12.455 ; 12.455 ; Rise       ; clock                                                                                   ;
;  output_memory[5] ; clock                                                                                   ; 11.345 ; 11.345 ; Rise       ; clock                                                                                   ;
;  output_memory[6] ; clock                                                                                   ; 11.358 ; 11.358 ; Rise       ; clock                                                                                   ;
;  output_memory[7] ; clock                                                                                   ; 11.331 ; 11.331 ; Rise       ; clock                                                                                   ;
; dataout[*]        ; clock_ram_2                                                                             ; 11.021 ; 11.021 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[0]       ; clock_ram_2                                                                             ; 11.021 ; 11.021 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[1]       ; clock_ram_2                                                                             ; 10.766 ; 10.766 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[2]       ; clock_ram_2                                                                             ; 10.727 ; 10.727 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[3]       ; clock_ram_2                                                                             ; 10.204 ; 10.204 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[4]       ; clock_ram_2                                                                             ; 10.214 ; 10.214 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[5]       ; clock_ram_2                                                                             ; 11.007 ; 11.007 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[6]       ; clock_ram_2                                                                             ; 10.801 ; 10.801 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[7]       ; clock_ram_2                                                                             ; 10.737 ; 10.737 ; Rise       ; clock_ram_2                                                                             ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 6.719  ; 6.719  ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.021  ;        ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.021  ;        ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 6.719  ; 6.719  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;        ; 4.021  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;        ; 4.021  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; q[*]              ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 10.169 ; 10.169 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.916  ; 9.916  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.188  ; 9.188  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.467  ; 9.467  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.540  ; 9.540  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.618  ; 9.618  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 10.169 ; 10.169 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.153  ; 9.153  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 9.361  ; 9.361  ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                      ;
+-------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+-------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; comp_result       ; clock                                                                                   ; 4.209 ; 4.209 ; Rise       ; clock                                                                                   ;
; count_output[*]   ; clock                                                                                   ; 3.321 ; 3.321 ; Rise       ; clock                                                                                   ;
;  count_output[1]  ; clock                                                                                   ; 3.633 ; 3.633 ; Rise       ; clock                                                                                   ;
;  count_output[2]  ; clock                                                                                   ; 3.564 ; 3.564 ; Rise       ; clock                                                                                   ;
;  count_output[3]  ; clock                                                                                   ; 3.625 ; 3.625 ; Rise       ; clock                                                                                   ;
;  count_output[4]  ; clock                                                                                   ; 3.652 ; 3.652 ; Rise       ; clock                                                                                   ;
;  count_output[5]  ; clock                                                                                   ; 3.321 ; 3.321 ; Rise       ; clock                                                                                   ;
;  count_output[6]  ; clock                                                                                   ; 3.433 ; 3.433 ; Rise       ; clock                                                                                   ;
;  count_output[7]  ; clock                                                                                   ; 3.692 ; 3.692 ; Rise       ; clock                                                                                   ;
; output_memory[*]  ; clock                                                                                   ; 5.530 ; 5.530 ; Rise       ; clock                                                                                   ;
;  output_memory[0] ; clock                                                                                   ; 5.530 ; 5.530 ; Rise       ; clock                                                                                   ;
;  output_memory[1] ; clock                                                                                   ; 5.618 ; 5.618 ; Rise       ; clock                                                                                   ;
;  output_memory[2] ; clock                                                                                   ; 5.545 ; 5.545 ; Rise       ; clock                                                                                   ;
;  output_memory[3] ; clock                                                                                   ; 5.595 ; 5.595 ; Rise       ; clock                                                                                   ;
;  output_memory[4] ; clock                                                                                   ; 6.105 ; 6.105 ; Rise       ; clock                                                                                   ;
;  output_memory[5] ; clock                                                                                   ; 5.688 ; 5.688 ; Rise       ; clock                                                                                   ;
;  output_memory[6] ; clock                                                                                   ; 5.717 ; 5.717 ; Rise       ; clock                                                                                   ;
;  output_memory[7] ; clock                                                                                   ; 5.706 ; 5.706 ; Rise       ; clock                                                                                   ;
; dataout[*]        ; clock_ram_2                                                                             ; 5.684 ; 5.684 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[0]       ; clock_ram_2                                                                             ; 5.986 ; 5.986 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[1]       ; clock_ram_2                                                                             ; 5.901 ; 5.901 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[2]       ; clock_ram_2                                                                             ; 5.865 ; 5.865 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[3]       ; clock_ram_2                                                                             ; 5.684 ; 5.684 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[4]       ; clock_ram_2                                                                             ; 5.695 ; 5.695 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[5]       ; clock_ram_2                                                                             ; 5.970 ; 5.970 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[6]       ; clock_ram_2                                                                             ; 5.925 ; 5.925 ; Rise       ; clock_ram_2                                                                             ;
;  dataout[7]       ; clock_ram_2                                                                             ; 5.874 ; 5.874 ; Rise       ; clock_ram_2                                                                             ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 2.898 ; 2.898 ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.913 ;       ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 1.913 ;       ; Rise       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; comp_result       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 2.898 ; 2.898 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; count_output[*]   ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;       ; 1.913 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  count_output[0]  ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;       ; 1.913 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
; q[*]              ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.501 ; 4.501 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[0]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.769 ; 4.769 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[1]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.521 ; 4.521 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[2]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.624 ; 4.624 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[3]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.666 ; 4.666 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[4]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.652 ; 4.652 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[5]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.908 ; 4.908 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[6]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.501 ; 4.501 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
;  q[7]             ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 4.561 ; 4.561 ; Fall       ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ;
+-------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                              ; To Clock                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                   ; clock                                                                                   ; 668      ; 0        ; 0        ; 0        ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock                                                                                   ; 16       ; 24       ; 0        ; 0        ;
; clock                                                                                   ; clock_ram_2                                                                             ; 86       ; 0        ; 0        ; 0        ;
; clock_ram_2                                                                             ; clock_ram_2                                                                             ; 8        ; 0        ; 0        ; 0        ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2                                                                             ; 2        ; 10       ; 0        ; 0        ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0        ; 0        ; 0        ; 36       ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                              ; To Clock                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                                   ; clock                                                                                   ; 668      ; 0        ; 0        ; 0        ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock                                                                                   ; 16       ; 24       ; 0        ; 0        ;
; clock                                                                                   ; clock_ram_2                                                                             ; 86       ; 0        ; 0        ; 0        ;
; clock_ram_2                                                                             ; clock_ram_2                                                                             ; 8        ; 0        ; 0        ; 0        ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; clock_ram_2                                                                             ; 2        ; 10       ; 0        ; 0        ;
; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] ; 0        ; 0        ; 0        ; 36       ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 177   ; 177  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 13 20:26:55 2021
Info: Command: quartus_sta projeto_final_logica -c projeto_final_logica
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'projeto_final_logica.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]
    Info (332105): create_clock -period 1.000 -name clock_ram_2 clock_ram_2
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst21|result~3  from: dataa  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.452       -90.972 clock 
    Info (332119):    -6.432       -46.622 clock_ram_2 
    Info (332119):    -1.247        -7.008 lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -2.055
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.055        -2.317 clock_ram_2 
    Info (332119):    -1.867       -10.232 clock 
    Info (332119):     0.645         0.000 lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -114.445 clock 
    Info (332119):    -2.064      -104.831 clock_ram_2 
    Info (332119):    -0.611        -9.776 lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst21|result~3  from: dataa  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.587       -40.588 clock 
    Info (332119):    -2.063       -18.815 clock_ram_2 
    Info (332119):     0.104         0.000 lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -1.561
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.561        -3.602 clock_ram_2 
    Info (332119):    -1.043        -6.643 clock 
    Info (332119):     0.250         0.000 lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -109.222 clock 
    Info (332119):    -2.000      -101.380 clock_ram_2 
    Info (332119):    -0.500        -8.000 lpm_counter2:inst14|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4534 megabytes
    Info: Processing ended: Mon Dec 13 20:26:57 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


