{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1497806411766 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_DMD_driver EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"LCD_DMD_driver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497806411779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497806411823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497806411823 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] 16 11 0 0 " "Implementing clock multiplication of 16, clock division of 11, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497806411893 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] 1 800 0 0 " "Implementing clock multiplication of 1, clock division of 800, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497806411893 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497806411893 ""}  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497806411893 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock 7 2 -90 -988 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of -90 degrees (-988 ps) for mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497806411894 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] 1 2 -13 -988 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -13 degrees (-988 ps) for mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] port" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 502 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497806411894 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497806411894 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll " "The input clock frequency specification of PLL \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll 0 mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1 0 72.3 MHz 72.7 MHz " "Input port inclk\[0\] of PLL \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" and its source clk\[0\] (the output port of PLL \"mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1\") have different specified frequencies, 72.3 MHz and 72.7 MHz respectively" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "altlvds_tx.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "mf_lvds.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/mf_lvds.v" 67 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 385 0 0 } } { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mf_clocks.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/mf_clocks.v" 102 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 413 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Quartus II" 0 -1 1497806411983 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "altlvds_tx.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "mf_lvds.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/mf_lvds.v" 67 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 385 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1497806411983 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497806412004 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1497806412017 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1497806412259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1497806412259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1497806412259 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1497806412259 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 2278 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497806412267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 2280 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497806412267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 2282 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497806412267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 2284 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497806412267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 2286 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497806412267 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1497806412267 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1497806412269 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1497806412272 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "8 " "Following 8 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairECLK pairECLK(n) " "Pin \"pairECLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairECLK(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairECLK } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairECLK" } { 0 "pairECLK(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairECLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 43 9662 10382 0} { 0 { 0 ""} 0 84 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairECLK(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairECLK(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497806412558 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairE2 pairE2(n) " "Pin \"pairE2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairE2(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairE2" } { 0 "pairE2(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 44 9662 10382 0} { 0 { 0 ""} 0 83 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE2(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497806412558 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairE1 pairE1(n) " "Pin \"pairE1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairE1(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairE1" } { 0 "pairE1(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 45 9662 10382 0} { 0 { 0 ""} 0 82 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE1(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497806412558 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairE0 pairE0(n) " "Pin \"pairE0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairE0(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE0 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairE0" } { 0 "pairE0(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 46 9662 10382 0} { 0 { 0 ""} 0 81 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairE0(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairE0(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497806412558 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairOCLK pairOCLK(n) " "Pin \"pairOCLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairOCLK(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairOCLK } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairOCLK" } { 0 "pairOCLK(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairOCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 47 9662 10382 0} { 0 { 0 ""} 0 88 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairOCLK(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairOCLK(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497806412558 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairO2 pairO2(n) " "Pin \"pairO2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairO2(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairO2" } { 0 "pairO2(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 48 9662 10382 0} { 0 { 0 ""} 0 87 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO2(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497806412558 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairO1 pairO1(n) " "Pin \"pairO1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairO1(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairO1" } { 0 "pairO1(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 49 9662 10382 0} { 0 { 0 ""} 0 86 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO1(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497806412558 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairO0 pairO0(n) " "Pin \"pairO0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairO0(n)\"" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO0 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pairO0" } { 0 "pairO0(n)" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 50 9662 10382 0} { 0 { 0 ""} 0 85 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pairO0(n) } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pairO0(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497806412558 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1497806412558 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] 16 11 0 0 " "Implementing clock multiplication of 16, clock division of 11, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497806412603 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] 1 800 0 0 " "Implementing clock multiplication of 1, clock division of 800, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497806412603 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497806412603 ""}  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497806412603 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock 7 2 -90 -988 " "Implementing clock multiplication of 7, clock division of 2, and phase shift of -90 degrees (-988 ps) for mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497806412608 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] 1 2 -13 -988 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -13 degrees (-988 ps) for mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] port" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 502 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1497806412608 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1497806412608 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1497806412913 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} " "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412917 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} " "create_generated_clock -source \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412917 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 16 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 16 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412917 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 800 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 800 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412917 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412917 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1497806412917 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1497806412917 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dotClock_3 " "Node: dotClock_3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1497806412920 "|LCD_DMD_driver|dotClock_3"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1497806412924 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] does not match the master clock period requirement: 13.833 " "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] does not match the master clock period requirement: 13.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412925 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] does not match the master clock period requirement: 13.833 " "Clock: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] with master clock period: 13.750 found on PLL node: mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] does not match the master clock period requirement: 13.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412925 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1497806412925 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1497806412925 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_50 " "  20.000     clock_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.000    clock_dot " "  12.000    clock_dot" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.928 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " "   3.928 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  27.500 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " "  27.500 mf_lvds_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.750 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  13.750 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "16000.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "16000.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412925 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   5.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1497806412925 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1497806412925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497806412969 ""}  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mf_clocks:u1|altpll:altpll_component|mf_clocks_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497806412969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497806412969 ""}  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mf_clocks:u1|altpll:altpll_component|mf_clocks_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497806412969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497806412969 ""}  } { { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mf_clocks:u1|altpll:altpll_component|mf_clocks_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497806412969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_2) " "Automatically promoted node mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497806412969 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 687 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mf_lvds:mf_lvds_inst|altlvds_tx:ALTLVDS_TX_component|mf_lvds_lvds_tx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497806412969 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497806412970 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 687 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|fast_clock" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mf_lvds:mf_lvds_inst|altlvds_tx:ALTLVDS_TX_component|mf_lvds_lvds_tx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497806412970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dotClock_3  " "Automatically promoted node dotClock_3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497806412970 ""}  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 218 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotClock_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 712 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497806412970 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497806413324 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497806413325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497806413326 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497806413328 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497806413331 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1497806413332 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1497806413332 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497806413333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497806413367 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1497806413369 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497806413369 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll 0 " "PLL \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll driven by mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"mf_lvds:mf_lvds_inst\|altlvds_tx:ALTLVDS_TX_component\|mf_lvds_lvds_tx:auto_generated\|lvds_tx_pll\" is driven by mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node mf_clocks:u1\|altpll:altpll_component\|mf_clocks_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "altlvds_tx.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "mf_lvds.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/mf_lvds.v" 67 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 385 0 0 } } { "db/mf_clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_clocks_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mf_clocks.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/mf_clocks.v" 102 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 413 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1497806413391 ""}  } { { "db/mf_lvds_lvds_tx.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/db/mf_lvds_lvds_tx.v" 505 -1 0 } } { "altlvds_tx.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "mf_lvds.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/mf_lvds.v" 67 0 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 385 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1497806413391 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497806413412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497806413980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497806414211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497806414223 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497806415185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497806415186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497806415546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1497806416321 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497806416321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497806416758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1497806416759 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1497806416759 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497806416759 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1497806416786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497806416843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497806417073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497806417124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497806417395 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497806417857 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1497806418138 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotReg\[1\] 3.3-V LVTTL 138 " "Pin dotReg\[1\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotReg[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotReg\[1\]" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497806418146 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotReg\[2\] 3.3-V LVTTL 141 " "Pin dotReg\[2\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotReg[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotReg\[2\]" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497806418146 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotEnable 3.3-V LVTTL 135 " "Pin dotEnable uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotEnable } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotEnable" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotEnable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497806418146 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotClock 3.3-V LVTTL 144 " "Pin dotClock uses I/O standard 3.3-V LVTTL at 144" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotClock } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotClock" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497806418146 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotReg\[0\] 3.3-V LVTTL 137 " "Pin dotReg\[0\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotReg[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotReg\[0\]" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497806418146 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotLatch 3.3-V LVTTL 142 " "Pin dotLatch uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotLatch } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotLatch" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotLatch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497806418146 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dotData 3.3-V LVTTL 143 " "Pin dotData uses I/O standard 3.3-V LVTTL at 143" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dotData } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dotData" } } } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/LCD_DMD_driver.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dotData } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1497806418146 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1497806418146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/output_files/LCD_DMD_driver.fit.smsg " "Generated suppressed messages file C:/Users/benheck/OneDrive/FPGA DMD/Marshall_1366x768_DMD_WORKING_RELEASE_3_fixed/output_files/LCD_DMD_driver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1497806418272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1106 " "Peak virtual memory: 1106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497806418849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 12:20:18 2017 " "Processing ended: Sun Jun 18 12:20:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497806418849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497806418849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497806418849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497806418849 ""}
