$date
	Sun Apr 01 03:29:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_alu $end
$var wire 1 ! z $end
$var wire 16 " out [15:0] $end
$var reg 16 # a [15:0] $end
$var reg 16 $ b [15:0] $end
$var reg 3 % op [2:0] $end
$scope module uut $end
$var wire 16 & a [15:0] $end
$var wire 3 ' alu_op [2:0] $end
$var wire 16 ( b [15:0] $end
$var reg 16 ) out [15:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#2000
0!
b111011 "
b111011 )
b101 $
b101 (
b110110 #
b110110 &
b0 %
b0 '
#4000
b110001 "
b110001 )
b1 %
b1 '
#6000
b1 "
b1 )
b10 %
b10 '
#8000
b11011000000 "
b11011000000 )
b11 %
b11 '
#10000
b1111111111111011 "
b1111111111111011 )
b100 %
b100 '
#12000
b110111 "
b110111 )
b101 %
b101 '
#14000
b110110 "
b110110 )
b110 %
b110 '
#16000
b1 "
b1 )
b111 %
b111 '
#18000
