<stg><name>hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="34" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %select_ln85_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln85

]]></Node>
<StgValue><ssdm name="select_ln85_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %select_ln84_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln84

]]></Node>
<StgValue><ssdm name="select_ln84_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:4 %tc_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %tc

]]></Node>
<StgValue><ssdm name="tc_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sub38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sub38

]]></Node>
<StgValue><ssdm name="sub38_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:6 %tmp = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:7 %mul13_cast_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %mul13_cast

]]></Node>
<StgValue><ssdm name="mul13_cast_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:8 %tmp_1 = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %empty_12

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %sext_ln76_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln76

]]></Node>
<StgValue><ssdm name="sext_ln76_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="15">
<![CDATA[
newFuncRoot:10 %tc_cast = zext i15 %tc_read

]]></Node>
<StgValue><ssdm name="tc_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="34" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %sext_ln76_cast = sext i32 %sext_ln76_read

]]></Node>
<StgValue><ssdm name="sext_ln76_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pix_base, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %no_p = icmp_eq  i8 %select_ln84_read, i8 0

]]></Node>
<StgValue><ssdm name="no_p"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %no_q = icmp_eq  i8 %select_ln85_read, i8 0

]]></Node>
<StgValue><ssdm name="no_q"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:15 %store_ln70 = store i3 0, i3 %d

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i34 0, i34 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln87 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body12:0 %d_1 = load i3 %d

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body12:1 %icmp_ln87 = icmp_eq  i3 %d_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body12:2 %d_2 = add i3 %d_1, i3 1

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12:3 %br_ln87 = br i1 %icmp_ln87, void %for.body12.split, void %cleanup.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
for.body12.split:0 %idx_load = load i34 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="21" op_0_bw="34">
<![CDATA[
for.body12.split:1 %trunc_ln87 = trunc i34 %idx_load

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body12.split:5 %pix = add i21 %trunc_ln87, i21 %tmp_1

]]></Node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12.split:40 %br_ln97 = br i1 %no_p, void %if.end75, void %if.then51_ifconv

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end75:0 %br_ln100 = br i1 %no_q, void %for.inc, void %if.then76_ifconv

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:2 %store_ln70 = store i3 %d_2, i3 %d

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0">
<![CDATA[
cleanup.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body12.split:7 %add_ln89 = add i21 %pix, i21 %mul13_cast_read

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="21">
<![CDATA[
for.body12.split:8 %zext_ln89 = zext i21 %add_ln89

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:9 %pix_base_addr = getelementptr i8 %pix_base, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="pix_base_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="21">
<![CDATA[
for.body12.split:10 %pix_base_load = load i21 %pix_base_addr

]]></Node>
<StgValue><ssdm name="pix_base_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body12.split:11 %sub_ln90 = sub i21 %pix, i21 %tmp

]]></Node>
<StgValue><ssdm name="sub_ln90"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="21">
<![CDATA[
for.body12.split:12 %zext_ln90 = zext i21 %sub_ln90

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:13 %pix_base_addr_1 = getelementptr i8 %pix_base, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="pix_base_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="21">
<![CDATA[
for.body12.split:14 %pix_base_load_1 = load i21 %pix_base_addr_1

]]></Node>
<StgValue><ssdm name="pix_base_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="21">
<![CDATA[
for.body12.split:6 %zext_ln70 = zext i21 %pix

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="21">
<![CDATA[
for.body12.split:10 %pix_base_load = load i21 %pix_base_addr

]]></Node>
<StgValue><ssdm name="pix_base_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="21">
<![CDATA[
for.body12.split:14 %pix_base_load_1 = load i21 %pix_base_addr_1

]]></Node>
<StgValue><ssdm name="pix_base_load_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:15 %pix_base_addr_2 = getelementptr i8 %pix_base, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="pix_base_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="21">
<![CDATA[
for.body12.split:16 %pix_base_load_2 = load i21 %pix_base_addr_2

]]></Node>
<StgValue><ssdm name="pix_base_load_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body12.split:17 %add_ln92 = add i21 %pix, i21 %tmp

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="21">
<![CDATA[
for.body12.split:18 %zext_ln92 = zext i21 %add_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:19 %pix_base_addr_3 = getelementptr i8 %pix_base, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="pix_base_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="21">
<![CDATA[
for.body12.split:20 %pix_base_load_3 = load i21 %pix_base_addr_3

]]></Node>
<StgValue><ssdm name="pix_base_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="21">
<![CDATA[
for.body12.split:16 %pix_base_load_2 = load i21 %pix_base_addr_2

]]></Node>
<StgValue><ssdm name="pix_base_load_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="21">
<![CDATA[
for.body12.split:20 %pix_base_load_3 = load i21 %pix_base_addr_3

]]></Node>
<StgValue><ssdm name="pix_base_load_3"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="8">
<![CDATA[
for.body12.split:23 %zext_ln95_2 = zext i8 %pix_base_load_2

]]></Node>
<StgValue><ssdm name="zext_ln95_2"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="8">
<![CDATA[
for.body12.split:24 %zext_ln95_3 = zext i8 %pix_base_load_1

]]></Node>
<StgValue><ssdm name="zext_ln95_3"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body12.split:25 %sub_ln95 = sub i9 %zext_ln95_2, i9 %zext_ln95_3

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8">
<![CDATA[
for.body12.split:28 %zext_ln95_4 = zext i8 %pix_base_load

]]></Node>
<StgValue><ssdm name="zext_ln95_4"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body12.split:30 %add_ln95 = add i9 %zext_ln95_4, i9 4

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
for.body12.split:26 %tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln95, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="11">
<![CDATA[
for.body12.split:27 %sext_ln95 = sext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="8">
<![CDATA[
for.body12.split:29 %zext_ln95_5 = zext i8 %pix_base_load_3

]]></Node>
<StgValue><ssdm name="zext_ln95_5"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="9">
<![CDATA[
for.body12.split:31 %zext_ln95_6 = zext i9 %add_ln95

]]></Node>
<StgValue><ssdm name="zext_ln95_6"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body12.split:32 %add_ln95_1 = add i12 %zext_ln95_6, i12 %sext_ln95

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body12.split:33 %sub_ln95_1 = sub i12 %add_ln95_1, i12 %zext_ln95_5

]]></Node>
<StgValue><ssdm name="sub_ln95_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split:34 %tmp_2 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln95_1, i32 3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="9">
<![CDATA[
for.body12.split:35 %temp = sext i9 %tmp_2

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body12.split:36 %icmp_ln96 = icmp_slt  i16 %temp, i16 %sub38_read

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body12.split:37 %icmp_ln96_1 = icmp_sgt  i16 %temp, i16 %tc_cast

]]></Node>
<StgValue><ssdm name="icmp_ln96_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body12.split:38 %select_ln96 = select i1 %icmp_ln96_1, i16 %tc_cast, i16 %temp

]]></Node>
<StgValue><ssdm name="select_ln96"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body12.split:39 %delta = select i1 %icmp_ln96, i16 %sub38_read, i16 %select_ln96

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body12.split:2 %specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln88"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body12.split:3 %speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln70"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body12.split:4 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="8">
<![CDATA[
for.body12.split:21 %zext_ln95 = zext i8 %pix_base_load_2

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="8">
<![CDATA[
for.body12.split:22 %zext_ln95_1 = zext i8 %pix_base_load_1

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="16">
<![CDATA[
if.then51_ifconv:0 %sext_ln98 = sext i16 %delta

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.then51_ifconv:1 %add_ln98 = add i17 %sext_ln98, i17 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.then51_ifconv:2 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln98, i32 16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then51_ifconv:3 %tmp_5 = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %add_ln98, i32 8, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then51_ifconv:4 %icmp_ln98 = icmp_sgt  i9 %tmp_5, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="16">
<![CDATA[
if.then51_ifconv:5 %trunc_ln98 = trunc i16 %delta

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then51_ifconv:6 %add_ln98_1 = add i8 %pix_base_load_1, i8 %trunc_ln98

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then51_ifconv:7 %not_23 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="not_23"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then51_ifconv:8 %select_ln98_cast = select i1 %not_23, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln98_cast"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then51_ifconv:9 %empty_13 = or i1 %tmp_4, i1 %icmp_ln98

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then51_ifconv:10 %cond70 = select i1 %empty_13, i8 %select_ln98_cast, i8 %add_ln98_1

]]></Node>
<StgValue><ssdm name="cond70"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="16">
<![CDATA[
if.then76_ifconv:0 %sext_ln101 = sext i16 %delta

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.then76_ifconv:1 %sub_ln101 = sub i17 %zext_ln95, i17 %sext_ln101

]]></Node>
<StgValue><ssdm name="sub_ln101"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.then76_ifconv:2 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln101, i32 16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then76_ifconv:3 %tmp_7 = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %sub_ln101, i32 8, i32 16

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then76_ifconv:4 %icmp_ln101 = icmp_sgt  i9 %tmp_7, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="16">
<![CDATA[
if.then76_ifconv:5 %trunc_ln101 = trunc i16 %delta

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then76_ifconv:6 %sub_ln101_1 = sub i8 %pix_base_load_2, i8 %trunc_ln101

]]></Node>
<StgValue><ssdm name="sub_ln101_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then76_ifconv:7 %not_s = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then76_ifconv:8 %select_ln101_cast = select i1 %not_s, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln101_cast"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then76_ifconv:9 %empty_14 = or i1 %tmp_6, i1 %icmp_ln101

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then76_ifconv:10 %cond95 = select i1 %empty_14, i8 %select_ln101_cast, i8 %sub_ln101_1

]]></Node>
<StgValue><ssdm name="cond95"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="21" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then51_ifconv:11 %store_ln98 = store i8 %cond70, i21 %pix_base_addr_1

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="no_p" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
if.then51_ifconv:12 %br_ln99 = br void %if.end75

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
for.inc:0 %idx_load_1 = load i34 %idx

]]></Node>
<StgValue><ssdm name="idx_load_1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc:1 %add_ln103 = add i34 %sext_ln76_cast, i34 %idx_load_1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc:3 %store_ln103 = store i34 %add_ln103, i34 %idx

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
for.inc:4 %br_ln87 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="21" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then76_ifconv:11 %store_ln101 = store i8 %cond95, i21 %pix_base_addr_2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="no_q" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
if.then76_ifconv:12 %br_ln102 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
