
test-0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c3c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000228  08007ddc  08007ddc  00008ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008004  08008004  0000a068  2**0
                  CONTENTS
  4 .ARM          00000008  08008004  08008004  00009004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800800c  0800800c  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800800c  0800800c  0000900c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008010  08008010  00009010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08008014  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a0  20000068  0800807c  0000a068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  0800807c  0000a508  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012235  00000000  00000000  0000a098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ab1  00000000  00000000  0001c2cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  0001ed80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e2e  00000000  00000000  0001ffc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b19  00000000  00000000  00020df6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016319  00000000  00000000  0003a90f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096669  00000000  00000000  00050c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7291  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005660  00000000  00000000  000e72d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000ec934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007dc4 	.word	0x08007dc4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08007dc4 	.word	0x08007dc4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_d2uiz>:
 8000a6c:	004a      	lsls	r2, r1, #1
 8000a6e:	d211      	bcs.n	8000a94 <__aeabi_d2uiz+0x28>
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a74:	d211      	bcs.n	8000a9a <__aeabi_d2uiz+0x2e>
 8000a76:	d50d      	bpl.n	8000a94 <__aeabi_d2uiz+0x28>
 8000a78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d40e      	bmi.n	8000aa0 <__aeabi_d2uiz+0x34>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a9e:	d102      	bne.n	8000aa6 <__aeabi_d2uiz+0x3a>
 8000aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8000aa4:	4770      	bx	lr
 8000aa6:	f04f 0000 	mov.w	r0, #0
 8000aaa:	4770      	bx	lr

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b96a 	b.w	8000d98 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	460c      	mov	r4, r1
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d14e      	bne.n	8000b86 <__udivmoddi4+0xaa>
 8000ae8:	4694      	mov	ip, r2
 8000aea:	458c      	cmp	ip, r1
 8000aec:	4686      	mov	lr, r0
 8000aee:	fab2 f282 	clz	r2, r2
 8000af2:	d962      	bls.n	8000bba <__udivmoddi4+0xde>
 8000af4:	b14a      	cbz	r2, 8000b0a <__udivmoddi4+0x2e>
 8000af6:	f1c2 0320 	rsb	r3, r2, #32
 8000afa:	4091      	lsls	r1, r2
 8000afc:	fa20 f303 	lsr.w	r3, r0, r3
 8000b00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b04:	4319      	orrs	r1, r3
 8000b06:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b0e:	fa1f f68c 	uxth.w	r6, ip
 8000b12:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b16:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b1a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b22:	fb04 f106 	mul.w	r1, r4, r6
 8000b26:	4299      	cmp	r1, r3
 8000b28:	d90a      	bls.n	8000b40 <__udivmoddi4+0x64>
 8000b2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b32:	f080 8112 	bcs.w	8000d5a <__udivmoddi4+0x27e>
 8000b36:	4299      	cmp	r1, r3
 8000b38:	f240 810f 	bls.w	8000d5a <__udivmoddi4+0x27e>
 8000b3c:	3c02      	subs	r4, #2
 8000b3e:	4463      	add	r3, ip
 8000b40:	1a59      	subs	r1, r3, r1
 8000b42:	fa1f f38e 	uxth.w	r3, lr
 8000b46:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b4a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b52:	fb00 f606 	mul.w	r6, r0, r6
 8000b56:	429e      	cmp	r6, r3
 8000b58:	d90a      	bls.n	8000b70 <__udivmoddi4+0x94>
 8000b5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b5e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b62:	f080 80fc 	bcs.w	8000d5e <__udivmoddi4+0x282>
 8000b66:	429e      	cmp	r6, r3
 8000b68:	f240 80f9 	bls.w	8000d5e <__udivmoddi4+0x282>
 8000b6c:	4463      	add	r3, ip
 8000b6e:	3802      	subs	r0, #2
 8000b70:	1b9b      	subs	r3, r3, r6
 8000b72:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b76:	2100      	movs	r1, #0
 8000b78:	b11d      	cbz	r5, 8000b82 <__udivmoddi4+0xa6>
 8000b7a:	40d3      	lsrs	r3, r2
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b86:	428b      	cmp	r3, r1
 8000b88:	d905      	bls.n	8000b96 <__udivmoddi4+0xba>
 8000b8a:	b10d      	cbz	r5, 8000b90 <__udivmoddi4+0xb4>
 8000b8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b90:	2100      	movs	r1, #0
 8000b92:	4608      	mov	r0, r1
 8000b94:	e7f5      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000b96:	fab3 f183 	clz	r1, r3
 8000b9a:	2900      	cmp	r1, #0
 8000b9c:	d146      	bne.n	8000c2c <__udivmoddi4+0x150>
 8000b9e:	42a3      	cmp	r3, r4
 8000ba0:	d302      	bcc.n	8000ba8 <__udivmoddi4+0xcc>
 8000ba2:	4290      	cmp	r0, r2
 8000ba4:	f0c0 80f0 	bcc.w	8000d88 <__udivmoddi4+0x2ac>
 8000ba8:	1a86      	subs	r6, r0, r2
 8000baa:	eb64 0303 	sbc.w	r3, r4, r3
 8000bae:	2001      	movs	r0, #1
 8000bb0:	2d00      	cmp	r5, #0
 8000bb2:	d0e6      	beq.n	8000b82 <__udivmoddi4+0xa6>
 8000bb4:	e9c5 6300 	strd	r6, r3, [r5]
 8000bb8:	e7e3      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000bba:	2a00      	cmp	r2, #0
 8000bbc:	f040 8090 	bne.w	8000ce0 <__udivmoddi4+0x204>
 8000bc0:	eba1 040c 	sub.w	r4, r1, ip
 8000bc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bc8:	fa1f f78c 	uxth.w	r7, ip
 8000bcc:	2101      	movs	r1, #1
 8000bce:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bd6:	fb08 4416 	mls	r4, r8, r6, r4
 8000bda:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bde:	fb07 f006 	mul.w	r0, r7, r6
 8000be2:	4298      	cmp	r0, r3
 8000be4:	d908      	bls.n	8000bf8 <__udivmoddi4+0x11c>
 8000be6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bea:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x11a>
 8000bf0:	4298      	cmp	r0, r3
 8000bf2:	f200 80cd 	bhi.w	8000d90 <__udivmoddi4+0x2b4>
 8000bf6:	4626      	mov	r6, r4
 8000bf8:	1a1c      	subs	r4, r3, r0
 8000bfa:	fa1f f38e 	uxth.w	r3, lr
 8000bfe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c02:	fb08 4410 	mls	r4, r8, r0, r4
 8000c06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c0a:	fb00 f707 	mul.w	r7, r0, r7
 8000c0e:	429f      	cmp	r7, r3
 8000c10:	d908      	bls.n	8000c24 <__udivmoddi4+0x148>
 8000c12:	eb1c 0303 	adds.w	r3, ip, r3
 8000c16:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c1a:	d202      	bcs.n	8000c22 <__udivmoddi4+0x146>
 8000c1c:	429f      	cmp	r7, r3
 8000c1e:	f200 80b0 	bhi.w	8000d82 <__udivmoddi4+0x2a6>
 8000c22:	4620      	mov	r0, r4
 8000c24:	1bdb      	subs	r3, r3, r7
 8000c26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c2a:	e7a5      	b.n	8000b78 <__udivmoddi4+0x9c>
 8000c2c:	f1c1 0620 	rsb	r6, r1, #32
 8000c30:	408b      	lsls	r3, r1
 8000c32:	fa22 f706 	lsr.w	r7, r2, r6
 8000c36:	431f      	orrs	r7, r3
 8000c38:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c3c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c40:	ea43 030c 	orr.w	r3, r3, ip
 8000c44:	40f4      	lsrs	r4, r6
 8000c46:	fa00 f801 	lsl.w	r8, r0, r1
 8000c4a:	0c38      	lsrs	r0, r7, #16
 8000c4c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c50:	fbb4 fef0 	udiv	lr, r4, r0
 8000c54:	fa1f fc87 	uxth.w	ip, r7
 8000c58:	fb00 441e 	mls	r4, r0, lr, r4
 8000c5c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c60:	fb0e f90c 	mul.w	r9, lr, ip
 8000c64:	45a1      	cmp	r9, r4
 8000c66:	fa02 f201 	lsl.w	r2, r2, r1
 8000c6a:	d90a      	bls.n	8000c82 <__udivmoddi4+0x1a6>
 8000c6c:	193c      	adds	r4, r7, r4
 8000c6e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c72:	f080 8084 	bcs.w	8000d7e <__udivmoddi4+0x2a2>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f240 8081 	bls.w	8000d7e <__udivmoddi4+0x2a2>
 8000c7c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c80:	443c      	add	r4, r7
 8000c82:	eba4 0409 	sub.w	r4, r4, r9
 8000c86:	fa1f f983 	uxth.w	r9, r3
 8000c8a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c8e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c92:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c96:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c9a:	45a4      	cmp	ip, r4
 8000c9c:	d907      	bls.n	8000cae <__udivmoddi4+0x1d2>
 8000c9e:	193c      	adds	r4, r7, r4
 8000ca0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ca4:	d267      	bcs.n	8000d76 <__udivmoddi4+0x29a>
 8000ca6:	45a4      	cmp	ip, r4
 8000ca8:	d965      	bls.n	8000d76 <__udivmoddi4+0x29a>
 8000caa:	3b02      	subs	r3, #2
 8000cac:	443c      	add	r4, r7
 8000cae:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cb2:	fba0 9302 	umull	r9, r3, r0, r2
 8000cb6:	eba4 040c 	sub.w	r4, r4, ip
 8000cba:	429c      	cmp	r4, r3
 8000cbc:	46ce      	mov	lr, r9
 8000cbe:	469c      	mov	ip, r3
 8000cc0:	d351      	bcc.n	8000d66 <__udivmoddi4+0x28a>
 8000cc2:	d04e      	beq.n	8000d62 <__udivmoddi4+0x286>
 8000cc4:	b155      	cbz	r5, 8000cdc <__udivmoddi4+0x200>
 8000cc6:	ebb8 030e 	subs.w	r3, r8, lr
 8000cca:	eb64 040c 	sbc.w	r4, r4, ip
 8000cce:	fa04 f606 	lsl.w	r6, r4, r6
 8000cd2:	40cb      	lsrs	r3, r1
 8000cd4:	431e      	orrs	r6, r3
 8000cd6:	40cc      	lsrs	r4, r1
 8000cd8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	e750      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000ce0:	f1c2 0320 	rsb	r3, r2, #32
 8000ce4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ce8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cec:	fa24 f303 	lsr.w	r3, r4, r3
 8000cf0:	4094      	lsls	r4, r2
 8000cf2:	430c      	orrs	r4, r1
 8000cf4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cfc:	fa1f f78c 	uxth.w	r7, ip
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3110 	mls	r1, r8, r0, r3
 8000d08:	0c23      	lsrs	r3, r4, #16
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb00 f107 	mul.w	r1, r0, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x24c>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d1e:	d22c      	bcs.n	8000d7a <__udivmoddi4+0x29e>
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d92a      	bls.n	8000d7a <__udivmoddi4+0x29e>
 8000d24:	3802      	subs	r0, #2
 8000d26:	4463      	add	r3, ip
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d30:	fb08 3311 	mls	r3, r8, r1, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb01 f307 	mul.w	r3, r1, r7
 8000d3c:	42a3      	cmp	r3, r4
 8000d3e:	d908      	bls.n	8000d52 <__udivmoddi4+0x276>
 8000d40:	eb1c 0404 	adds.w	r4, ip, r4
 8000d44:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d48:	d213      	bcs.n	8000d72 <__udivmoddi4+0x296>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d911      	bls.n	8000d72 <__udivmoddi4+0x296>
 8000d4e:	3902      	subs	r1, #2
 8000d50:	4464      	add	r4, ip
 8000d52:	1ae4      	subs	r4, r4, r3
 8000d54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d58:	e739      	b.n	8000bce <__udivmoddi4+0xf2>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	e6f0      	b.n	8000b40 <__udivmoddi4+0x64>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e706      	b.n	8000b70 <__udivmoddi4+0x94>
 8000d62:	45c8      	cmp	r8, r9
 8000d64:	d2ae      	bcs.n	8000cc4 <__udivmoddi4+0x1e8>
 8000d66:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d6a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d6e:	3801      	subs	r0, #1
 8000d70:	e7a8      	b.n	8000cc4 <__udivmoddi4+0x1e8>
 8000d72:	4631      	mov	r1, r6
 8000d74:	e7ed      	b.n	8000d52 <__udivmoddi4+0x276>
 8000d76:	4603      	mov	r3, r0
 8000d78:	e799      	b.n	8000cae <__udivmoddi4+0x1d2>
 8000d7a:	4630      	mov	r0, r6
 8000d7c:	e7d4      	b.n	8000d28 <__udivmoddi4+0x24c>
 8000d7e:	46d6      	mov	lr, sl
 8000d80:	e77f      	b.n	8000c82 <__udivmoddi4+0x1a6>
 8000d82:	4463      	add	r3, ip
 8000d84:	3802      	subs	r0, #2
 8000d86:	e74d      	b.n	8000c24 <__udivmoddi4+0x148>
 8000d88:	4606      	mov	r6, r0
 8000d8a:	4623      	mov	r3, r4
 8000d8c:	4608      	mov	r0, r1
 8000d8e:	e70f      	b.n	8000bb0 <__udivmoddi4+0xd4>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	4463      	add	r3, ip
 8000d94:	e730      	b.n	8000bf8 <__udivmoddi4+0x11c>
 8000d96:	bf00      	nop

08000d98 <__aeabi_idiv0>:
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <adxl_write>:
#define CS_SET() 	HAL_GPIO_WritePin(ADXL345_CS_GPIO_Port, ADXL345_CS_Pin, GPIO_PIN_SET)
#define CS_RESET() 	HAL_GPIO_WritePin(ADXL345_CS_GPIO_Port, ADXL345_CS_Pin, GPIO_PIN_RESET)


void adxl_write (uint8_t address, uint8_t value)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	460a      	mov	r2, r1
 8000da6:	71fb      	strb	r3, [r7, #7]
 8000da8:	4613      	mov	r3, r2
 8000daa:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = address | ADXL_SPI_MULTI_BYTE;  // multibyte write enabled
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 8000db6:	79bb      	ldrb	r3, [r7, #6]
 8000db8:	737b      	strb	r3, [r7, #13]
	CS_RESET();     // pull the cs pin low to enable the slave
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dc0:	4809      	ldr	r0, [pc, #36]	@ (8000de8 <adxl_write+0x4c>)
 8000dc2:	f002 fffd 	bl	8003dc0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ADXL345_PORT, data, 2, 100);  // transmit the address and data
 8000dc6:	f107 010c 	add.w	r1, r7, #12
 8000dca:	2364      	movs	r3, #100	@ 0x64
 8000dcc:	2202      	movs	r2, #2
 8000dce:	4807      	ldr	r0, [pc, #28]	@ (8000dec <adxl_write+0x50>)
 8000dd0:	f004 fff1 	bl	8005db6 <HAL_SPI_Transmit>
	CS_SET(); // pull the cs pin high to disable the slave
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dda:	4803      	ldr	r0, [pc, #12]	@ (8000de8 <adxl_write+0x4c>)
 8000ddc:	f002 fff0 	bl	8003dc0 <HAL_GPIO_WritePin>
}
 8000de0:	bf00      	nop
 8000de2:	3710      	adds	r7, #16
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40020000 	.word	0x40020000
 8000dec:	200001c4 	.word	0x200001c4

08000df0 <adxl_read>:


void adxl_read(uint8_t address, uint8_t* data_rec) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	6039      	str	r1, [r7, #0]
 8000dfa:	71fb      	strb	r3, [r7, #7]
    address |= ADXL_SPI_READ;  // read operation
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	71fb      	strb	r3, [r7, #7]
    address |= ADXL_SPI_MULTI_BYTE;  // multibyte read
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	71fb      	strb	r3, [r7, #7]
    CS_RESET();  // pull the cs pin low to enable the slave
 8000e10:	2200      	movs	r2, #0
 8000e12:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e16:	480c      	ldr	r0, [pc, #48]	@ (8000e48 <adxl_read+0x58>)
 8000e18:	f002 ffd2 	bl	8003dc0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ADXL345_PORT, &address, 1, 100);  // send the address from where you want to read data
 8000e1c:	1df9      	adds	r1, r7, #7
 8000e1e:	2364      	movs	r3, #100	@ 0x64
 8000e20:	2201      	movs	r2, #1
 8000e22:	480a      	ldr	r0, [pc, #40]	@ (8000e4c <adxl_read+0x5c>)
 8000e24:	f004 ffc7 	bl	8005db6 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&ADXL345_PORT, data_rec, 6, 100);  // read 6 bytes of data
 8000e28:	2364      	movs	r3, #100	@ 0x64
 8000e2a:	2206      	movs	r2, #6
 8000e2c:	6839      	ldr	r1, [r7, #0]
 8000e2e:	4807      	ldr	r0, [pc, #28]	@ (8000e4c <adxl_read+0x5c>)
 8000e30:	f005 f904 	bl	800603c <HAL_SPI_Receive>
    CS_SET();  // pull the cs pin high to disable the slave
 8000e34:	2201      	movs	r2, #1
 8000e36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e3a:	4803      	ldr	r0, [pc, #12]	@ (8000e48 <adxl_read+0x58>)
 8000e3c:	f002 ffc0 	bl	8003dc0 <HAL_GPIO_WritePin>
}
 8000e40:	bf00      	nop
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40020000 	.word	0x40020000
 8000e4c:	200001c4 	.word	0x200001c4

08000e50 <Adxl345_init>:

bool Adxl345_init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
	adxl_write (ADXL_REG_DATA_FORMAT, ADXL_RANGE_4G);  // data_format range= +- 4g
 8000e54:	2101      	movs	r1, #1
 8000e56:	2031      	movs	r0, #49	@ 0x31
 8000e58:	f7ff ffa0 	bl	8000d9c <adxl_write>
	adxl_write (ADXL_REG_POWER_CTL, ADXL_RES_10BIT);  // reset all bits
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	202d      	movs	r0, #45	@ 0x2d
 8000e60:	f7ff ff9c 	bl	8000d9c <adxl_write>
	adxl_write (ADXL_REG_POWER_CTL, ADXL_FULL_RES);  // power_cntl measure and wake up 8hz
 8000e64:	2108      	movs	r1, #8
 8000e66:	202d      	movs	r0, #45	@ 0x2d
 8000e68:	f7ff ff98 	bl	8000d9c <adxl_write>
	return true;
 8000e6c:	2301      	movs	r3, #1
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	0000      	movs	r0, r0
 8000e74:	0000      	movs	r0, r0
	...

08000e78 <getAcceleration>:

void getAcceleration(char axis) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b088      	sub	sp, #32
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
    uint8_t accel_data[6];  // Buffer to store raw acceleration data from the ADXL345
    int16_t raw_accel_x, raw_accel_y, raw_accel_z;  // Raw acceleration values for the X, Y, and Z axes
    int16_t raw_accel;  // Declare raw_accel to store the selected axis value

    // Read acceleration data from ADXL345
    adxl_read(ADXL_REG_DATAX0, accel_data);
 8000e82:	f107 030c 	add.w	r3, r7, #12
 8000e86:	4619      	mov	r1, r3
 8000e88:	2032      	movs	r0, #50	@ 0x32
 8000e8a:	f7ff ffb1 	bl	8000df0 <adxl_read>

    raw_accel_x = ((accel_data[1] << 8) | accel_data[0]);
 8000e8e:	7b7b      	ldrb	r3, [r7, #13]
 8000e90:	021b      	lsls	r3, r3, #8
 8000e92:	b21a      	sxth	r2, r3
 8000e94:	7b3b      	ldrb	r3, [r7, #12]
 8000e96:	b21b      	sxth	r3, r3
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	83bb      	strh	r3, [r7, #28]
    raw_accel_y = ((accel_data[3] << 8) | accel_data[2]);
 8000e9c:	7bfb      	ldrb	r3, [r7, #15]
 8000e9e:	021b      	lsls	r3, r3, #8
 8000ea0:	b21a      	sxth	r2, r3
 8000ea2:	7bbb      	ldrb	r3, [r7, #14]
 8000ea4:	b21b      	sxth	r3, r3
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	837b      	strh	r3, [r7, #26]
    raw_accel_z = ((accel_data[5] << 8) | accel_data[4]);
 8000eaa:	7c7b      	ldrb	r3, [r7, #17]
 8000eac:	021b      	lsls	r3, r3, #8
 8000eae:	b21a      	sxth	r2, r3
 8000eb0:	7c3b      	ldrb	r3, [r7, #16]
 8000eb2:	b21b      	sxth	r3, r3
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	833b      	strh	r3, [r7, #24]

    // Select the correct axis based on the input character 'X', 'Y', or 'Z'
    switch (axis) {
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	2b5a      	cmp	r3, #90	@ 0x5a
 8000ebc:	d00c      	beq.n	8000ed8 <getAcceleration+0x60>
 8000ebe:	2b5a      	cmp	r3, #90	@ 0x5a
 8000ec0:	dc0d      	bgt.n	8000ede <getAcceleration+0x66>
 8000ec2:	2b58      	cmp	r3, #88	@ 0x58
 8000ec4:	d002      	beq.n	8000ecc <getAcceleration+0x54>
 8000ec6:	2b59      	cmp	r3, #89	@ 0x59
 8000ec8:	d003      	beq.n	8000ed2 <getAcceleration+0x5a>
            break;
        case 'Z':
            raw_accel = raw_accel_z;
            break;
        default:
            break;
 8000eca:	e008      	b.n	8000ede <getAcceleration+0x66>
            raw_accel = raw_accel_x;
 8000ecc:	8bbb      	ldrh	r3, [r7, #28]
 8000ece:	83fb      	strh	r3, [r7, #30]
            break;
 8000ed0:	e006      	b.n	8000ee0 <getAcceleration+0x68>
            raw_accel = raw_accel_y;
 8000ed2:	8b7b      	ldrh	r3, [r7, #26]
 8000ed4:	83fb      	strh	r3, [r7, #30]
            break;
 8000ed6:	e003      	b.n	8000ee0 <getAcceleration+0x68>
            raw_accel = raw_accel_z;
 8000ed8:	8b3b      	ldrh	r3, [r7, #24]
 8000eda:	83fb      	strh	r3, [r7, #30]
            break;
 8000edc:	e000      	b.n	8000ee0 <getAcceleration+0x68>
            break;
 8000ede:	bf00      	nop
    }

    // Convert the raw value to g and apply offset encoding to store as uint32_t
    int32_t accel_g = (int32_t)((raw_accel * ADXL345_SCALE_FACTOR_4G) * ACCEL_SCALING_FACTOR);
 8000ee0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff fb1d 	bl	8000524 <__aeabi_i2d>
 8000eea:	a324      	add	r3, pc, #144	@ (adr r3, 8000f7c <getAcceleration+0x104>)
 8000eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef0:	f7ff fb82 	bl	80005f8 <__aeabi_dmul>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	4610      	mov	r0, r2
 8000efa:	4619      	mov	r1, r3
 8000efc:	a321      	add	r3, pc, #132	@ (adr r3, 8000f84 <getAcceleration+0x10c>)
 8000efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f02:	f7ff fb79 	bl	80005f8 <__aeabi_dmul>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4610      	mov	r0, r2
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f7ff fd85 	bl	8000a1c <__aeabi_d2iz>
 8000f12:	4603      	mov	r3, r0
 8000f14:	617b      	str	r3, [r7, #20]

    TxStatus = getEventStatusWord(&tmc4671_controller, &Pcap_status);
 8000f16:	4912      	ldr	r1, [pc, #72]	@ (8000f60 <getAcceleration+0xe8>)
 8000f18:	4812      	ldr	r0, [pc, #72]	@ (8000f64 <getAcceleration+0xec>)
 8000f1a:	f002 f9a7 	bl	800326c <getEventStatusWord>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	461a      	mov	r2, r3
 8000f22:	4b11      	ldr	r3, [pc, #68]	@ (8000f68 <getAcceleration+0xf0>)
 8000f24:	801a      	strh	r2, [r3, #0]
    Etc_Buffer_In.LANLong[0] = ((uint32_t) TxStatus << 16) | (uint32_t) etc_new_command;
 8000f26:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <getAcceleration+0xf0>)
 8000f28:	881b      	ldrh	r3, [r3, #0]
 8000f2a:	041b      	lsls	r3, r3, #16
 8000f2c:	4a0f      	ldr	r2, [pc, #60]	@ (8000f6c <getAcceleration+0xf4>)
 8000f2e:	8812      	ldrh	r2, [r2, #0]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	4a0f      	ldr	r2, [pc, #60]	@ (8000f70 <getAcceleration+0xf8>)
 8000f34:	6013      	str	r3, [r2, #0]
    Etc_Buffer_In.LANFloat[1] = (float)accel_g;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	ee07 3a90 	vmov	s15, r3
 8000f3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f40:	4b0b      	ldr	r3, [pc, #44]	@ (8000f70 <getAcceleration+0xf8>)
 8000f42:	edc3 7a01 	vstr	s15, [r3, #4]
    accelerometer_flag = false;
 8000f46:	4b0b      	ldr	r3, [pc, #44]	@ (8000f74 <getAcceleration+0xfc>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	701a      	strb	r2, [r3, #0]
    adxl_sent_count++;
 8000f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f78 <getAcceleration+0x100>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	3301      	adds	r3, #1
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	4b08      	ldr	r3, [pc, #32]	@ (8000f78 <getAcceleration+0x100>)
 8000f56:	701a      	strb	r2, [r3, #0]
}
 8000f58:	bf00      	nop
 8000f5a:	3720      	adds	r7, #32
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	2000034a 	.word	0x2000034a
 8000f64:	200002c0 	.word	0x200002c0
 8000f68:	20000348 	.word	0x20000348
 8000f6c:	20000328 	.word	0x20000328
 8000f70:	200000a4 	.word	0x200000a4
 8000f74:	2000031f 	.word	0x2000031f
 8000f78:	2000034f 	.word	0x2000034f
 8000f7c:	8e8a71de 	.word	0x8e8a71de
 8000f80:	3f7ff2e4 	.word	0x3f7ff2e4
 8000f84:	00000000 	.word	0x00000000
 8000f88:	40c38800 	.word	0x40c38800

08000f8c <EEPROM_Read>:
    HAL_I2C_Mem_Write(&EEPROM_PORT, EEPROM_ADDRESS_WRITE, addr, I2C_MEMADD_SIZE_16BIT, data, size, HAL_MAX_DELAY);
    HAL_Delay(5);
}

// This function helps to read from EEPROM
void EEPROM_Read(uint16_t addr, uint8_t *data, uint16_t size) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af04      	add	r7, sp, #16
 8000f92:	4603      	mov	r3, r0
 8000f94:	6039      	str	r1, [r7, #0]
 8000f96:	80fb      	strh	r3, [r7, #6]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&EEPROM_PORT, EEPROM_ADDRESS_READ, addr, I2C_MEMADD_SIZE_16BIT, data, size, HAL_MAX_DELAY);
 8000f9c:	88fa      	ldrh	r2, [r7, #6]
 8000f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa2:	9302      	str	r3, [sp, #8]
 8000fa4:	88bb      	ldrh	r3, [r7, #4]
 8000fa6:	9301      	str	r3, [sp, #4]
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2310      	movs	r3, #16
 8000fae:	21a1      	movs	r1, #161	@ 0xa1
 8000fb0:	4804      	ldr	r0, [pc, #16]	@ (8000fc4 <EEPROM_Read+0x38>)
 8000fb2:	f003 fb93 	bl	80046dc <HAL_I2C_Mem_Read>
    HAL_Delay(5);
 8000fb6:	2005      	movs	r0, #5
 8000fb8:	f002 fc74 	bl	80038a4 <HAL_Delay>
}
 8000fbc:	bf00      	nop
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	20000118 	.word	0x20000118

08000fc8 <bytes2uInt>:
    for (uint8_t i = 0; i < 4; i++) {
      bytes_data[i] = DataMem.b_data[i];
    }
}

uint32_t bytes2uInt(uint8_t *bytes_data){
 8000fc8:	b480      	push	{r7}
 8000fca:	b087      	sub	sp, #28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
    union {
      uint32_t f_data;
      uint8_t b_data[4];
    }DataMem;

    for (uint8_t i = 0; i < 4; i++) {
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	75fb      	strb	r3, [r7, #23]
 8000fd4:	e00b      	b.n	8000fee <bytes2uInt+0x26>
    	DataMem.b_data[i] = bytes_data[i];
 8000fd6:	7dfb      	ldrb	r3, [r7, #23]
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	441a      	add	r2, r3
 8000fdc:	7dfb      	ldrb	r3, [r7, #23]
 8000fde:	7812      	ldrb	r2, [r2, #0]
 8000fe0:	3318      	adds	r3, #24
 8000fe2:	443b      	add	r3, r7
 8000fe4:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (uint8_t i = 0; i < 4; i++) {
 8000fe8:	7dfb      	ldrb	r3, [r7, #23]
 8000fea:	3301      	adds	r3, #1
 8000fec:	75fb      	strb	r3, [r7, #23]
 8000fee:	7dfb      	ldrb	r3, [r7, #23]
 8000ff0:	2b03      	cmp	r3, #3
 8000ff2:	d9f0      	bls.n	8000fd6 <bytes2uInt+0xe>
    }

   uint32_t variable =  DataMem.f_data;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	613b      	str	r3, [r7, #16]
   return variable;
 8000ff8:	693b      	ldr	r3, [r7, #16]
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	371c      	adds	r7, #28
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
	...

08001008 <Etc_Read_Reg>:
PROCBUFFER Etc_Buffer_Out = {.LANByte = 0};
PROCBUFFER Etc_Buffer_In = {.LANByte = 0};

//reads a directly addressable register
//address = register to read, length = number of bytes to read (1,2,3,4), long is returned but only the requested bytes are meaningful, starting from LsByte
uint32_t Etc_Read_Reg(uint16_t address, uint8_t length){
 8001008:	b580      	push	{r7, lr}
 800100a:	b08a      	sub	sp, #40	@ 0x28
 800100c:	af02      	add	r7, sp, #8
 800100e:	4603      	mov	r3, r0
 8001010:	460a      	mov	r2, r1
 8001012:	80fb      	strh	r3, [r7, #6]
 8001014:	4613      	mov	r3, r2
 8001016:	717b      	strb	r3, [r7, #5]
	ULONG Result;
	UWORD Addr;
	uint8_t i;
	uint8_t xfrbuf[7];				//buffer for spi xfr

	Addr.LANWord = address;
 8001018:	88fb      	ldrh	r3, [r7, #6]
 800101a:	82bb      	strh	r3, [r7, #20]
	xfrbuf[0] = COMM_SPI_READ;		//SPI read command
 800101c:	2303      	movs	r3, #3
 800101e:	733b      	strb	r3, [r7, #12]
	xfrbuf[1] = Addr.LANByte[1];	//address of the register
 8001020:	7d7b      	ldrb	r3, [r7, #21]
 8001022:	737b      	strb	r3, [r7, #13]
	xfrbuf[2] = Addr.LANByte[0];	//to read MSByte first
 8001024:	7d3b      	ldrb	r3, [r7, #20]
 8001026:	73bb      	strb	r3, [r7, #14]
	for(i=0; i< length; i++){		//fill dummy bytes
 8001028:	2300      	movs	r3, #0
 800102a:	77fb      	strb	r3, [r7, #31]
 800102c:	e009      	b.n	8001042 <Etc_Read_Reg+0x3a>
		xfrbuf[i+3] = DUMMY_BYTE;
 800102e:	7ffb      	ldrb	r3, [r7, #31]
 8001030:	3303      	adds	r3, #3
 8001032:	3320      	adds	r3, #32
 8001034:	443b      	add	r3, r7
 8001036:	22ff      	movs	r2, #255	@ 0xff
 8001038:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(i=0; i< length; i++){		//fill dummy bytes
 800103c:	7ffb      	ldrb	r3, [r7, #31]
 800103e:	3301      	adds	r3, #1
 8001040:	77fb      	strb	r3, [r7, #31]
 8001042:	7ffa      	ldrb	r2, [r7, #31]
 8001044:	797b      	ldrb	r3, [r7, #5]
 8001046:	429a      	cmp	r2, r3
 8001048:	d3f1      	bcc.n	800102e <Etc_Read_Reg+0x26>
	}

	CS_SET();						//send L+3 bytes and get back into same buffer
 800104a:	2200      	movs	r2, #0
 800104c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001050:	4819      	ldr	r0, [pc, #100]	@ (80010b8 <Etc_Read_Reg+0xb0>)
 8001052:	f002 feb5 	bl	8003dc0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&LAN9252_PORT, xfrbuf, xfrbuf, length+3, HAL_MAX_DELAY);
 8001056:	797b      	ldrb	r3, [r7, #5]
 8001058:	b29b      	uxth	r3, r3
 800105a:	3303      	adds	r3, #3
 800105c:	b29b      	uxth	r3, r3
 800105e:	f107 020c 	add.w	r2, r7, #12
 8001062:	f107 010c 	add.w	r1, r7, #12
 8001066:	f04f 30ff 	mov.w	r0, #4294967295
 800106a:	9000      	str	r0, [sp, #0]
 800106c:	4813      	ldr	r0, [pc, #76]	@ (80010bc <Etc_Read_Reg+0xb4>)
 800106e:	f005 f8fd 	bl	800626c <HAL_SPI_TransmitReceive>
	CS_RESET();
 8001072:	2201      	movs	r2, #1
 8001074:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001078:	480f      	ldr	r0, [pc, #60]	@ (80010b8 <Etc_Read_Reg+0xb0>)
 800107a:	f002 fea1 	bl	8003dc0 <HAL_GPIO_WritePin>

	Result.LANLong = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	61bb      	str	r3, [r7, #24]
	for(i=0; i<length; i++){		//read the requested number of bytes LSByte first
 8001082:	2300      	movs	r3, #0
 8001084:	77fb      	strb	r3, [r7, #31]
 8001086:	e00d      	b.n	80010a4 <Etc_Read_Reg+0x9c>
		Result.LANByte[i] = xfrbuf[i+3];
 8001088:	7ffb      	ldrb	r3, [r7, #31]
 800108a:	1cda      	adds	r2, r3, #3
 800108c:	7ffb      	ldrb	r3, [r7, #31]
 800108e:	3220      	adds	r2, #32
 8001090:	443a      	add	r2, r7
 8001092:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8001096:	3320      	adds	r3, #32
 8001098:	443b      	add	r3, r7
 800109a:	f803 2c08 	strb.w	r2, [r3, #-8]
	for(i=0; i<length; i++){		//read the requested number of bytes LSByte first
 800109e:	7ffb      	ldrb	r3, [r7, #31]
 80010a0:	3301      	adds	r3, #1
 80010a2:	77fb      	strb	r3, [r7, #31]
 80010a4:	7ffa      	ldrb	r2, [r7, #31]
 80010a6:	797b      	ldrb	r3, [r7, #5]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d3ed      	bcc.n	8001088 <Etc_Read_Reg+0x80>
	}
	return Result.LANLong;
 80010ac:	69bb      	ldr	r3, [r7, #24]
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3720      	adds	r7, #32
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40020000 	.word	0x40020000
 80010bc:	2000021c 	.word	0x2000021c

080010c0 <Etc_Write_Reg>:

// write a directly addressable register, 4 bytes always
// Address = register to write, DataOut = data to write
void Etc_Write_Reg(uint16_t address, uint32_t DataOut)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b08a      	sub	sp, #40	@ 0x28
 80010c4:	af02      	add	r7, sp, #8
 80010c6:	4603      	mov	r3, r0
 80010c8:	6039      	str	r1, [r7, #0]
 80010ca:	80fb      	strh	r3, [r7, #6]
	ULONG Data;
	UWORD Addr;
	uint8_t i;
	uint8_t xfrbuf[7]; 				// buffer for spi xfr

	Addr.LANWord = address;
 80010cc:	88fb      	ldrh	r3, [r7, #6]
 80010ce:	82bb      	strh	r3, [r7, #20]
	Data.LANLong = DataOut;
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	61bb      	str	r3, [r7, #24]
	xfrbuf[0] = COMM_SPI_WRITE;     // SPI write command
 80010d4:	2302      	movs	r3, #2
 80010d6:	733b      	strb	r3, [r7, #12]
	xfrbuf[1] = Addr.LANByte[1];    // address of the register
 80010d8:	7d7b      	ldrb	r3, [r7, #21]
 80010da:	737b      	strb	r3, [r7, #13]
	xfrbuf[2] = Addr.LANByte[0];    // to read, MsByte first
 80010dc:	7d3b      	ldrb	r3, [r7, #20]
 80010de:	73bb      	strb	r3, [r7, #14]
	for (i=0; i<4; i++)
 80010e0:	2300      	movs	r3, #0
 80010e2:	77fb      	strb	r3, [r7, #31]
 80010e4:	e00d      	b.n	8001102 <Etc_Write_Reg+0x42>
	{
		xfrbuf[i+3] = Data.LANByte[i];	// fill bytes to send, lsb first
 80010e6:	7ffa      	ldrb	r2, [r7, #31]
 80010e8:	7ffb      	ldrb	r3, [r7, #31]
 80010ea:	3303      	adds	r3, #3
 80010ec:	3220      	adds	r2, #32
 80010ee:	443a      	add	r2, r7
 80010f0:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 80010f4:	3320      	adds	r3, #32
 80010f6:	443b      	add	r3, r7
 80010f8:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i=0; i<4; i++)
 80010fc:	7ffb      	ldrb	r3, [r7, #31]
 80010fe:	3301      	adds	r3, #1
 8001100:	77fb      	strb	r3, [r7, #31]
 8001102:	7ffb      	ldrb	r3, [r7, #31]
 8001104:	2b03      	cmp	r3, #3
 8001106:	d9ee      	bls.n	80010e6 <Etc_Write_Reg+0x26>
	}

	CS_SET();						//send 7 bytes and get back into same bfr
 8001108:	2200      	movs	r2, #0
 800110a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800110e:	480c      	ldr	r0, [pc, #48]	@ (8001140 <Etc_Write_Reg+0x80>)
 8001110:	f002 fe56 	bl	8003dc0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&LAN9252_PORT, xfrbuf, xfrbuf, 7, HAL_MAX_DELAY);
 8001114:	f107 020c 	add.w	r2, r7, #12
 8001118:	f107 010c 	add.w	r1, r7, #12
 800111c:	f04f 33ff 	mov.w	r3, #4294967295
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	2307      	movs	r3, #7
 8001124:	4807      	ldr	r0, [pc, #28]	@ (8001144 <Etc_Write_Reg+0x84>)
 8001126:	f005 f8a1 	bl	800626c <HAL_SPI_TransmitReceive>
	CS_RESET();
 800112a:	2201      	movs	r2, #1
 800112c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001130:	4803      	ldr	r0, [pc, #12]	@ (8001140 <Etc_Write_Reg+0x80>)
 8001132:	f002 fe45 	bl	8003dc0 <HAL_GPIO_WritePin>
}
 8001136:	bf00      	nop
 8001138:	3720      	adds	r7, #32
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40020000 	.word	0x40020000
 8001144:	2000021c 	.word	0x2000021c

08001148 <Etc_Read_Reg_Wait>:

// read an indirectly addressable register
uint32_t Etc_Read_Reg_Wait(uint16_t address, uint8_t length)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	4603      	mov	r3, r0
 8001150:	460a      	mov	r2, r1
 8001152:	80fb      	strh	r3, [r7, #6]
 8001154:	4613      	mov	r3, r2
 8001156:	717b      	strb	r3, [r7, #5]
	ULONG TempLong;
	UWORD Addr;

	Addr.LANWord = address;
 8001158:	88fb      	ldrh	r3, [r7, #6]
 800115a:	813b      	strh	r3, [r7, #8]
	TempLong.LANByte[0] = Addr.LANByte[0];    				//address of the register
 800115c:	7a3b      	ldrb	r3, [r7, #8]
 800115e:	733b      	strb	r3, [r7, #12]
	TempLong.LANByte[1] = Addr.LANByte[1];    				//to read, LsByte first
 8001160:	7a7b      	ldrb	r3, [r7, #9]
 8001162:	737b      	strb	r3, [r7, #13]
	TempLong.LANByte[2] = length;                 			//number of bytes to read
 8001164:	797b      	ldrb	r3, [r7, #5]
 8001166:	73bb      	strb	r3, [r7, #14]
	TempLong.LANByte[3] = ESC_READ;               			// ESC read
 8001168:	23c0      	movs	r3, #192	@ 0xc0
 800116a:	73fb      	strb	r3, [r7, #15]

	Etc_Write_Reg(ECAT_CSR_CMD, TempLong.LANLong);			// write the command
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	4619      	mov	r1, r3
 8001170:	f44f 7041 	mov.w	r0, #772	@ 0x304
 8001174:	f7ff ffa4 	bl	80010c0 <Etc_Write_Reg>
	TempLong.LANByte[3] = ECAT_CSR_BUSY;
 8001178:	2380      	movs	r3, #128	@ 0x80
 800117a:	73fb      	strb	r3, [r7, #15]

	do{														// wait for command execution
		TempLong.LANLong = Etc_Read_Reg(ECAT_CSR_CMD, 4);
 800117c:	2104      	movs	r1, #4
 800117e:	f44f 7041 	mov.w	r0, #772	@ 0x304
 8001182:	f7ff ff41 	bl	8001008 <Etc_Read_Reg>
 8001186:	4603      	mov	r3, r0
 8001188:	60fb      	str	r3, [r7, #12]
	}while(TempLong.LANByte[3] & ECAT_CSR_BUSY);
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	b25b      	sxtb	r3, r3
 800118e:	2b00      	cmp	r3, #0
 8001190:	dbf4      	blt.n	800117c <Etc_Read_Reg_Wait+0x34>

	TempLong.LANLong = Etc_Read_Reg(ECAT_CSR_DATA, length);   // read the requested register
 8001192:	797b      	ldrb	r3, [r7, #5]
 8001194:	4619      	mov	r1, r3
 8001196:	f44f 7040 	mov.w	r0, #768	@ 0x300
 800119a:	f7ff ff35 	bl	8001008 <Etc_Read_Reg>
 800119e:	4603      	mov	r3, r0
 80011a0:	60fb      	str	r3, [r7, #12]

	return TempLong.LANLong;
 80011a2:	68fb      	ldr	r3, [r7, #12]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <Etc_Read_Fifo>:
	}while(TempLong.LANByte[3] & ECAT_CSR_BUSY);
}

// read from process ram fifo
void Etc_Read_Fifo()
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08e      	sub	sp, #56	@ 0x38
 80011b0:	af02      	add	r7, sp, #8
	ULONG TempLong;
	uint8_t xfrbuf[35]; 										// buffer for spi xfr
	uint8_t i;

	Etc_Write_Reg(ECAT_PRAM_RD_ADDR_LEN, 0x00201000);   		// we always read 32 bytes (0x0020), output process ram offset 0x1000
 80011b2:	4935      	ldr	r1, [pc, #212]	@ (8001288 <Etc_Read_Fifo+0xdc>)
 80011b4:	f44f 7042 	mov.w	r0, #776	@ 0x308
 80011b8:	f7ff ff82 	bl	80010c0 <Etc_Write_Reg>
	Etc_Write_Reg(ECAT_PRAM_RD_CMD, 0x80000000);        		// start command
 80011bc:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80011c0:	f44f 7043 	mov.w	r0, #780	@ 0x30c
 80011c4:	f7ff ff7c 	bl	80010c0 <Etc_Write_Reg>
	TempLong.LANLong = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	62bb      	str	r3, [r7, #40]	@ 0x28
	do{                                                   		// wait for data to be transferred                                                   // from the output process ram
		TempLong.LANLong = Etc_Read_Reg(ECAT_PRAM_RD_CMD, 4); 	// to the read fifo
 80011cc:	2104      	movs	r1, #4
 80011ce:	f44f 7043 	mov.w	r0, #780	@ 0x30c
 80011d2:	f7ff ff19 	bl	8001008 <Etc_Read_Reg>
 80011d6:	4603      	mov	r3, r0
 80011d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	}while (!(TempLong.LANByte[0] & PRAM_READ_AVAIL) || (TempLong.LANByte[1] != 8));
 80011da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d0f2      	beq.n	80011cc <Etc_Read_Fifo+0x20>
 80011e6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011ea:	2b08      	cmp	r3, #8
 80011ec:	d1ee      	bne.n	80011cc <Etc_Read_Fifo+0x20>

	xfrbuf[0] = COMM_SPI_READ;                                	// SPI read command
 80011ee:	2303      	movs	r3, #3
 80011f0:	713b      	strb	r3, [r7, #4]
	xfrbuf[1] = 0x00;                                         	// address of the read
 80011f2:	2300      	movs	r3, #0
 80011f4:	717b      	strb	r3, [r7, #5]
	xfrbuf[2] = 0x00;                                         	// fifo MsByte first
 80011f6:	2300      	movs	r3, #0
 80011f8:	71bb      	strb	r3, [r7, #6]
	for (i=0; i<32; i++)                                      	// 32 bytes dummy data
 80011fa:	2300      	movs	r3, #0
 80011fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001200:	e00c      	b.n	800121c <Etc_Read_Fifo+0x70>
	{
		xfrbuf[i+3] = DUMMY_BYTE;
 8001202:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001206:	3303      	adds	r3, #3
 8001208:	3330      	adds	r3, #48	@ 0x30
 800120a:	443b      	add	r3, r7
 800120c:	22ff      	movs	r2, #255	@ 0xff
 800120e:	f803 2c2c 	strb.w	r2, [r3, #-44]
	for (i=0; i<32; i++)                                      	// 32 bytes dummy data
 8001212:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001216:	3301      	adds	r3, #1
 8001218:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800121c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d9ee      	bls.n	8001202 <Etc_Read_Fifo+0x56>
	}

	CS_SET();													//send 35 bytes and get back into same buffer
 8001224:	2200      	movs	r2, #0
 8001226:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800122a:	4818      	ldr	r0, [pc, #96]	@ (800128c <Etc_Read_Fifo+0xe0>)
 800122c:	f002 fdc8 	bl	8003dc0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&LAN9252_PORT, xfrbuf, xfrbuf, 35, HAL_MAX_DELAY);
 8001230:	1d3a      	adds	r2, r7, #4
 8001232:	1d39      	adds	r1, r7, #4
 8001234:	f04f 33ff 	mov.w	r3, #4294967295
 8001238:	9300      	str	r3, [sp, #0]
 800123a:	2323      	movs	r3, #35	@ 0x23
 800123c:	4814      	ldr	r0, [pc, #80]	@ (8001290 <Etc_Read_Fifo+0xe4>)
 800123e:	f005 f815 	bl	800626c <HAL_SPI_TransmitReceive>
	CS_RESET();
 8001242:	2201      	movs	r2, #1
 8001244:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001248:	4810      	ldr	r0, [pc, #64]	@ (800128c <Etc_Read_Fifo+0xe0>)
 800124a:	f002 fdb9 	bl	8003dc0 <HAL_GPIO_WritePin>

	for (i=0; i<32; i++)                                   		// 32 bytes read data to usable buffer
 800124e:	2300      	movs	r3, #0
 8001250:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001254:	e00f      	b.n	8001276 <Etc_Read_Fifo+0xca>
	{
		Etc_Buffer_Out.LANByte[i] = xfrbuf[i+3];
 8001256:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800125a:	1cda      	adds	r2, r3, #3
 800125c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001260:	3230      	adds	r2, #48	@ 0x30
 8001262:	443a      	add	r2, r7
 8001264:	f812 1c2c 	ldrb.w	r1, [r2, #-44]
 8001268:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <Etc_Read_Fifo+0xe8>)
 800126a:	54d1      	strb	r1, [r2, r3]
	for (i=0; i<32; i++)                                   		// 32 bytes read data to usable buffer
 800126c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001270:	3301      	adds	r3, #1
 8001272:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001276:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800127a:	2b1f      	cmp	r3, #31
 800127c:	d9eb      	bls.n	8001256 <Etc_Read_Fifo+0xaa>
	}
}
 800127e:	bf00      	nop
 8001280:	bf00      	nop
 8001282:	3730      	adds	r7, #48	@ 0x30
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	00201000 	.word	0x00201000
 800128c:	40020000 	.word	0x40020000
 8001290:	2000021c 	.word	0x2000021c
 8001294:	20000084 	.word	0x20000084

08001298 <Etc_Write_Fifo>:

// write to the process ram fifo
void Etc_Write_Fifo()    										// write 32 bytes to the input process ram, through the fifo
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08e      	sub	sp, #56	@ 0x38
 800129c:	af02      	add	r7, sp, #8
	ULONG TempLong;
	uint8_t xfrbuf[35]; // buffer for spi xfr
	uint8_t i;

	Etc_Write_Reg(ECAT_PRAM_WR_ADDR_LEN, 0x00201200);   		// we always write 32 bytes (0x0020), input process ram offset 0x1200
 800129e:	492a      	ldr	r1, [pc, #168]	@ (8001348 <Etc_Write_Fifo+0xb0>)
 80012a0:	f44f 7044 	mov.w	r0, #784	@ 0x310
 80012a4:	f7ff ff0c 	bl	80010c0 <Etc_Write_Reg>
	Etc_Write_Reg(ECAT_PRAM_WR_CMD, 0x80000000);        		// start command
 80012a8:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80012ac:	f44f 7045 	mov.w	r0, #788	@ 0x314
 80012b0:	f7ff ff06 	bl	80010c0 <Etc_Write_Reg>
	TempLong.LANLong = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	62bb      	str	r3, [r7, #40]	@ 0x28
	do{                                                   		// check fifo has available space
		TempLong.LANLong = Etc_Read_Reg(ECAT_PRAM_WR_CMD, 4);	// for data to be written
 80012b8:	2104      	movs	r1, #4
 80012ba:	f44f 7045 	mov.w	r0, #788	@ 0x314
 80012be:	f7ff fea3 	bl	8001008 <Etc_Read_Reg>
 80012c2:	4603      	mov	r3, r0
 80012c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	}
	while(!(TempLong.LANByte[0] & PRAM_WRITE_AVAIL) || (TempLong.LANByte[1] < 8));
 80012c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d0f2      	beq.n	80012b8 <Etc_Write_Fifo+0x20>
 80012d2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012d6:	2b07      	cmp	r3, #7
 80012d8:	d9ee      	bls.n	80012b8 <Etc_Write_Fifo+0x20>

	xfrbuf[0] = COMM_SPI_WRITE;                               	// SPI write command
 80012da:	2302      	movs	r3, #2
 80012dc:	713b      	strb	r3, [r7, #4]
	xfrbuf[1] = 0x00;                                         	// address of the write fifo
 80012de:	2300      	movs	r3, #0
 80012e0:	717b      	strb	r3, [r7, #5]
	xfrbuf[2] = 0x20;                                         	// MsByte first
 80012e2:	2320      	movs	r3, #32
 80012e4:	71bb      	strb	r3, [r7, #6]
	for (i=0; i<32; i++)                                      	// 32 bytes write loop
 80012e6:	2300      	movs	r3, #0
 80012e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80012ec:	e00f      	b.n	800130e <Etc_Write_Fifo+0x76>
	{
		xfrbuf[i+3] = Etc_Buffer_In.LANByte[i];
 80012ee:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80012f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012f6:	3303      	adds	r3, #3
 80012f8:	4914      	ldr	r1, [pc, #80]	@ (800134c <Etc_Write_Fifo+0xb4>)
 80012fa:	5c8a      	ldrb	r2, [r1, r2]
 80012fc:	3330      	adds	r3, #48	@ 0x30
 80012fe:	443b      	add	r3, r7
 8001300:	f803 2c2c 	strb.w	r2, [r3, #-44]
	for (i=0; i<32; i++)                                      	// 32 bytes write loop
 8001304:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001308:	3301      	adds	r3, #1
 800130a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800130e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001312:	2b1f      	cmp	r3, #31
 8001314:	d9eb      	bls.n	80012ee <Etc_Write_Fifo+0x56>
	}

	CS_SET();													//send 35 bytes and get back into same buffer
 8001316:	2200      	movs	r2, #0
 8001318:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800131c:	480c      	ldr	r0, [pc, #48]	@ (8001350 <Etc_Write_Fifo+0xb8>)
 800131e:	f002 fd4f 	bl	8003dc0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&LAN9252_PORT, xfrbuf, xfrbuf, 35, HAL_MAX_DELAY);
 8001322:	1d3a      	adds	r2, r7, #4
 8001324:	1d39      	adds	r1, r7, #4
 8001326:	f04f 33ff 	mov.w	r3, #4294967295
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	2323      	movs	r3, #35	@ 0x23
 800132e:	4809      	ldr	r0, [pc, #36]	@ (8001354 <Etc_Write_Fifo+0xbc>)
 8001330:	f004 ff9c 	bl	800626c <HAL_SPI_TransmitReceive>
	CS_RESET();
 8001334:	2201      	movs	r2, #1
 8001336:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800133a:	4805      	ldr	r0, [pc, #20]	@ (8001350 <Etc_Write_Fifo+0xb8>)
 800133c:	f002 fd40 	bl	8003dc0 <HAL_GPIO_WritePin>
}
 8001340:	bf00      	nop
 8001342:	3730      	adds	r7, #48	@ 0x30
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	00201200 	.word	0x00201200
 800134c:	200000a4 	.word	0x200000a4
 8001350:	40020000 	.word	0x40020000
 8001354:	2000021c 	.word	0x2000021c

08001358 <etc_init>:

// initialize / check the etc interface on SPI, return true if initialization is ok
bool etc_init()
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
	ULONG TempLong;

	Etc_Write_Reg(RESET_CTL, (DIGITAL_RST & ETHERCAT_RST)); 	// LAN9252 reset
 800135e:	2100      	movs	r1, #0
 8001360:	f44f 70fc 	mov.w	r0, #504	@ 0x1f8
 8001364:	f7ff feac 	bl	80010c0 <Etc_Write_Reg>
	HAL_Delay(100);
 8001368:	2064      	movs	r0, #100	@ 0x64
 800136a:	f002 fa9b 	bl	80038a4 <HAL_Delay>
	TempLong.LANLong = Etc_Read_Reg(BYTE_TEST, 4);             	// read test register
 800136e:	2104      	movs	r1, #4
 8001370:	2064      	movs	r0, #100	@ 0x64
 8001372:	f7ff fe49 	bl	8001008 <Etc_Read_Reg>
 8001376:	4603      	mov	r3, r0
 8001378:	607b      	str	r3, [r7, #4]

	if(TempLong.LANLong != 0x87654321)                     		// if the test register is not ok
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a0b      	ldr	r2, [pc, #44]	@ (80013ac <etc_init+0x54>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d001      	beq.n	8001386 <etc_init+0x2e>
	{
		/*printf("Bad response received from Etc Test command, data received = ");
		printf("%ld\n", TempLong.LANLong);*/
		return false;
 8001382:	2300      	movs	r3, #0
 8001384:	e00d      	b.n	80013a2 <etc_init+0x4a>
	}

	TempLong.LANLong = Etc_Read_Reg(HW_CFG, 4);              	// check also the READY flag
 8001386:	2104      	movs	r1, #4
 8001388:	2074      	movs	r0, #116	@ 0x74
 800138a:	f7ff fe3d 	bl	8001008 <Etc_Read_Reg>
 800138e:	4603      	mov	r3, r0
 8001390:	607b      	str	r3, [r7, #4]
	if((TempLong.LANLong & READY) == 0){
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d101      	bne.n	80013a0 <etc_init+0x48>
		/*printf("Ready not received from Etc HW Cfg, data received = ");
		printf("%ld\n", TempLong.LANLong);*/
		return false;
 800139c:	2300      	movs	r3, #0
 800139e:	e000      	b.n	80013a2 <etc_init+0x4a>
	}

	/*printf("Etc Test Command succeeded\n");*/
  	return true;
 80013a0:	2301      	movs	r3, #1
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	87654321 	.word	0x87654321

080013b0 <etc_scan>:

// one scan of etc
uint8_t etc_scan()
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
	bool WatchDog = 0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	71fb      	strb	r3, [r7, #7]
	bool Operational = 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	ULONG TempLong;
	uint8_t Status;

	TempLong.LANLong = Etc_Read_Reg_Wait(WDOG_STATUS, 1); 		// read watchdog status
 80013be:	2101      	movs	r1, #1
 80013c0:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 80013c4:	f7ff fec0 	bl	8001148 <Etc_Read_Reg_Wait>
 80013c8:	4603      	mov	r3, r0
 80013ca:	603b      	str	r3, [r7, #0]
	if ((TempLong.LANByte[0] & 0x01) == 0x01)
 80013cc:	783b      	ldrb	r3, [r7, #0]
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d002      	beq.n	80013dc <etc_scan+0x2c>
		WatchDog = 0;                                           // set/reset the corresponding flag
 80013d6:	2300      	movs	r3, #0
 80013d8:	71fb      	strb	r3, [r7, #7]
 80013da:	e001      	b.n	80013e0 <etc_scan+0x30>
	else
	{
		WatchDog = 1;
 80013dc:	2301      	movs	r3, #1
 80013de:	71fb      	strb	r3, [r7, #7]
		/*printf("Etc Watchdog active\n");*/
	}

	TempLong.LANLong = Etc_Read_Reg_Wait(AL_STATUS_REG_0, 1);   // read the EtherCAT State Machine status
 80013e0:	2101      	movs	r1, #1
 80013e2:	f44f 7098 	mov.w	r0, #304	@ 0x130
 80013e6:	f7ff feaf 	bl	8001148 <Etc_Read_Reg_Wait>
 80013ea:	4603      	mov	r3, r0
 80013ec:	603b      	str	r3, [r7, #0]
	Status = TempLong.LANByte[0] & 0x0F;
 80013ee:	783b      	ldrb	r3, [r7, #0]
 80013f0:	f003 030f 	and.w	r3, r3, #15
 80013f4:	713b      	strb	r3, [r7, #4]
	if (Status == ESM_OP){                                     	// to see if we are in operational state
 80013f6:	793b      	ldrb	r3, [r7, #4]
 80013f8:	2b08      	cmp	r3, #8
 80013fa:	d102      	bne.n	8001402 <etc_scan+0x52>
		Operational = 1;
 80013fc:	2301      	movs	r3, #1
 80013fe:	71bb      	strb	r3, [r7, #6]
 8001400:	e001      	b.n	8001406 <etc_scan+0x56>
	}else{
		Operational = 0;                                        // set/reset the corresponding flag
 8001402:	2300      	movs	r3, #0
 8001404:	71bb      	strb	r3, [r7, #6]
		/*printf("Etc not operational\n");*/
	}

	//--- process data transfers ----------
	if (WatchDog | !Operational)                              	// if watchdog is active or we are
 8001406:	79bb      	ldrb	r3, [r7, #6]
 8001408:	f083 0301 	eor.w	r3, r3, #1
 800140c:	b2da      	uxtb	r2, r3
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	4313      	orrs	r3, r2
 8001412:	b2db      	uxtb	r3, r3
 8001414:	2b00      	cmp	r3, #0
 8001416:	d00e      	beq.n	8001436 <etc_scan+0x86>
	{                                                         	// not in operational state, reset
		for (i=0; i<8; i++){                                    // the output buffer
 8001418:	2300      	movs	r3, #0
 800141a:	717b      	strb	r3, [r7, #5]
 800141c:	e007      	b.n	800142e <etc_scan+0x7e>
			Etc_Buffer_Out.LANLong[i] = 0;                      //
 800141e:	797b      	ldrb	r3, [r7, #5]
 8001420:	4a0d      	ldr	r2, [pc, #52]	@ (8001458 <etc_scan+0xa8>)
 8001422:	2100      	movs	r1, #0
 8001424:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i=0; i<8; i++){                                    // the output buffer
 8001428:	797b      	ldrb	r3, [r7, #5]
 800142a:	3301      	adds	r3, #1
 800142c:	717b      	strb	r3, [r7, #5]
 800142e:	797b      	ldrb	r3, [r7, #5]
 8001430:	2b07      	cmp	r3, #7
 8001432:	d9f4      	bls.n	800141e <etc_scan+0x6e>
 8001434:	e001      	b.n	800143a <etc_scan+0x8a>
		}
	}else{
		/*printf("Read fifo\n");*/
		Etc_Read_Fifo();                                        // otherwise transfer process data from
 8001436:	f7ff feb9 	bl	80011ac <Etc_Read_Fifo>
	}                                                         	// the EtherCAT core to the output buffer
	/*printf("Write fifo\n");*/
	Etc_Write_Fifo();                                         	// we always transfer process data from
 800143a:	f7ff ff2d 	bl	8001298 <Etc_Write_Fifo>
                                                            	// the input buffer to the EtherCAT core

	if (WatchDog)                                             	// return the status of the State Machine
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d003      	beq.n	800144c <etc_scan+0x9c>
	{                                                         	// and of the watchdog
		Status |= 0x80;
 8001444:	793b      	ldrb	r3, [r7, #4]
 8001446:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800144a:	713b      	strb	r3, [r7, #4]
	}
	return Status;
 800144c:	793b      	ldrb	r3, [r7, #4]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000084 	.word	0x20000084

0800145c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001460:	f002 f9ae 	bl	80037c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001464:	f000 ff6e 	bl	8002344 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001468:	f001 f920 	bl	80026ac <MX_GPIO_Init>
  MX_I2C1_Init();
 800146c:	f000 ffd2 	bl	8002414 <MX_I2C1_Init>
  MX_SPI5_Init();
 8001470:	f001 f898 	bl	80025a4 <MX_SPI5_Init>
  MX_TIM4_Init();
 8001474:	f001 f8cc 	bl	8002610 <MX_TIM4_Init>
  MX_I2C2_Init();
 8001478:	f000 fffa 	bl	8002470 <MX_I2C2_Init>
  MX_SPI2_Init();
 800147c:	f001 f85c 	bl	8002538 <MX_SPI2_Init>
  MX_SPI1_Init();
 8001480:	f001 f824 	bl	80024cc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

   etc_init_ok = etc_init();
 8001484:	f7ff ff68 	bl	8001358 <etc_init>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	4b37      	ldr	r3, [pc, #220]	@ (800156c <main+0x110>)
 800148e:	701a      	strb	r2, [r3, #0]
   pcap_init_ok = pcap_init();
 8001490:	f001 fa3c 	bl	800290c <pcap_init>
 8001494:	4603      	mov	r3, r0
 8001496:	461a      	mov	r2, r3
 8001498:	4b35      	ldr	r3, [pc, #212]	@ (8001570 <main+0x114>)
 800149a:	701a      	strb	r2, [r3, #0]
   Adxl345_init_ok = Adxl345_init();
 800149c:	f7ff fcd8 	bl	8000e50 <Adxl345_init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	461a      	mov	r2, r3
 80014a4:	4b33      	ldr	r3, [pc, #204]	@ (8001574 <main+0x118>)
 80014a6:	701a      	strb	r2, [r3, #0]
	   no_error_drive = true;
   } else {
	   no_error_drive = false;
   }*/

   HAL_Delay(200);
 80014a8:	20c8      	movs	r0, #200	@ 0xc8
 80014aa:	f002 f9fb 	bl	80038a4 <HAL_Delay>

    /* USER CODE BEGIN 3 */

	  /*-------------------------- GET DATA FROM PCAP AND ETHERCAT----------------------------------------*/

	  if (pcap_init_ok) {
 80014ae:	4b30      	ldr	r3, [pc, #192]	@ (8001570 <main+0x114>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d002      	beq.n	80014bc <main+0x60>
		  pcap_scan();
 80014b6:	f001 fa81 	bl	80029bc <pcap_scan>
 80014ba:	e005      	b.n	80014c8 <main+0x6c>
	  } else {
		  pcap_init_ok = pcap_init();
 80014bc:	f001 fa26 	bl	800290c <pcap_init>
 80014c0:	4603      	mov	r3, r0
 80014c2:	461a      	mov	r2, r3
 80014c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001570 <main+0x114>)
 80014c6:	701a      	strb	r2, [r3, #0]
	  }

	  if (etc_init_ok) {
 80014c8:	4b28      	ldr	r3, [pc, #160]	@ (800156c <main+0x110>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d002      	beq.n	80014d6 <main+0x7a>
		  etc_scan();
 80014d0:	f7ff ff6e 	bl	80013b0 <etc_scan>
 80014d4:	e005      	b.n	80014e2 <main+0x86>
	  } else {
		  etc_init_ok = etc_init();
 80014d6:	f7ff ff3f 	bl	8001358 <etc_init>
 80014da:	4603      	mov	r3, r0
 80014dc:	461a      	mov	r2, r3
 80014de:	4b23      	ldr	r3, [pc, #140]	@ (800156c <main+0x110>)
 80014e0:	701a      	strb	r2, [r3, #0]
	  }

	  /*-------------------------- RECEIVED DATA FROM ETHERCAT ----------------------------------------*/

	  etc_new_command = (uint16_t)Etc_Buffer_Out.LANLong[0];
 80014e2:	4b25      	ldr	r3, [pc, #148]	@ (8001578 <main+0x11c>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	4b24      	ldr	r3, [pc, #144]	@ (800157c <main+0x120>)
 80014ea:	801a      	strh	r2, [r3, #0]
	  etc_new_data = (double) Etc_Buffer_Out.LANFloat[1];
 80014ec:	4b22      	ldr	r3, [pc, #136]	@ (8001578 <main+0x11c>)
 80014ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80014f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014f6:	ee17 2a90 	vmov	r2, s15
 80014fa:	4b21      	ldr	r3, [pc, #132]	@ (8001580 <main+0x124>)
 80014fc:	601a      	str	r2, [r3, #0]

	  if (((etc_new_command >= 0) && (etc_new_command <= 19)) || ((etc_new_command >= 100) && (etc_new_command <= 105))) {
 80014fe:	4b1f      	ldr	r3, [pc, #124]	@ (800157c <main+0x120>)
 8001500:	881b      	ldrh	r3, [r3, #0]
 8001502:	2b13      	cmp	r3, #19
 8001504:	d907      	bls.n	8001516 <main+0xba>
 8001506:	4b1d      	ldr	r3, [pc, #116]	@ (800157c <main+0x120>)
 8001508:	881b      	ldrh	r3, [r3, #0]
 800150a:	2b63      	cmp	r3, #99	@ 0x63
 800150c:	d907      	bls.n	800151e <main+0xc2>
 800150e:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <main+0x120>)
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	2b69      	cmp	r3, #105	@ 0x69
 8001514:	d803      	bhi.n	800151e <main+0xc2>
	      set_command_flag = true;
 8001516:	4b1b      	ldr	r3, [pc, #108]	@ (8001584 <main+0x128>)
 8001518:	2201      	movs	r2, #1
 800151a:	701a      	strb	r2, [r3, #0]
 800151c:	e002      	b.n	8001524 <main+0xc8>
	  } else {
		  set_command_flag = false;
 800151e:	4b19      	ldr	r3, [pc, #100]	@ (8001584 <main+0x128>)
 8001520:	2200      	movs	r2, #0
 8001522:	701a      	strb	r2, [r3, #0]
	  }

	  if ((etc_new_command >= 50 && etc_new_command <= 70)) {
 8001524:	4b15      	ldr	r3, [pc, #84]	@ (800157c <main+0x120>)
 8001526:	881b      	ldrh	r3, [r3, #0]
 8001528:	2b31      	cmp	r3, #49	@ 0x31
 800152a:	d907      	bls.n	800153c <main+0xe0>
 800152c:	4b13      	ldr	r3, [pc, #76]	@ (800157c <main+0x120>)
 800152e:	881b      	ldrh	r3, [r3, #0]
 8001530:	2b46      	cmp	r3, #70	@ 0x46
 8001532:	d803      	bhi.n	800153c <main+0xe0>
		  get_command_flag = true;
 8001534:	4b14      	ldr	r3, [pc, #80]	@ (8001588 <main+0x12c>)
 8001536:	2201      	movs	r2, #1
 8001538:	701a      	strb	r2, [r3, #0]
 800153a:	e002      	b.n	8001542 <main+0xe6>
	  } else {
		  get_command_flag = false;
 800153c:	4b12      	ldr	r3, [pc, #72]	@ (8001588 <main+0x12c>)
 800153e:	2200      	movs	r2, #0
 8001540:	701a      	strb	r2, [r3, #0]
	  }

	  if ((etc_new_command == 301 || etc_new_command == 302 || etc_new_command == 303)) {
 8001542:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <main+0x120>)
 8001544:	881b      	ldrh	r3, [r3, #0]
 8001546:	f240 122d 	movw	r2, #301	@ 0x12d
 800154a:	4293      	cmp	r3, r2
 800154c:	d00a      	beq.n	8001564 <main+0x108>
 800154e:	4b0b      	ldr	r3, [pc, #44]	@ (800157c <main+0x120>)
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	f5b3 7f97 	cmp.w	r3, #302	@ 0x12e
 8001556:	d005      	beq.n	8001564 <main+0x108>
 8001558:	4b08      	ldr	r3, [pc, #32]	@ (800157c <main+0x120>)
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	f240 122f 	movw	r2, #303	@ 0x12f
 8001560:	4293      	cmp	r3, r2
 8001562:	d115      	bne.n	8001590 <main+0x134>
		  accelerometer_flag = true;
 8001564:	4b09      	ldr	r3, [pc, #36]	@ (800158c <main+0x130>)
 8001566:	2201      	movs	r2, #1
 8001568:	701a      	strb	r2, [r3, #0]
 800156a:	e014      	b.n	8001596 <main+0x13a>
 800156c:	200002bd 	.word	0x200002bd
 8001570:	200002bc 	.word	0x200002bc
 8001574:	200002be 	.word	0x200002be
 8001578:	20000084 	.word	0x20000084
 800157c:	20000328 	.word	0x20000328
 8001580:	2000032c 	.word	0x2000032c
 8001584:	2000031c 	.word	0x2000031c
 8001588:	2000031d 	.word	0x2000031d
 800158c:	2000031f 	.word	0x2000031f
	  } else {
		  accelerometer_flag = false;
 8001590:	4bbb      	ldr	r3, [pc, #748]	@ (8001880 <main+0x424>)
 8001592:	2200      	movs	r2, #0
 8001594:	701a      	strb	r2, [r3, #0]
	  }

	  etc_digital_output = Etc_Buffer_Out.LANFloat[5];
 8001596:	4bbb      	ldr	r3, [pc, #748]	@ (8001884 <main+0x428>)
 8001598:	edd3 7a05 	vldr	s15, [r3, #20]
 800159c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015a0:	ee17 2a90 	vmov	r2, s15
 80015a4:	4bb8      	ldr	r3, [pc, #736]	@ (8001888 <main+0x42c>)
 80015a6:	601a      	str	r2, [r3, #0]
	  etc_analog_output_0_1 = Etc_Buffer_Out.LANFloat[6];
 80015a8:	4bb6      	ldr	r3, [pc, #728]	@ (8001884 <main+0x428>)
 80015aa:	edd3 7a06 	vldr	s15, [r3, #24]
 80015ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015b2:	ee17 2a90 	vmov	r2, s15
 80015b6:	4bb5      	ldr	r3, [pc, #724]	@ (800188c <main+0x430>)
 80015b8:	601a      	str	r2, [r3, #0]
	  etc_analog_output_2_3 = Etc_Buffer_Out.LANFloat[7];
 80015ba:	4bb2      	ldr	r3, [pc, #712]	@ (8001884 <main+0x428>)
 80015bc:	edd3 7a07 	vldr	s15, [r3, #28]
 80015c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015c4:	ee17 2a90 	vmov	r2, s15
 80015c8:	4bb1      	ldr	r3, [pc, #708]	@ (8001890 <main+0x434>)
 80015ca:	601a      	str	r2, [r3, #0]

	  // Split the 32-bit floats into two 16-bit outputs each
	  etc_analog_output_0 = (uint16_t)(((uint32_t)etc_analog_output_0_1) & 0xFFFF);
 80015cc:	4baf      	ldr	r3, [pc, #700]	@ (800188c <main+0x430>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	b29a      	uxth	r2, r3
 80015d2:	4bb0      	ldr	r3, [pc, #704]	@ (8001894 <main+0x438>)
 80015d4:	801a      	strh	r2, [r3, #0]
	  etc_analog_output_1 = (uint16_t)((((uint32_t)etc_analog_output_0_1) >> 16) & 0xFFFF);
 80015d6:	4bad      	ldr	r3, [pc, #692]	@ (800188c <main+0x430>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	0c1b      	lsrs	r3, r3, #16
 80015dc:	b29a      	uxth	r2, r3
 80015de:	4bae      	ldr	r3, [pc, #696]	@ (8001898 <main+0x43c>)
 80015e0:	801a      	strh	r2, [r3, #0]
	  etc_analog_output_2 = (uint16_t)(((uint32_t)etc_analog_output_2_3) & 0xFFFF);
 80015e2:	4bab      	ldr	r3, [pc, #684]	@ (8001890 <main+0x434>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	4bac      	ldr	r3, [pc, #688]	@ (800189c <main+0x440>)
 80015ea:	801a      	strh	r2, [r3, #0]
	  etc_analog_output_3 = (uint16_t)((((uint32_t)etc_analog_output_2_3) >> 16) & 0xFFFF);
 80015ec:	4ba8      	ldr	r3, [pc, #672]	@ (8001890 <main+0x434>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	0c1b      	lsrs	r3, r3, #16
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	4baa      	ldr	r3, [pc, #680]	@ (80018a0 <main+0x444>)
 80015f6:	801a      	strh	r2, [r3, #0]

	  /*---------------------------PROCESS REECIVED COMMAND AND DATA-----------------------------------------*/

	  if (set_command_flag) {
 80015f8:	4baa      	ldr	r3, [pc, #680]	@ (80018a4 <main+0x448>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	f000 833b 	beq.w	8001c78 <main+0x81c>
		  if ((etc_old_command != etc_new_command) || (etc_old_data != etc_new_data)) {
 8001602:	4ba9      	ldr	r3, [pc, #676]	@ (80018a8 <main+0x44c>)
 8001604:	881a      	ldrh	r2, [r3, #0]
 8001606:	4ba9      	ldr	r3, [pc, #676]	@ (80018ac <main+0x450>)
 8001608:	881b      	ldrh	r3, [r3, #0]
 800160a:	429a      	cmp	r2, r3
 800160c:	d106      	bne.n	800161c <main+0x1c0>
 800160e:	4ba8      	ldr	r3, [pc, #672]	@ (80018b0 <main+0x454>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	4ba8      	ldr	r3, [pc, #672]	@ (80018b4 <main+0x458>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	429a      	cmp	r2, r3
 8001618:	f000 8627 	beq.w	800226a <main+0xe0e>
				switch (etc_new_command) {
 800161c:	4ba3      	ldr	r3, [pc, #652]	@ (80018ac <main+0x450>)
 800161e:	881b      	ldrh	r3, [r3, #0]
 8001620:	2b69      	cmp	r3, #105	@ 0x69
 8001622:	f200 830e 	bhi.w	8001c42 <main+0x7e6>
 8001626:	a201      	add	r2, pc, #4	@ (adr r2, 800162c <main+0x1d0>)
 8001628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800162c:	080017d5 	.word	0x080017d5
 8001630:	080017e5 	.word	0x080017e5
 8001634:	0800181b 	.word	0x0800181b
 8001638:	0800184f 	.word	0x0800184f
 800163c:	080018d1 	.word	0x080018d1
 8001640:	080018ff 	.word	0x080018ff
 8001644:	0800192b 	.word	0x0800192b
 8001648:	08001955 	.word	0x08001955
 800164c:	08001981 	.word	0x08001981
 8001650:	080019ad 	.word	0x080019ad
 8001654:	080019d7 	.word	0x080019d7
 8001658:	08001a01 	.word	0x08001a01
 800165c:	08001a2d 	.word	0x08001a2d
 8001660:	08001a59 	.word	0x08001a59
 8001664:	08001a85 	.word	0x08001a85
 8001668:	08001ab1 	.word	0x08001ab1
 800166c:	08001add 	.word	0x08001add
 8001670:	08001b1d 	.word	0x08001b1d
 8001674:	08001b49 	.word	0x08001b49
 8001678:	08001b7b 	.word	0x08001b7b
 800167c:	08001c43 	.word	0x08001c43
 8001680:	08001c43 	.word	0x08001c43
 8001684:	08001c43 	.word	0x08001c43
 8001688:	08001c43 	.word	0x08001c43
 800168c:	08001c43 	.word	0x08001c43
 8001690:	08001c43 	.word	0x08001c43
 8001694:	08001c43 	.word	0x08001c43
 8001698:	08001c43 	.word	0x08001c43
 800169c:	08001c43 	.word	0x08001c43
 80016a0:	08001c43 	.word	0x08001c43
 80016a4:	08001c43 	.word	0x08001c43
 80016a8:	08001c43 	.word	0x08001c43
 80016ac:	08001c43 	.word	0x08001c43
 80016b0:	08001c43 	.word	0x08001c43
 80016b4:	08001c43 	.word	0x08001c43
 80016b8:	08001c43 	.word	0x08001c43
 80016bc:	08001c43 	.word	0x08001c43
 80016c0:	08001c43 	.word	0x08001c43
 80016c4:	08001c43 	.word	0x08001c43
 80016c8:	08001c43 	.word	0x08001c43
 80016cc:	08001c43 	.word	0x08001c43
 80016d0:	08001c43 	.word	0x08001c43
 80016d4:	08001c43 	.word	0x08001c43
 80016d8:	08001c43 	.word	0x08001c43
 80016dc:	08001c43 	.word	0x08001c43
 80016e0:	08001c43 	.word	0x08001c43
 80016e4:	08001c43 	.word	0x08001c43
 80016e8:	08001c43 	.word	0x08001c43
 80016ec:	08001c43 	.word	0x08001c43
 80016f0:	08001c43 	.word	0x08001c43
 80016f4:	08001c43 	.word	0x08001c43
 80016f8:	08001c43 	.word	0x08001c43
 80016fc:	08001c43 	.word	0x08001c43
 8001700:	08001c43 	.word	0x08001c43
 8001704:	08001c43 	.word	0x08001c43
 8001708:	08001c43 	.word	0x08001c43
 800170c:	08001c43 	.word	0x08001c43
 8001710:	08001c43 	.word	0x08001c43
 8001714:	08001c43 	.word	0x08001c43
 8001718:	08001c43 	.word	0x08001c43
 800171c:	08001c43 	.word	0x08001c43
 8001720:	08001c43 	.word	0x08001c43
 8001724:	08001c43 	.word	0x08001c43
 8001728:	08001c43 	.word	0x08001c43
 800172c:	08001c43 	.word	0x08001c43
 8001730:	08001c43 	.word	0x08001c43
 8001734:	08001c43 	.word	0x08001c43
 8001738:	08001c43 	.word	0x08001c43
 800173c:	08001c43 	.word	0x08001c43
 8001740:	08001c43 	.word	0x08001c43
 8001744:	08001c43 	.word	0x08001c43
 8001748:	08001c43 	.word	0x08001c43
 800174c:	08001c43 	.word	0x08001c43
 8001750:	08001c43 	.word	0x08001c43
 8001754:	08001c43 	.word	0x08001c43
 8001758:	08001c43 	.word	0x08001c43
 800175c:	08001c43 	.word	0x08001c43
 8001760:	08001c43 	.word	0x08001c43
 8001764:	08001c43 	.word	0x08001c43
 8001768:	08001c43 	.word	0x08001c43
 800176c:	08001c43 	.word	0x08001c43
 8001770:	08001c43 	.word	0x08001c43
 8001774:	08001c43 	.word	0x08001c43
 8001778:	08001c43 	.word	0x08001c43
 800177c:	08001c43 	.word	0x08001c43
 8001780:	08001c43 	.word	0x08001c43
 8001784:	08001c43 	.word	0x08001c43
 8001788:	08001c43 	.word	0x08001c43
 800178c:	08001c43 	.word	0x08001c43
 8001790:	08001c43 	.word	0x08001c43
 8001794:	08001c43 	.word	0x08001c43
 8001798:	08001c43 	.word	0x08001c43
 800179c:	08001c43 	.word	0x08001c43
 80017a0:	08001c43 	.word	0x08001c43
 80017a4:	08001c43 	.word	0x08001c43
 80017a8:	08001c43 	.word	0x08001c43
 80017ac:	08001c43 	.word	0x08001c43
 80017b0:	08001c43 	.word	0x08001c43
 80017b4:	08001c43 	.word	0x08001c43
 80017b8:	08001c43 	.word	0x08001c43
 80017bc:	08001bad 	.word	0x08001bad
 80017c0:	08001bd5 	.word	0x08001bd5
 80017c4:	08001beb 	.word	0x08001beb
 80017c8:	08001c01 	.word	0x08001c01
 80017cc:	08001c17 	.word	0x08001c17
 80017d0:	08001c2d 	.word	0x08001c2d
				case 0:
					TxData = etc_new_data;
 80017d4:	4b37      	ldr	r3, [pc, #220]	@ (80018b4 <main+0x458>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a37      	ldr	r2, [pc, #220]	@ (80018b8 <main+0x45c>)
 80017da:	6013      	str	r3, [r2, #0]
					continuous_tx_flag = false;
 80017dc:	4b37      	ldr	r3, [pc, #220]	@ (80018bc <main+0x460>)
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]
					break;
 80017e2:	e22f      	b.n	8001c44 <main+0x7e8>

				case 1:
					TxData = etc_new_data;
 80017e4:	4b33      	ldr	r3, [pc, #204]	@ (80018b4 <main+0x458>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a33      	ldr	r2, [pc, #204]	@ (80018b8 <main+0x45c>)
 80017ea:	6013      	str	r3, [r2, #0]
					set_Execution_count++;
 80017ec:	4b34      	ldr	r3, [pc, #208]	@ (80018c0 <main+0x464>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	3301      	adds	r3, #1
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	4b32      	ldr	r3, [pc, #200]	@ (80018c0 <main+0x464>)
 80017f6:	701a      	strb	r2, [r3, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 1000000)) {
 80017f8:	4b2e      	ldr	r3, [pc, #184]	@ (80018b4 <main+0x458>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d004      	beq.n	800180a <main+0x3ae>
 8001800:	4b2c      	ldr	r3, [pc, #176]	@ (80018b4 <main+0x458>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a2f      	ldr	r2, [pc, #188]	@ (80018c4 <main+0x468>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d903      	bls.n	8001812 <main+0x3b6>
						setWrongCommandFlag(&tmc4671_controller, true);
 800180a:	2101      	movs	r1, #1
 800180c:	482e      	ldr	r0, [pc, #184]	@ (80018c8 <main+0x46c>)
 800180e:	f001 fd1d 	bl	800324c <setWrongCommandFlag>
					} else {
//						setEncoderResolution(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001812:	4b2a      	ldr	r3, [pc, #168]	@ (80018bc <main+0x460>)
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]
					break;
 8001818:	e214      	b.n	8001c44 <main+0x7e8>

				case 2:
					TxData = etc_new_data;
 800181a:	4b26      	ldr	r3, [pc, #152]	@ (80018b4 <main+0x458>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a26      	ldr	r2, [pc, #152]	@ (80018b8 <main+0x45c>)
 8001820:	6013      	str	r3, [r2, #0]
					set_Execution_count++;
 8001822:	4b27      	ldr	r3, [pc, #156]	@ (80018c0 <main+0x464>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	3301      	adds	r3, #1
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4b25      	ldr	r3, [pc, #148]	@ (80018c0 <main+0x464>)
 800182c:	701a      	strb	r2, [r3, #0]
					if ((etc_new_data != 0) && (etc_new_data != 1)) {//cannot be anything other than 0 or 1
 800182e:	4b21      	ldr	r3, [pc, #132]	@ (80018b4 <main+0x458>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d007      	beq.n	8001846 <main+0x3ea>
 8001836:	4b1f      	ldr	r3, [pc, #124]	@ (80018b4 <main+0x458>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d003      	beq.n	8001846 <main+0x3ea>
						setWrongCommandFlag(&tmc4671_controller, true);
 800183e:	2101      	movs	r1, #1
 8001840:	4821      	ldr	r0, [pc, #132]	@ (80018c8 <main+0x46c>)
 8001842:	f001 fd03 	bl	800324c <setWrongCommandFlag>
					} else {
//						setEncoderDirection(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001846:	4b1d      	ldr	r3, [pc, #116]	@ (80018bc <main+0x460>)
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
					break;
 800184c:	e1fa      	b.n	8001c44 <main+0x7e8>

				case 3:
					TxData = etc_new_data;
 800184e:	4b19      	ldr	r3, [pc, #100]	@ (80018b4 <main+0x458>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a19      	ldr	r2, [pc, #100]	@ (80018b8 <main+0x45c>)
 8001854:	6013      	str	r3, [r2, #0]
					if (((int32_t) etc_new_data <= -5000) || ((int32_t) etc_new_data >= 5000)) {//cannot be less than -5000um = -5mm or greater than 5000um = 5mm
 8001856:	4b17      	ldr	r3, [pc, #92]	@ (80018b4 <main+0x458>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	461a      	mov	r2, r3
 800185c:	4b1b      	ldr	r3, [pc, #108]	@ (80018cc <main+0x470>)
 800185e:	429a      	cmp	r2, r3
 8001860:	db06      	blt.n	8001870 <main+0x414>
 8001862:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <main+0x458>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	461a      	mov	r2, r3
 8001868:	f241 3387 	movw	r3, #4999	@ 0x1387
 800186c:	429a      	cmp	r2, r3
 800186e:	dd03      	ble.n	8001878 <main+0x41c>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001870:	2101      	movs	r1, #1
 8001872:	4815      	ldr	r0, [pc, #84]	@ (80018c8 <main+0x46c>)
 8001874:	f001 fcea 	bl	800324c <setWrongCommandFlag>
					} else {
//						setZeroOffset(&tmc4671_controller, (int32_t) etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001878:	4b10      	ldr	r3, [pc, #64]	@ (80018bc <main+0x460>)
 800187a:	2200      	movs	r2, #0
 800187c:	701a      	strb	r2, [r3, #0]
					break;
 800187e:	e1e1      	b.n	8001c44 <main+0x7e8>
 8001880:	2000031f 	.word	0x2000031f
 8001884:	20000084 	.word	0x20000084
 8001888:	20000330 	.word	0x20000330
 800188c:	20000334 	.word	0x20000334
 8001890:	20000338 	.word	0x20000338
 8001894:	2000033c 	.word	0x2000033c
 8001898:	2000033e 	.word	0x2000033e
 800189c:	20000340 	.word	0x20000340
 80018a0:	20000342 	.word	0x20000342
 80018a4:	2000031c 	.word	0x2000031c
 80018a8:	20000320 	.word	0x20000320
 80018ac:	20000328 	.word	0x20000328
 80018b0:	20000324 	.word	0x20000324
 80018b4:	2000032c 	.word	0x2000032c
 80018b8:	20000344 	.word	0x20000344
 80018bc:	2000031e 	.word	0x2000031e
 80018c0:	2000034b 	.word	0x2000034b
 80018c4:	000f4240 	.word	0x000f4240
 80018c8:	200002c0 	.word	0x200002c0
 80018cc:	ffffec79 	.word	0xffffec79

				case 4:
					TxData = etc_new_data;
 80018d0:	4b8d      	ldr	r3, [pc, #564]	@ (8001b08 <main+0x6ac>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a8d      	ldr	r2, [pc, #564]	@ (8001b0c <main+0x6b0>)
 80018d6:	6013      	str	r3, [r2, #0]
					if (((int32_t) etc_new_data <= 0) || ((int32_t) etc_new_data > 12000)) {//cannot be 0, negative number or more than 12000um = 12mm
 80018d8:	4b8b      	ldr	r3, [pc, #556]	@ (8001b08 <main+0x6ac>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	dd06      	ble.n	80018ee <main+0x492>
 80018e0:	4b89      	ldr	r3, [pc, #548]	@ (8001b08 <main+0x6ac>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	461a      	mov	r2, r3
 80018e6:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 80018ea:	429a      	cmp	r2, r3
 80018ec:	dd03      	ble.n	80018f6 <main+0x49a>
						setWrongCommandFlag(&tmc4671_controller, true);
 80018ee:	2101      	movs	r1, #1
 80018f0:	4887      	ldr	r0, [pc, #540]	@ (8001b10 <main+0x6b4>)
 80018f2:	f001 fcab 	bl	800324c <setWrongCommandFlag>
					} else {
//						setSoftPositiveLimit(&tmc4671_controller, (int32_t) etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 80018f6:	4b87      	ldr	r3, [pc, #540]	@ (8001b14 <main+0x6b8>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	701a      	strb	r2, [r3, #0]
					break;
 80018fc:	e1a2      	b.n	8001c44 <main+0x7e8>

				case 5:
					TxData = etc_new_data;
 80018fe:	4b82      	ldr	r3, [pc, #520]	@ (8001b08 <main+0x6ac>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a82      	ldr	r2, [pc, #520]	@ (8001b0c <main+0x6b0>)
 8001904:	6013      	str	r3, [r2, #0]
					if (((int32_t) etc_new_data >= 0) || ((int32_t) etc_new_data < -12000)) {	//cannot be 0, positive number or less than -12000um = -12mm
 8001906:	4b80      	ldr	r3, [pc, #512]	@ (8001b08 <main+0x6ac>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	da05      	bge.n	800191a <main+0x4be>
 800190e:	4b7e      	ldr	r3, [pc, #504]	@ (8001b08 <main+0x6ac>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	461a      	mov	r2, r3
 8001914:	4b80      	ldr	r3, [pc, #512]	@ (8001b18 <main+0x6bc>)
 8001916:	429a      	cmp	r2, r3
 8001918:	da03      	bge.n	8001922 <main+0x4c6>
						setWrongCommandFlag(&tmc4671_controller, true);
 800191a:	2101      	movs	r1, #1
 800191c:	487c      	ldr	r0, [pc, #496]	@ (8001b10 <main+0x6b4>)
 800191e:	f001 fc95 	bl	800324c <setWrongCommandFlag>
					} else {
//						setSoftNegativeLimit(&tmc4671_controller, (int32_t) etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001922:	4b7c      	ldr	r3, [pc, #496]	@ (8001b14 <main+0x6b8>)
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
					break;
 8001928:	e18c      	b.n	8001c44 <main+0x7e8>

				case 6:
					TxData = etc_new_data;
 800192a:	4b77      	ldr	r3, [pc, #476]	@ (8001b08 <main+0x6ac>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a77      	ldr	r2, [pc, #476]	@ (8001b0c <main+0x6b0>)
 8001930:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 2000)) {	//cannot be 0, negative number or more than 2000um = 2mm
 8001932:	4b75      	ldr	r3, [pc, #468]	@ (8001b08 <main+0x6ac>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d004      	beq.n	8001944 <main+0x4e8>
 800193a:	4b73      	ldr	r3, [pc, #460]	@ (8001b08 <main+0x6ac>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001942:	d903      	bls.n	800194c <main+0x4f0>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001944:	2101      	movs	r1, #1
 8001946:	4872      	ldr	r0, [pc, #456]	@ (8001b10 <main+0x6b4>)
 8001948:	f001 fc80 	bl	800324c <setWrongCommandFlag>
					} else {
//						setMaxPositionError(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 800194c:	4b71      	ldr	r3, [pc, #452]	@ (8001b14 <main+0x6b8>)
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
					break;
 8001952:	e177      	b.n	8001c44 <main+0x7e8>

				case 7:
					TxData = etc_new_data;
 8001954:	4b6c      	ldr	r3, [pc, #432]	@ (8001b08 <main+0x6ac>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a6c      	ldr	r2, [pc, #432]	@ (8001b0c <main+0x6b0>)
 800195a:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 5000)) {	//cannot be 0, negative number or more than 5000
 800195c:	4b6a      	ldr	r3, [pc, #424]	@ (8001b08 <main+0x6ac>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <main+0x514>
 8001964:	4b68      	ldr	r3, [pc, #416]	@ (8001b08 <main+0x6ac>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f241 3288 	movw	r2, #5000	@ 0x1388
 800196c:	4293      	cmp	r3, r2
 800196e:	d903      	bls.n	8001978 <main+0x51c>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001970:	2101      	movs	r1, #1
 8001972:	4867      	ldr	r0, [pc, #412]	@ (8001b10 <main+0x6b4>)
 8001974:	f001 fc6a 	bl	800324c <setWrongCommandFlag>
					} else {
//						setCurrentLimitHoming(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001978:	4b66      	ldr	r3, [pc, #408]	@ (8001b14 <main+0x6b8>)
 800197a:	2200      	movs	r2, #0
 800197c:	701a      	strb	r2, [r3, #0]
					break;
 800197e:	e161      	b.n	8001c44 <main+0x7e8>

				case 8:
					TxData = etc_new_data;
 8001980:	4b61      	ldr	r3, [pc, #388]	@ (8001b08 <main+0x6ac>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a61      	ldr	r2, [pc, #388]	@ (8001b0c <main+0x6b0>)
 8001986:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 15000)) {//cannot be 0, negative number or more than 15000
 8001988:	4b5f      	ldr	r3, [pc, #380]	@ (8001b08 <main+0x6ac>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d005      	beq.n	800199c <main+0x540>
 8001990:	4b5d      	ldr	r3, [pc, #372]	@ (8001b08 <main+0x6ac>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001998:	4293      	cmp	r3, r2
 800199a:	d903      	bls.n	80019a4 <main+0x548>
						setWrongCommandFlag(&tmc4671_controller, true);
 800199c:	2101      	movs	r1, #1
 800199e:	485c      	ldr	r0, [pc, #368]	@ (8001b10 <main+0x6b4>)
 80019a0:	f001 fc54 	bl	800324c <setWrongCommandFlag>
					} else {
//						setCurrentLimitServo(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 80019a4:	4b5b      	ldr	r3, [pc, #364]	@ (8001b14 <main+0x6b8>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	701a      	strb	r2, [r3, #0]
					break;
 80019aa:	e14b      	b.n	8001c44 <main+0x7e8>

				case 9:
					TxData = etc_new_data;
 80019ac:	4b56      	ldr	r3, [pc, #344]	@ (8001b08 <main+0x6ac>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a56      	ldr	r2, [pc, #344]	@ (8001b0c <main+0x6b0>)
 80019b2:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 8000)) {	//cannot be 0, negative number or more than 8000
 80019b4:	4b54      	ldr	r3, [pc, #336]	@ (8001b08 <main+0x6ac>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d004      	beq.n	80019c6 <main+0x56a>
 80019bc:	4b52      	ldr	r3, [pc, #328]	@ (8001b08 <main+0x6ac>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80019c4:	d903      	bls.n	80019ce <main+0x572>
						setWrongCommandFlag(&tmc4671_controller, true);
 80019c6:	2101      	movs	r1, #1
 80019c8:	4851      	ldr	r0, [pc, #324]	@ (8001b10 <main+0x6b4>)
 80019ca:	f001 fc3f 	bl	800324c <setWrongCommandFlag>
					} else {
//						setVoltageLimitHoming(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 80019ce:	4b51      	ldr	r3, [pc, #324]	@ (8001b14 <main+0x6b8>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	701a      	strb	r2, [r3, #0]
					break;
 80019d4:	e136      	b.n	8001c44 <main+0x7e8>

				case 10:
					TxData = etc_new_data;
 80019d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001b08 <main+0x6ac>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a4c      	ldr	r2, [pc, #304]	@ (8001b0c <main+0x6b0>)
 80019dc:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 500)) {//cannot be 0, negative number or more than 500
 80019de:	4b4a      	ldr	r3, [pc, #296]	@ (8001b08 <main+0x6ac>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d004      	beq.n	80019f0 <main+0x594>
 80019e6:	4b48      	ldr	r3, [pc, #288]	@ (8001b08 <main+0x6ac>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80019ee:	d903      	bls.n	80019f8 <main+0x59c>
						setWrongCommandFlag(&tmc4671_controller, true);
 80019f0:	2101      	movs	r1, #1
 80019f2:	4847      	ldr	r0, [pc, #284]	@ (8001b10 <main+0x6b4>)
 80019f4:	f001 fc2a 	bl	800324c <setWrongCommandFlag>
					} else {
//						setVelocityLimitServo(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 80019f8:	4b46      	ldr	r3, [pc, #280]	@ (8001b14 <main+0x6b8>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
					break;
 80019fe:	e121      	b.n	8001c44 <main+0x7e8>

				case 11:
					TxData = etc_new_data;
 8001a00:	4b41      	ldr	r3, [pc, #260]	@ (8001b08 <main+0x6ac>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a41      	ldr	r2, [pc, #260]	@ (8001b0c <main+0x6b0>)
 8001a06:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 30000)) {//cannot be 0, negative number or more than 30000
 8001a08:	4b3f      	ldr	r3, [pc, #252]	@ (8001b08 <main+0x6ac>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d005      	beq.n	8001a1c <main+0x5c0>
 8001a10:	4b3d      	ldr	r3, [pc, #244]	@ (8001b08 <main+0x6ac>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d903      	bls.n	8001a24 <main+0x5c8>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	483c      	ldr	r0, [pc, #240]	@ (8001b10 <main+0x6b4>)
 8001a20:	f001 fc14 	bl	800324c <setWrongCommandFlag>
					} else {
//						setTorqueLimitServo(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001a24:	4b3b      	ldr	r3, [pc, #236]	@ (8001b14 <main+0x6b8>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
					break;
 8001a2a:	e10b      	b.n	8001c44 <main+0x7e8>

				case 12:
					TxData = etc_new_data;
 8001a2c:	4b36      	ldr	r3, [pc, #216]	@ (8001b08 <main+0x6ac>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a36      	ldr	r2, [pc, #216]	@ (8001b0c <main+0x6b0>)
 8001a32:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001a34:	4b34      	ldr	r3, [pc, #208]	@ (8001b08 <main+0x6ac>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d005      	beq.n	8001a48 <main+0x5ec>
 8001a3c:	4b32      	ldr	r3, [pc, #200]	@ (8001b08 <main+0x6ac>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d903      	bls.n	8001a50 <main+0x5f4>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001a48:	2101      	movs	r1, #1
 8001a4a:	4831      	ldr	r0, [pc, #196]	@ (8001b10 <main+0x6b4>)
 8001a4c:	f001 fbfe 	bl	800324c <setWrongCommandFlag>
					} else {
//						setCurrentGainP(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001a50:	4b30      	ldr	r3, [pc, #192]	@ (8001b14 <main+0x6b8>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
					break;
 8001a56:	e0f5      	b.n	8001c44 <main+0x7e8>

				case 13:
					TxData = etc_new_data;
 8001a58:	4b2b      	ldr	r3, [pc, #172]	@ (8001b08 <main+0x6ac>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a2b      	ldr	r2, [pc, #172]	@ (8001b0c <main+0x6b0>)
 8001a5e:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001a60:	4b29      	ldr	r3, [pc, #164]	@ (8001b08 <main+0x6ac>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d005      	beq.n	8001a74 <main+0x618>
 8001a68:	4b27      	ldr	r3, [pc, #156]	@ (8001b08 <main+0x6ac>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d903      	bls.n	8001a7c <main+0x620>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001a74:	2101      	movs	r1, #1
 8001a76:	4826      	ldr	r0, [pc, #152]	@ (8001b10 <main+0x6b4>)
 8001a78:	f001 fbe8 	bl	800324c <setWrongCommandFlag>
					} else {
//						setCurrentGainI(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001a7c:	4b25      	ldr	r3, [pc, #148]	@ (8001b14 <main+0x6b8>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	701a      	strb	r2, [r3, #0]
					break;
 8001a82:	e0df      	b.n	8001c44 <main+0x7e8>

				case 14:
					TxData = etc_new_data;
 8001a84:	4b20      	ldr	r3, [pc, #128]	@ (8001b08 <main+0x6ac>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a20      	ldr	r2, [pc, #128]	@ (8001b0c <main+0x6b0>)
 8001a8a:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001a8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b08 <main+0x6ac>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d005      	beq.n	8001aa0 <main+0x644>
 8001a94:	4b1c      	ldr	r3, [pc, #112]	@ (8001b08 <main+0x6ac>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d903      	bls.n	8001aa8 <main+0x64c>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001aa0:	2101      	movs	r1, #1
 8001aa2:	481b      	ldr	r0, [pc, #108]	@ (8001b10 <main+0x6b4>)
 8001aa4:	f001 fbd2 	bl	800324c <setWrongCommandFlag>
					} else {
//						setVelocityGainP(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b14 <main+0x6b8>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	701a      	strb	r2, [r3, #0]
					break;
 8001aae:	e0c9      	b.n	8001c44 <main+0x7e8>

				case 15:
					TxData = etc_new_data;
 8001ab0:	4b15      	ldr	r3, [pc, #84]	@ (8001b08 <main+0x6ac>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a15      	ldr	r2, [pc, #84]	@ (8001b0c <main+0x6b0>)
 8001ab6:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001ab8:	4b13      	ldr	r3, [pc, #76]	@ (8001b08 <main+0x6ac>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d005      	beq.n	8001acc <main+0x670>
 8001ac0:	4b11      	ldr	r3, [pc, #68]	@ (8001b08 <main+0x6ac>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d903      	bls.n	8001ad4 <main+0x678>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001acc:	2101      	movs	r1, #1
 8001ace:	4810      	ldr	r0, [pc, #64]	@ (8001b10 <main+0x6b4>)
 8001ad0:	f001 fbbc 	bl	800324c <setWrongCommandFlag>
					} else {
//						setVelocityGainI(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8001b14 <main+0x6b8>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	701a      	strb	r2, [r3, #0]
					break;
 8001ada:	e0b3      	b.n	8001c44 <main+0x7e8>

				case 16:
					TxData = etc_new_data;
 8001adc:	4b0a      	ldr	r3, [pc, #40]	@ (8001b08 <main+0x6ac>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8001b0c <main+0x6b0>)
 8001ae2:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001ae4:	4b08      	ldr	r3, [pc, #32]	@ (8001b08 <main+0x6ac>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d005      	beq.n	8001af8 <main+0x69c>
 8001aec:	4b06      	ldr	r3, [pc, #24]	@ (8001b08 <main+0x6ac>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d903      	bls.n	8001b00 <main+0x6a4>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001af8:	2101      	movs	r1, #1
 8001afa:	4805      	ldr	r0, [pc, #20]	@ (8001b10 <main+0x6b4>)
 8001afc:	f001 fba6 	bl	800324c <setWrongCommandFlag>
					} else {
//						setPositionGainP(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001b00:	4b04      	ldr	r3, [pc, #16]	@ (8001b14 <main+0x6b8>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	701a      	strb	r2, [r3, #0]
					break;
 8001b06:	e09d      	b.n	8001c44 <main+0x7e8>
 8001b08:	2000032c 	.word	0x2000032c
 8001b0c:	20000344 	.word	0x20000344
 8001b10:	200002c0 	.word	0x200002c0
 8001b14:	2000031e 	.word	0x2000031e
 8001b18:	ffffd120 	.word	0xffffd120

				case 17:
					TxData = etc_new_data;
 8001b1c:	4b4e      	ldr	r3, [pc, #312]	@ (8001c58 <main+0x7fc>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a4e      	ldr	r2, [pc, #312]	@ (8001c5c <main+0x800>)
 8001b22:	6013      	str	r3, [r2, #0]
					if ((etc_new_data <= 0) || (etc_new_data > 32500)) {//cannot be 0, negative number or more than 32500
 8001b24:	4b4c      	ldr	r3, [pc, #304]	@ (8001c58 <main+0x7fc>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d005      	beq.n	8001b38 <main+0x6dc>
 8001b2c:	4b4a      	ldr	r3, [pc, #296]	@ (8001c58 <main+0x7fc>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f647 62f4 	movw	r2, #32500	@ 0x7ef4
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d903      	bls.n	8001b40 <main+0x6e4>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001b38:	2101      	movs	r1, #1
 8001b3a:	4849      	ldr	r0, [pc, #292]	@ (8001c60 <main+0x804>)
 8001b3c:	f001 fb86 	bl	800324c <setWrongCommandFlag>
					} else {
//						setPositionGainI(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001b40:	4b48      	ldr	r3, [pc, #288]	@ (8001c64 <main+0x808>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	701a      	strb	r2, [r3, #0]
					break;
 8001b46:	e07d      	b.n	8001c44 <main+0x7e8>

				case 18:
					TxData = etc_new_data;
 8001b48:	4b43      	ldr	r3, [pc, #268]	@ (8001c58 <main+0x7fc>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a43      	ldr	r2, [pc, #268]	@ (8001c5c <main+0x800>)
 8001b4e:	6013      	str	r3, [r2, #0]
					if (((int32_t) etc_new_data < -12000) || ((int32_t) etc_new_data > 12000)) {//cannot be less than -12000um = -12mm or greater than 12000um = 12mm
 8001b50:	4b41      	ldr	r3, [pc, #260]	@ (8001c58 <main+0x7fc>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	461a      	mov	r2, r3
 8001b56:	4b44      	ldr	r3, [pc, #272]	@ (8001c68 <main+0x80c>)
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	db06      	blt.n	8001b6a <main+0x70e>
 8001b5c:	4b3e      	ldr	r3, [pc, #248]	@ (8001c58 <main+0x7fc>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	461a      	mov	r2, r3
 8001b62:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8001b66:	429a      	cmp	r2, r3
 8001b68:	dd03      	ble.n	8001b72 <main+0x716>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	483c      	ldr	r0, [pc, #240]	@ (8001c60 <main+0x804>)
 8001b6e:	f001 fb6d 	bl	800324c <setWrongCommandFlag>
					} else {
//						setAbsoluteTargetPosition(&tmc4671_controller, (int32_t) etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001b72:	4b3c      	ldr	r3, [pc, #240]	@ (8001c64 <main+0x808>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	701a      	strb	r2, [r3, #0]
					break;
 8001b78:	e064      	b.n	8001c44 <main+0x7e8>

				case 19:
					TxData = etc_new_data;
 8001b7a:	4b37      	ldr	r3, [pc, #220]	@ (8001c58 <main+0x7fc>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a37      	ldr	r2, [pc, #220]	@ (8001c5c <main+0x800>)
 8001b80:	6013      	str	r3, [r2, #0]
					if (((int32_t) etc_new_data < -12000) || ((int32_t) etc_new_data > 12000)) {//cannot be less than -12000um = -12mm or greater than 12000um = 12mm
 8001b82:	4b35      	ldr	r3, [pc, #212]	@ (8001c58 <main+0x7fc>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	461a      	mov	r2, r3
 8001b88:	4b37      	ldr	r3, [pc, #220]	@ (8001c68 <main+0x80c>)
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	db06      	blt.n	8001b9c <main+0x740>
 8001b8e:	4b32      	ldr	r3, [pc, #200]	@ (8001c58 <main+0x7fc>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	461a      	mov	r2, r3
 8001b94:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	dd03      	ble.n	8001ba4 <main+0x748>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001b9c:	2101      	movs	r1, #1
 8001b9e:	4830      	ldr	r0, [pc, #192]	@ (8001c60 <main+0x804>)
 8001ba0:	f001 fb54 	bl	800324c <setWrongCommandFlag>
					} else {
//						setIncrementalTargetPosition(&tmc4671_controller, (int32_t) etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001ba4:	4b2f      	ldr	r3, [pc, #188]	@ (8001c64 <main+0x808>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	701a      	strb	r2, [r3, #0]
					break;
 8001baa:	e04b      	b.n	8001c44 <main+0x7e8>

				case 100:
					TxData = etc_new_data;
 8001bac:	4b2a      	ldr	r3, [pc, #168]	@ (8001c58 <main+0x7fc>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a2a      	ldr	r2, [pc, #168]	@ (8001c5c <main+0x800>)
 8001bb2:	6013      	str	r3, [r2, #0]
					if ((etc_new_data != 0) && (etc_new_data != 1)) {//cannot be anything other than 0 or 1
 8001bb4:	4b28      	ldr	r3, [pc, #160]	@ (8001c58 <main+0x7fc>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d007      	beq.n	8001bcc <main+0x770>
 8001bbc:	4b26      	ldr	r3, [pc, #152]	@ (8001c58 <main+0x7fc>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d003      	beq.n	8001bcc <main+0x770>
						setWrongCommandFlag(&tmc4671_controller, true);
 8001bc4:	2101      	movs	r1, #1
 8001bc6:	4826      	ldr	r0, [pc, #152]	@ (8001c60 <main+0x804>)
 8001bc8:	f001 fb40 	bl	800324c <setWrongCommandFlag>
					} else {
//						servoEnable(&tmc4671_controller, etc_new_data);
//						setWrongCommandFlag(&tmc4671_controller, false);
					}
					continuous_tx_flag = false;
 8001bcc:	4b25      	ldr	r3, [pc, #148]	@ (8001c64 <main+0x808>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	701a      	strb	r2, [r3, #0]
					break;
 8001bd2:	e037      	b.n	8001c44 <main+0x7e8>

				case 101:
					TxData = 0;
 8001bd4:	4b21      	ldr	r3, [pc, #132]	@ (8001c5c <main+0x800>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]
//					startHoming(&tmc4671_controller);
					setWrongCommandFlag(&tmc4671_controller, false);
 8001bda:	2100      	movs	r1, #0
 8001bdc:	4820      	ldr	r0, [pc, #128]	@ (8001c60 <main+0x804>)
 8001bde:	f001 fb35 	bl	800324c <setWrongCommandFlag>
					continuous_tx_flag = false;
 8001be2:	4b20      	ldr	r3, [pc, #128]	@ (8001c64 <main+0x808>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	701a      	strb	r2, [r3, #0]
					break;
 8001be8:	e02c      	b.n	8001c44 <main+0x7e8>

				case 102:
					TxData = 0;
 8001bea:	4b1c      	ldr	r3, [pc, #112]	@ (8001c5c <main+0x800>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
//					clearFaults(&tmc4671_controller);
					setWrongCommandFlag(&tmc4671_controller, false);
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	481b      	ldr	r0, [pc, #108]	@ (8001c60 <main+0x804>)
 8001bf4:	f001 fb2a 	bl	800324c <setWrongCommandFlag>
					continuous_tx_flag = false;
 8001bf8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c64 <main+0x808>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	701a      	strb	r2, [r3, #0]
					break;
 8001bfe:	e021      	b.n	8001c44 <main+0x7e8>

				case 103:
					TxData = 0;
 8001c00:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <main+0x800>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
					//saveParameters(&tmc4671_controller);
					setWrongCommandFlag(&tmc4671_controller, false);
 8001c06:	2100      	movs	r1, #0
 8001c08:	4815      	ldr	r0, [pc, #84]	@ (8001c60 <main+0x804>)
 8001c0a:	f001 fb1f 	bl	800324c <setWrongCommandFlag>
					continuous_tx_flag = false;
 8001c0e:	4b15      	ldr	r3, [pc, #84]	@ (8001c64 <main+0x808>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	701a      	strb	r2, [r3, #0]
					break;
 8001c14:	e016      	b.n	8001c44 <main+0x7e8>

				case 104:
					TxData = 0;
 8001c16:	4b11      	ldr	r3, [pc, #68]	@ (8001c5c <main+0x800>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
					//loadDefaultParameters(&tmc4671_controller);
					setWrongCommandFlag(&tmc4671_controller, false);
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	4810      	ldr	r0, [pc, #64]	@ (8001c60 <main+0x804>)
 8001c20:	f001 fb14 	bl	800324c <setWrongCommandFlag>
					continuous_tx_flag = false;
 8001c24:	4b0f      	ldr	r3, [pc, #60]	@ (8001c64 <main+0x808>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]
					break;
 8001c2a:	e00b      	b.n	8001c44 <main+0x7e8>

				case 105:
					TxData = 0;
 8001c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c5c <main+0x800>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
					//stopMovement(&tmc4671_controller);
					setWrongCommandFlag(&tmc4671_controller, false);
 8001c32:	2100      	movs	r1, #0
 8001c34:	480a      	ldr	r0, [pc, #40]	@ (8001c60 <main+0x804>)
 8001c36:	f001 fb09 	bl	800324c <setWrongCommandFlag>
					continuous_tx_flag = false;
 8001c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c64 <main+0x808>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	701a      	strb	r2, [r3, #0]
					break;
 8001c40:	e000      	b.n	8001c44 <main+0x7e8>

				default:
					break;
 8001c42:	bf00      	nop
				}
				etc_old_command = etc_new_command;
 8001c44:	4b09      	ldr	r3, [pc, #36]	@ (8001c6c <main+0x810>)
 8001c46:	881a      	ldrh	r2, [r3, #0]
 8001c48:	4b09      	ldr	r3, [pc, #36]	@ (8001c70 <main+0x814>)
 8001c4a:	801a      	strh	r2, [r3, #0]
				etc_old_data = etc_new_data;
 8001c4c:	4b02      	ldr	r3, [pc, #8]	@ (8001c58 <main+0x7fc>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a08      	ldr	r2, [pc, #32]	@ (8001c74 <main+0x818>)
 8001c52:	6013      	str	r3, [r2, #0]
 8001c54:	e309      	b.n	800226a <main+0xe0e>
 8001c56:	bf00      	nop
 8001c58:	2000032c 	.word	0x2000032c
 8001c5c:	20000344 	.word	0x20000344
 8001c60:	200002c0 	.word	0x200002c0
 8001c64:	2000031e 	.word	0x2000031e
 8001c68:	ffffd120 	.word	0xffffd120
 8001c6c:	20000328 	.word	0x20000328
 8001c70:	20000320 	.word	0x20000320
 8001c74:	20000324 	.word	0x20000324
		  }
	  } else if (get_command_flag) {
 8001c78:	4bde      	ldr	r3, [pc, #888]	@ (8001ff4 <main+0xb98>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f000 8298 	beq.w	80021b2 <main+0xd56>
		  switch(etc_new_command) {
 8001c82:	4bdd      	ldr	r3, [pc, #884]	@ (8001ff8 <main+0xb9c>)
 8001c84:	881b      	ldrh	r3, [r3, #0]
 8001c86:	3b32      	subs	r3, #50	@ 0x32
 8001c88:	2b96      	cmp	r3, #150	@ 0x96
 8001c8a:	f200 8280 	bhi.w	800218e <main+0xd32>
 8001c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c94 <main+0x838>)
 8001c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c94:	08001ef1 	.word	0x08001ef1
 8001c98:	08001f0d 	.word	0x08001f0d
 8001c9c:	08001f2b 	.word	0x08001f2b
 8001ca0:	08001f49 	.word	0x08001f49
 8001ca4:	08001f67 	.word	0x08001f67
 8001ca8:	08001f85 	.word	0x08001f85
 8001cac:	08001fa1 	.word	0x08001fa1
 8001cb0:	08001fbd 	.word	0x08001fbd
 8001cb4:	08001fd9 	.word	0x08001fd9
 8001cb8:	08002009 	.word	0x08002009
 8001cbc:	08002025 	.word	0x08002025
 8001cc0:	08002041 	.word	0x08002041
 8001cc4:	0800205d 	.word	0x0800205d
 8001cc8:	08002079 	.word	0x08002079
 8001ccc:	08002095 	.word	0x08002095
 8001cd0:	080020b1 	.word	0x080020b1
 8001cd4:	080020cd 	.word	0x080020cd
 8001cd8:	080020e9 	.word	0x080020e9
 8001cdc:	08002107 	.word	0x08002107
 8001ce0:	08002125 	.word	0x08002125
 8001ce4:	08002141 	.word	0x08002141
 8001ce8:	0800218f 	.word	0x0800218f
 8001cec:	0800218f 	.word	0x0800218f
 8001cf0:	0800218f 	.word	0x0800218f
 8001cf4:	0800218f 	.word	0x0800218f
 8001cf8:	0800218f 	.word	0x0800218f
 8001cfc:	0800218f 	.word	0x0800218f
 8001d00:	0800218f 	.word	0x0800218f
 8001d04:	0800218f 	.word	0x0800218f
 8001d08:	0800218f 	.word	0x0800218f
 8001d0c:	0800218f 	.word	0x0800218f
 8001d10:	0800218f 	.word	0x0800218f
 8001d14:	0800218f 	.word	0x0800218f
 8001d18:	0800218f 	.word	0x0800218f
 8001d1c:	0800218f 	.word	0x0800218f
 8001d20:	0800218f 	.word	0x0800218f
 8001d24:	0800218f 	.word	0x0800218f
 8001d28:	0800218f 	.word	0x0800218f
 8001d2c:	0800218f 	.word	0x0800218f
 8001d30:	0800218f 	.word	0x0800218f
 8001d34:	0800218f 	.word	0x0800218f
 8001d38:	0800218f 	.word	0x0800218f
 8001d3c:	0800218f 	.word	0x0800218f
 8001d40:	0800218f 	.word	0x0800218f
 8001d44:	0800218f 	.word	0x0800218f
 8001d48:	0800218f 	.word	0x0800218f
 8001d4c:	0800218f 	.word	0x0800218f
 8001d50:	0800218f 	.word	0x0800218f
 8001d54:	0800218f 	.word	0x0800218f
 8001d58:	0800218f 	.word	0x0800218f
 8001d5c:	0800218f 	.word	0x0800218f
 8001d60:	0800218f 	.word	0x0800218f
 8001d64:	0800218f 	.word	0x0800218f
 8001d68:	0800218f 	.word	0x0800218f
 8001d6c:	0800218f 	.word	0x0800218f
 8001d70:	0800218f 	.word	0x0800218f
 8001d74:	0800218f 	.word	0x0800218f
 8001d78:	0800218f 	.word	0x0800218f
 8001d7c:	0800218f 	.word	0x0800218f
 8001d80:	0800218f 	.word	0x0800218f
 8001d84:	0800218f 	.word	0x0800218f
 8001d88:	0800218f 	.word	0x0800218f
 8001d8c:	0800218f 	.word	0x0800218f
 8001d90:	0800218f 	.word	0x0800218f
 8001d94:	0800218f 	.word	0x0800218f
 8001d98:	0800218f 	.word	0x0800218f
 8001d9c:	0800218f 	.word	0x0800218f
 8001da0:	0800218f 	.word	0x0800218f
 8001da4:	0800218f 	.word	0x0800218f
 8001da8:	0800218f 	.word	0x0800218f
 8001dac:	0800218f 	.word	0x0800218f
 8001db0:	0800218f 	.word	0x0800218f
 8001db4:	0800218f 	.word	0x0800218f
 8001db8:	0800218f 	.word	0x0800218f
 8001dbc:	0800218f 	.word	0x0800218f
 8001dc0:	0800218f 	.word	0x0800218f
 8001dc4:	0800218f 	.word	0x0800218f
 8001dc8:	0800218f 	.word	0x0800218f
 8001dcc:	0800218f 	.word	0x0800218f
 8001dd0:	0800218f 	.word	0x0800218f
 8001dd4:	0800218f 	.word	0x0800218f
 8001dd8:	0800218f 	.word	0x0800218f
 8001ddc:	0800218f 	.word	0x0800218f
 8001de0:	0800218f 	.word	0x0800218f
 8001de4:	0800218f 	.word	0x0800218f
 8001de8:	0800218f 	.word	0x0800218f
 8001dec:	0800218f 	.word	0x0800218f
 8001df0:	0800218f 	.word	0x0800218f
 8001df4:	0800218f 	.word	0x0800218f
 8001df8:	0800218f 	.word	0x0800218f
 8001dfc:	0800218f 	.word	0x0800218f
 8001e00:	0800218f 	.word	0x0800218f
 8001e04:	0800218f 	.word	0x0800218f
 8001e08:	0800218f 	.word	0x0800218f
 8001e0c:	0800218f 	.word	0x0800218f
 8001e10:	0800218f 	.word	0x0800218f
 8001e14:	0800218f 	.word	0x0800218f
 8001e18:	0800218f 	.word	0x0800218f
 8001e1c:	0800218f 	.word	0x0800218f
 8001e20:	0800218f 	.word	0x0800218f
 8001e24:	0800218f 	.word	0x0800218f
 8001e28:	0800218f 	.word	0x0800218f
 8001e2c:	0800218f 	.word	0x0800218f
 8001e30:	0800218f 	.word	0x0800218f
 8001e34:	0800218f 	.word	0x0800218f
 8001e38:	0800218f 	.word	0x0800218f
 8001e3c:	0800218f 	.word	0x0800218f
 8001e40:	0800218f 	.word	0x0800218f
 8001e44:	0800218f 	.word	0x0800218f
 8001e48:	0800218f 	.word	0x0800218f
 8001e4c:	0800218f 	.word	0x0800218f
 8001e50:	0800218f 	.word	0x0800218f
 8001e54:	0800218f 	.word	0x0800218f
 8001e58:	0800218f 	.word	0x0800218f
 8001e5c:	0800218f 	.word	0x0800218f
 8001e60:	0800218f 	.word	0x0800218f
 8001e64:	0800218f 	.word	0x0800218f
 8001e68:	0800218f 	.word	0x0800218f
 8001e6c:	0800218f 	.word	0x0800218f
 8001e70:	0800218f 	.word	0x0800218f
 8001e74:	0800218f 	.word	0x0800218f
 8001e78:	0800218f 	.word	0x0800218f
 8001e7c:	0800218f 	.word	0x0800218f
 8001e80:	0800218f 	.word	0x0800218f
 8001e84:	0800218f 	.word	0x0800218f
 8001e88:	0800218f 	.word	0x0800218f
 8001e8c:	0800218f 	.word	0x0800218f
 8001e90:	0800218f 	.word	0x0800218f
 8001e94:	0800218f 	.word	0x0800218f
 8001e98:	0800218f 	.word	0x0800218f
 8001e9c:	0800218f 	.word	0x0800218f
 8001ea0:	0800218f 	.word	0x0800218f
 8001ea4:	0800218f 	.word	0x0800218f
 8001ea8:	0800218f 	.word	0x0800218f
 8001eac:	0800218f 	.word	0x0800218f
 8001eb0:	0800218f 	.word	0x0800218f
 8001eb4:	0800218f 	.word	0x0800218f
 8001eb8:	0800218f 	.word	0x0800218f
 8001ebc:	0800218f 	.word	0x0800218f
 8001ec0:	0800218f 	.word	0x0800218f
 8001ec4:	0800218f 	.word	0x0800218f
 8001ec8:	0800218f 	.word	0x0800218f
 8001ecc:	0800218f 	.word	0x0800218f
 8001ed0:	0800218f 	.word	0x0800218f
 8001ed4:	0800218f 	.word	0x0800218f
 8001ed8:	0800218f 	.word	0x0800218f
 8001edc:	0800218f 	.word	0x0800218f
 8001ee0:	0800218f 	.word	0x0800218f
 8001ee4:	0800218f 	.word	0x0800218f
 8001ee8:	0800218f 	.word	0x0800218f
 8001eec:	0800215d 	.word	0x0800215d
			case 50:
				TxData = getEncoderResolution(&tmc4671_controller);
 8001ef0:	4842      	ldr	r0, [pc, #264]	@ (8001ffc <main+0xba0>)
 8001ef2:	f001 fa59 	bl	80033a8 <getEncoderResolution>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4a41      	ldr	r2, [pc, #260]	@ (8002000 <main+0xba4>)
 8001efa:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001efc:	2100      	movs	r1, #0
 8001efe:	483f      	ldr	r0, [pc, #252]	@ (8001ffc <main+0xba0>)
 8001f00:	f001 f9a4 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001f04:	4b3f      	ldr	r3, [pc, #252]	@ (8002004 <main+0xba8>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	701a      	strb	r2, [r3, #0]
				break;
 8001f0a:	e14b      	b.n	80021a4 <main+0xd48>

			case 51:
				TxData = getEncoderDirection(&tmc4671_controller);
 8001f0c:	483b      	ldr	r0, [pc, #236]	@ (8001ffc <main+0xba0>)
 8001f0e:	f001 fa57 	bl	80033c0 <getEncoderDirection>
 8001f12:	4603      	mov	r3, r0
 8001f14:	461a      	mov	r2, r3
 8001f16:	4b3a      	ldr	r3, [pc, #232]	@ (8002000 <main+0xba4>)
 8001f18:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	4837      	ldr	r0, [pc, #220]	@ (8001ffc <main+0xba0>)
 8001f1e:	f001 f995 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001f22:	4b38      	ldr	r3, [pc, #224]	@ (8002004 <main+0xba8>)
 8001f24:	2201      	movs	r2, #1
 8001f26:	701a      	strb	r2, [r3, #0]
				break;
 8001f28:	e13c      	b.n	80021a4 <main+0xd48>

			case 52:
				TxData = getZeroOffset(&tmc4671_controller);
 8001f2a:	4834      	ldr	r0, [pc, #208]	@ (8001ffc <main+0xba0>)
 8001f2c:	f001 fb04 	bl	8003538 <getZeroOffset>
 8001f30:	4603      	mov	r3, r0
 8001f32:	461a      	mov	r2, r3
 8001f34:	4b32      	ldr	r3, [pc, #200]	@ (8002000 <main+0xba4>)
 8001f36:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001f38:	2100      	movs	r1, #0
 8001f3a:	4830      	ldr	r0, [pc, #192]	@ (8001ffc <main+0xba0>)
 8001f3c:	f001 f986 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001f40:	4b30      	ldr	r3, [pc, #192]	@ (8002004 <main+0xba8>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	701a      	strb	r2, [r3, #0]
				break;
 8001f46:	e12d      	b.n	80021a4 <main+0xd48>

			case 53:
				TxData = getSoftPositiveLimit(&tmc4671_controller);
 8001f48:	482c      	ldr	r0, [pc, #176]	@ (8001ffc <main+0xba0>)
 8001f4a:	f001 fa95 	bl	8003478 <getSoftPositiveLimit>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	461a      	mov	r2, r3
 8001f52:	4b2b      	ldr	r3, [pc, #172]	@ (8002000 <main+0xba4>)
 8001f54:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001f56:	2100      	movs	r1, #0
 8001f58:	4828      	ldr	r0, [pc, #160]	@ (8001ffc <main+0xba0>)
 8001f5a:	f001 f977 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001f5e:	4b29      	ldr	r3, [pc, #164]	@ (8002004 <main+0xba8>)
 8001f60:	2201      	movs	r2, #1
 8001f62:	701a      	strb	r2, [r3, #0]
				break;
 8001f64:	e11e      	b.n	80021a4 <main+0xd48>

			case 54:
				TxData = getSoftNegativeLimit(&tmc4671_controller);
 8001f66:	4825      	ldr	r0, [pc, #148]	@ (8001ffc <main+0xba0>)
 8001f68:	f001 fab6 	bl	80034d8 <getSoftNegativeLimit>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	461a      	mov	r2, r3
 8001f70:	4b23      	ldr	r3, [pc, #140]	@ (8002000 <main+0xba4>)
 8001f72:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001f74:	2100      	movs	r1, #0
 8001f76:	4821      	ldr	r0, [pc, #132]	@ (8001ffc <main+0xba0>)
 8001f78:	f001 f968 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001f7c:	4b21      	ldr	r3, [pc, #132]	@ (8002004 <main+0xba8>)
 8001f7e:	2201      	movs	r2, #1
 8001f80:	701a      	strb	r2, [r3, #0]
				break;
 8001f82:	e10f      	b.n	80021a4 <main+0xd48>

			case 55:
				TxData = getMaxPositionError(&tmc4671_controller);
 8001f84:	481d      	ldr	r0, [pc, #116]	@ (8001ffc <main+0xba0>)
 8001f86:	f001 fb67 	bl	8003658 <getMaxPositionError>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	4a1c      	ldr	r2, [pc, #112]	@ (8002000 <main+0xba4>)
 8001f8e:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001f90:	2100      	movs	r1, #0
 8001f92:	481a      	ldr	r0, [pc, #104]	@ (8001ffc <main+0xba0>)
 8001f94:	f001 f95a 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001f98:	4b1a      	ldr	r3, [pc, #104]	@ (8002004 <main+0xba8>)
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	701a      	strb	r2, [r3, #0]
				break;
 8001f9e:	e101      	b.n	80021a4 <main+0xd48>

			case 56:
				TxData = getCurrentLimitHoming(&tmc4671_controller);
 8001fa0:	4816      	ldr	r0, [pc, #88]	@ (8001ffc <main+0xba0>)
 8001fa2:	f001 fa2a 	bl	80033fa <getCurrentLimitHoming>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	4a15      	ldr	r2, [pc, #84]	@ (8002000 <main+0xba4>)
 8001faa:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001fac:	2100      	movs	r1, #0
 8001fae:	4813      	ldr	r0, [pc, #76]	@ (8001ffc <main+0xba0>)
 8001fb0:	f001 f94c 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001fb4:	4b13      	ldr	r3, [pc, #76]	@ (8002004 <main+0xba8>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	701a      	strb	r2, [r3, #0]
				break;
 8001fba:	e0f3      	b.n	80021a4 <main+0xd48>

			case 57:
				TxData = getCurrentLimitServo(&tmc4671_controller);
 8001fbc:	480f      	ldr	r0, [pc, #60]	@ (8001ffc <main+0xba0>)
 8001fbe:	f001 fa28 	bl	8003412 <getCurrentLimitServo>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	4a0e      	ldr	r2, [pc, #56]	@ (8002000 <main+0xba4>)
 8001fc6:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001fc8:	2100      	movs	r1, #0
 8001fca:	480c      	ldr	r0, [pc, #48]	@ (8001ffc <main+0xba0>)
 8001fcc:	f001 f93e 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002004 <main+0xba8>)
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	701a      	strb	r2, [r3, #0]
				break;
 8001fd6:	e0e5      	b.n	80021a4 <main+0xd48>

			case 58:
				TxData = getVoltageLimitHoming(&tmc4671_controller);
 8001fd8:	4808      	ldr	r0, [pc, #32]	@ (8001ffc <main+0xba0>)
 8001fda:	f001 fa26 	bl	800342a <getVoltageLimitHoming>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	4a07      	ldr	r2, [pc, #28]	@ (8002000 <main+0xba4>)
 8001fe2:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	4805      	ldr	r0, [pc, #20]	@ (8001ffc <main+0xba0>)
 8001fe8:	f001 f930 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8001fec:	4b05      	ldr	r3, [pc, #20]	@ (8002004 <main+0xba8>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	701a      	strb	r2, [r3, #0]
				break;
 8001ff2:	e0d7      	b.n	80021a4 <main+0xd48>
 8001ff4:	2000031d 	.word	0x2000031d
 8001ff8:	20000328 	.word	0x20000328
 8001ffc:	200002c0 	.word	0x200002c0
 8002000:	20000344 	.word	0x20000344
 8002004:	2000031e 	.word	0x2000031e

			case 59:
				TxData = getVelocityLimitServo(&tmc4671_controller);
 8002008:	4885      	ldr	r0, [pc, #532]	@ (8002220 <main+0xdc4>)
 800200a:	f001 fa1a 	bl	8003442 <getVelocityLimitServo>
 800200e:	4603      	mov	r3, r0
 8002010:	4a84      	ldr	r2, [pc, #528]	@ (8002224 <main+0xdc8>)
 8002012:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002014:	2100      	movs	r1, #0
 8002016:	4882      	ldr	r0, [pc, #520]	@ (8002220 <main+0xdc4>)
 8002018:	f001 f918 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 800201c:	4b82      	ldr	r3, [pc, #520]	@ (8002228 <main+0xdcc>)
 800201e:	2201      	movs	r2, #1
 8002020:	701a      	strb	r2, [r3, #0]
				break;
 8002022:	e0bf      	b.n	80021a4 <main+0xd48>

			case 60:
				TxData = getTorqueLimitServo(&tmc4671_controller);
 8002024:	487e      	ldr	r0, [pc, #504]	@ (8002220 <main+0xdc4>)
 8002026:	f001 fa18 	bl	800345a <getTorqueLimitServo>
 800202a:	4603      	mov	r3, r0
 800202c:	4a7d      	ldr	r2, [pc, #500]	@ (8002224 <main+0xdc8>)
 800202e:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002030:	2100      	movs	r1, #0
 8002032:	487b      	ldr	r0, [pc, #492]	@ (8002220 <main+0xdc4>)
 8002034:	f001 f90a 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8002038:	4b7b      	ldr	r3, [pc, #492]	@ (8002228 <main+0xdcc>)
 800203a:	2201      	movs	r2, #1
 800203c:	701a      	strb	r2, [r3, #0]
				break;
 800203e:	e0b1      	b.n	80021a4 <main+0xd48>

			case 61:
				TxData = getCurrentGainP(&tmc4671_controller);
 8002040:	4877      	ldr	r0, [pc, #476]	@ (8002220 <main+0xdc4>)
 8002042:	f001 fb37 	bl	80036b4 <getCurrentGainP>
 8002046:	4603      	mov	r3, r0
 8002048:	4a76      	ldr	r2, [pc, #472]	@ (8002224 <main+0xdc8>)
 800204a:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 800204c:	2100      	movs	r1, #0
 800204e:	4874      	ldr	r0, [pc, #464]	@ (8002220 <main+0xdc4>)
 8002050:	f001 f8fc 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8002054:	4b74      	ldr	r3, [pc, #464]	@ (8002228 <main+0xdcc>)
 8002056:	2201      	movs	r2, #1
 8002058:	701a      	strb	r2, [r3, #0]
				break;
 800205a:	e0a3      	b.n	80021a4 <main+0xd48>

			case 62:
				TxData = getCurrentGainI(&tmc4671_controller);
 800205c:	4870      	ldr	r0, [pc, #448]	@ (8002220 <main+0xdc4>)
 800205e:	f001 fb35 	bl	80036cc <getCurrentGainI>
 8002062:	4603      	mov	r3, r0
 8002064:	4a6f      	ldr	r2, [pc, #444]	@ (8002224 <main+0xdc8>)
 8002066:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002068:	2100      	movs	r1, #0
 800206a:	486d      	ldr	r0, [pc, #436]	@ (8002220 <main+0xdc4>)
 800206c:	f001 f8ee 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8002070:	4b6d      	ldr	r3, [pc, #436]	@ (8002228 <main+0xdcc>)
 8002072:	2201      	movs	r2, #1
 8002074:	701a      	strb	r2, [r3, #0]
				break;
 8002076:	e095      	b.n	80021a4 <main+0xd48>

			case 63:
				TxData = getVelocityGainP(&tmc4671_controller);
 8002078:	4869      	ldr	r0, [pc, #420]	@ (8002220 <main+0xdc4>)
 800207a:	f001 fb33 	bl	80036e4 <getVelocityGainP>
 800207e:	4603      	mov	r3, r0
 8002080:	4a68      	ldr	r2, [pc, #416]	@ (8002224 <main+0xdc8>)
 8002082:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002084:	2100      	movs	r1, #0
 8002086:	4866      	ldr	r0, [pc, #408]	@ (8002220 <main+0xdc4>)
 8002088:	f001 f8e0 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 800208c:	4b66      	ldr	r3, [pc, #408]	@ (8002228 <main+0xdcc>)
 800208e:	2201      	movs	r2, #1
 8002090:	701a      	strb	r2, [r3, #0]
				break;
 8002092:	e087      	b.n	80021a4 <main+0xd48>

			case 64:
				TxData = getVelocityGainI(&tmc4671_controller);
 8002094:	4862      	ldr	r0, [pc, #392]	@ (8002220 <main+0xdc4>)
 8002096:	f001 fb31 	bl	80036fc <getVelocityGainI>
 800209a:	4603      	mov	r3, r0
 800209c:	4a61      	ldr	r2, [pc, #388]	@ (8002224 <main+0xdc8>)
 800209e:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 80020a0:	2100      	movs	r1, #0
 80020a2:	485f      	ldr	r0, [pc, #380]	@ (8002220 <main+0xdc4>)
 80020a4:	f001 f8d2 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 80020a8:	4b5f      	ldr	r3, [pc, #380]	@ (8002228 <main+0xdcc>)
 80020aa:	2201      	movs	r2, #1
 80020ac:	701a      	strb	r2, [r3, #0]
				break;
 80020ae:	e079      	b.n	80021a4 <main+0xd48>

			case 65:
				TxData = getPositionGainP(&tmc4671_controller);
 80020b0:	485b      	ldr	r0, [pc, #364]	@ (8002220 <main+0xdc4>)
 80020b2:	f001 fb2f 	bl	8003714 <getPositionGainP>
 80020b6:	4603      	mov	r3, r0
 80020b8:	4a5a      	ldr	r2, [pc, #360]	@ (8002224 <main+0xdc8>)
 80020ba:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 80020bc:	2100      	movs	r1, #0
 80020be:	4858      	ldr	r0, [pc, #352]	@ (8002220 <main+0xdc4>)
 80020c0:	f001 f8c4 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 80020c4:	4b58      	ldr	r3, [pc, #352]	@ (8002228 <main+0xdcc>)
 80020c6:	2201      	movs	r2, #1
 80020c8:	701a      	strb	r2, [r3, #0]
				break;
 80020ca:	e06b      	b.n	80021a4 <main+0xd48>

			case 66:
				TxData = getPositionGainI(&tmc4671_controller);
 80020cc:	4854      	ldr	r0, [pc, #336]	@ (8002220 <main+0xdc4>)
 80020ce:	f001 fb2d 	bl	800372c <getPositionGainI>
 80020d2:	4603      	mov	r3, r0
 80020d4:	4a53      	ldr	r2, [pc, #332]	@ (8002224 <main+0xdc8>)
 80020d6:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 80020d8:	2100      	movs	r1, #0
 80020da:	4851      	ldr	r0, [pc, #324]	@ (8002220 <main+0xdc4>)
 80020dc:	f001 f8b6 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 80020e0:	4b51      	ldr	r3, [pc, #324]	@ (8002228 <main+0xdcc>)
 80020e2:	2201      	movs	r2, #1
 80020e4:	701a      	strb	r2, [r3, #0]
				break;
 80020e6:	e05d      	b.n	80021a4 <main+0xd48>

			case 67:
				TxData = getTargetPosition(&tmc4671_controller);
 80020e8:	484d      	ldr	r0, [pc, #308]	@ (8002220 <main+0xdc4>)
 80020ea:	f001 fa85 	bl	80035f8 <getTargetPosition>
 80020ee:	4603      	mov	r3, r0
 80020f0:	461a      	mov	r2, r3
 80020f2:	4b4c      	ldr	r3, [pc, #304]	@ (8002224 <main+0xdc8>)
 80020f4:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 80020f6:	2100      	movs	r1, #0
 80020f8:	4849      	ldr	r0, [pc, #292]	@ (8002220 <main+0xdc4>)
 80020fa:	f001 f8a7 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 80020fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002228 <main+0xdcc>)
 8002100:	2201      	movs	r2, #1
 8002102:	701a      	strb	r2, [r3, #0]
				break;
 8002104:	e04e      	b.n	80021a4 <main+0xd48>

			case 68:
				TxData = getActualPosition(&tmc4671_controller);
 8002106:	4846      	ldr	r0, [pc, #280]	@ (8002220 <main+0xdc4>)
 8002108:	f001 fa46 	bl	8003598 <getActualPosition>
 800210c:	4603      	mov	r3, r0
 800210e:	461a      	mov	r2, r3
 8002110:	4b44      	ldr	r3, [pc, #272]	@ (8002224 <main+0xdc8>)
 8002112:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002114:	2100      	movs	r1, #0
 8002116:	4842      	ldr	r0, [pc, #264]	@ (8002220 <main+0xdc4>)
 8002118:	f001 f898 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 800211c:	4b42      	ldr	r3, [pc, #264]	@ (8002228 <main+0xdcc>)
 800211e:	2201      	movs	r2, #1
 8002120:	701a      	strb	r2, [r3, #0]
				break;
 8002122:	e03f      	b.n	80021a4 <main+0xd48>

			case 69:
				TxData = getCoilCurrent(&tmc4671_controller);
 8002124:	483e      	ldr	r0, [pc, #248]	@ (8002220 <main+0xdc4>)
 8002126:	f001 f95c 	bl	80033e2 <getCoilCurrent>
 800212a:	4603      	mov	r3, r0
 800212c:	4a3d      	ldr	r2, [pc, #244]	@ (8002224 <main+0xdc8>)
 800212e:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 8002130:	2100      	movs	r1, #0
 8002132:	483b      	ldr	r0, [pc, #236]	@ (8002220 <main+0xdc4>)
 8002134:	f001 f88a 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8002138:	4b3b      	ldr	r3, [pc, #236]	@ (8002228 <main+0xdcc>)
 800213a:	2201      	movs	r2, #1
 800213c:	701a      	strb	r2, [r3, #0]
				break;
 800213e:	e031      	b.n	80021a4 <main+0xd48>

			case 70:
				TxData = getFirmwareVersion(&tmc4671_controller);
 8002140:	4837      	ldr	r0, [pc, #220]	@ (8002220 <main+0xdc4>)
 8002142:	f001 faff 	bl	8003744 <getFirmwareVersion>
 8002146:	4603      	mov	r3, r0
 8002148:	4a36      	ldr	r2, [pc, #216]	@ (8002224 <main+0xdc8>)
 800214a:	6013      	str	r3, [r2, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 800214c:	2100      	movs	r1, #0
 800214e:	4834      	ldr	r0, [pc, #208]	@ (8002220 <main+0xdc4>)
 8002150:	f001 f87c 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = true;
 8002154:	4b34      	ldr	r3, [pc, #208]	@ (8002228 <main+0xdcc>)
 8002156:	2201      	movs	r2, #1
 8002158:	701a      	strb	r2, [r3, #0]
				break;
 800215a:	e023      	b.n	80021a4 <main+0xd48>

			case 200:
				TxData = 0;
 800215c:	4b31      	ldr	r3, [pc, #196]	@ (8002224 <main+0xdc8>)
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
				get_Execution_count++;
 8002162:	4b32      	ldr	r3, [pc, #200]	@ (800222c <main+0xdd0>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	3301      	adds	r3, #1
 8002168:	b2da      	uxtb	r2, r3
 800216a:	4b30      	ldr	r3, [pc, #192]	@ (800222c <main+0xdd0>)
 800216c:	701a      	strb	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, false);
 800216e:	2100      	movs	r1, #0
 8002170:	482b      	ldr	r0, [pc, #172]	@ (8002220 <main+0xdc4>)
 8002172:	f001 f86b 	bl	800324c <setWrongCommandFlag>
				TxStatus = getEventStatusWord(&tmc4671_controller, &Pcap_status);
 8002176:	492e      	ldr	r1, [pc, #184]	@ (8002230 <main+0xdd4>)
 8002178:	4829      	ldr	r0, [pc, #164]	@ (8002220 <main+0xdc4>)
 800217a:	f001 f877 	bl	800326c <getEventStatusWord>
 800217e:	4603      	mov	r3, r0
 8002180:	461a      	mov	r2, r3
 8002182:	4b2c      	ldr	r3, [pc, #176]	@ (8002234 <main+0xdd8>)
 8002184:	801a      	strh	r2, [r3, #0]
				continuous_tx_flag = false;
 8002186:	4b28      	ldr	r3, [pc, #160]	@ (8002228 <main+0xdcc>)
 8002188:	2200      	movs	r2, #0
 800218a:	701a      	strb	r2, [r3, #0]
				break;
 800218c:	e00a      	b.n	80021a4 <main+0xd48>

			default:
				TxData = 0;
 800218e:	4b25      	ldr	r3, [pc, #148]	@ (8002224 <main+0xdc8>)
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
				setWrongCommandFlag(&tmc4671_controller, true);
 8002194:	2101      	movs	r1, #1
 8002196:	4822      	ldr	r0, [pc, #136]	@ (8002220 <main+0xdc4>)
 8002198:	f001 f858 	bl	800324c <setWrongCommandFlag>
				continuous_tx_flag = false;
 800219c:	4b22      	ldr	r3, [pc, #136]	@ (8002228 <main+0xdcc>)
 800219e:	2200      	movs	r2, #0
 80021a0:	701a      	strb	r2, [r3, #0]
				break;
 80021a2:	bf00      	nop
		  }
		  etc_old_command = 0;
 80021a4:	4b24      	ldr	r3, [pc, #144]	@ (8002238 <main+0xddc>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	801a      	strh	r2, [r3, #0]
		  etc_old_data = 0;
 80021aa:	4b24      	ldr	r3, [pc, #144]	@ (800223c <main+0xde0>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	e05b      	b.n	800226a <main+0xe0e>
	  } else if (accelerometer_flag) {
 80021b2:	4b23      	ldr	r3, [pc, #140]	@ (8002240 <main+0xde4>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d057      	beq.n	800226a <main+0xe0e>
		  switch(etc_new_command) {
 80021ba:	4b22      	ldr	r3, [pc, #136]	@ (8002244 <main+0xde8>)
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	f240 122f 	movw	r2, #303	@ 0x12f
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d040      	beq.n	8002248 <main+0xdec>
 80021c6:	f5b3 7f98 	cmp.w	r3, #304	@ 0x130
 80021ca:	da48      	bge.n	800225e <main+0xe02>
 80021cc:	f240 122d 	movw	r2, #301	@ 0x12d
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d003      	beq.n	80021dc <main+0xd80>
 80021d4:	f5b3 7f97 	cmp.w	r3, #302	@ 0x12e
 80021d8:	d011      	beq.n	80021fe <main+0xda2>
 80021da:	e040      	b.n	800225e <main+0xe02>
		  case 301:
			  get_Execution_count++;
 80021dc:	4b13      	ldr	r3, [pc, #76]	@ (800222c <main+0xdd0>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	3301      	adds	r3, #1
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	4b11      	ldr	r3, [pc, #68]	@ (800222c <main+0xdd0>)
 80021e6:	701a      	strb	r2, [r3, #0]
			  setWrongCommandFlag(&tmc4671_controller, false);
 80021e8:	2100      	movs	r1, #0
 80021ea:	480d      	ldr	r0, [pc, #52]	@ (8002220 <main+0xdc4>)
 80021ec:	f001 f82e 	bl	800324c <setWrongCommandFlag>
			  getAcceleration('X');
 80021f0:	2058      	movs	r0, #88	@ 0x58
 80021f2:	f7fe fe41 	bl	8000e78 <getAcceleration>
			  continuous_tx_flag = true;
 80021f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002228 <main+0xdcc>)
 80021f8:	2201      	movs	r2, #1
 80021fa:	701a      	strb	r2, [r3, #0]
			  break;
 80021fc:	e02f      	b.n	800225e <main+0xe02>

		  case 302:
			  get_Execution_count++;
 80021fe:	4b0b      	ldr	r3, [pc, #44]	@ (800222c <main+0xdd0>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	3301      	adds	r3, #1
 8002204:	b2da      	uxtb	r2, r3
 8002206:	4b09      	ldr	r3, [pc, #36]	@ (800222c <main+0xdd0>)
 8002208:	701a      	strb	r2, [r3, #0]
			  setWrongCommandFlag(&tmc4671_controller, false);
 800220a:	2100      	movs	r1, #0
 800220c:	4804      	ldr	r0, [pc, #16]	@ (8002220 <main+0xdc4>)
 800220e:	f001 f81d 	bl	800324c <setWrongCommandFlag>
			  getAcceleration('Y');
 8002212:	2059      	movs	r0, #89	@ 0x59
 8002214:	f7fe fe30 	bl	8000e78 <getAcceleration>
			  continuous_tx_flag = true;
 8002218:	4b03      	ldr	r3, [pc, #12]	@ (8002228 <main+0xdcc>)
 800221a:	2201      	movs	r2, #1
 800221c:	701a      	strb	r2, [r3, #0]
			  break;
 800221e:	e01e      	b.n	800225e <main+0xe02>
 8002220:	200002c0 	.word	0x200002c0
 8002224:	20000344 	.word	0x20000344
 8002228:	2000031e 	.word	0x2000031e
 800222c:	2000034c 	.word	0x2000034c
 8002230:	2000034a 	.word	0x2000034a
 8002234:	20000348 	.word	0x20000348
 8002238:	20000320 	.word	0x20000320
 800223c:	20000324 	.word	0x20000324
 8002240:	2000031f 	.word	0x2000031f
 8002244:	20000328 	.word	0x20000328

		  case 303:
			  setWrongCommandFlag(&tmc4671_controller, false);
 8002248:	2100      	movs	r1, #0
 800224a:	4831      	ldr	r0, [pc, #196]	@ (8002310 <main+0xeb4>)
 800224c:	f000 fffe 	bl	800324c <setWrongCommandFlag>
			  getAcceleration('Z');
 8002250:	205a      	movs	r0, #90	@ 0x5a
 8002252:	f7fe fe11 	bl	8000e78 <getAcceleration>
			  continuous_tx_flag = true;
 8002256:	4b2f      	ldr	r3, [pc, #188]	@ (8002314 <main+0xeb8>)
 8002258:	2201      	movs	r2, #1
 800225a:	701a      	strb	r2, [r3, #0]
			  break;
 800225c:	bf00      	nop
		  }
		  etc_old_command = 0;
 800225e:	4b2e      	ldr	r3, [pc, #184]	@ (8002318 <main+0xebc>)
 8002260:	2200      	movs	r2, #0
 8002262:	801a      	strh	r2, [r3, #0]
		  etc_old_data = 0;
 8002264:	4b2d      	ldr	r3, [pc, #180]	@ (800231c <main+0xec0>)
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
		  no_error_drive = true;
	  }*/

	  /*---------------------------TRANSMIT DATA TO ETHERCAT ---------------------------------------------*/

	  if (set_command_flag) {
 800226a:	4b2d      	ldr	r3, [pc, #180]	@ (8002320 <main+0xec4>)
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d028      	beq.n	80022c4 <main+0xe68>
		  if (!continuous_tx_flag) {
 8002272:	4b28      	ldr	r3, [pc, #160]	@ (8002314 <main+0xeb8>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	f083 0301 	eor.w	r3, r3, #1
 800227a:	b2db      	uxtb	r3, r3
 800227c:	2b00      	cmp	r3, #0
 800227e:	d021      	beq.n	80022c4 <main+0xe68>
			  set_sent_count++;
 8002280:	4b28      	ldr	r3, [pc, #160]	@ (8002324 <main+0xec8>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	3301      	adds	r3, #1
 8002286:	b2da      	uxtb	r2, r3
 8002288:	4b26      	ldr	r3, [pc, #152]	@ (8002324 <main+0xec8>)
 800228a:	701a      	strb	r2, [r3, #0]
			  TxStatus = getEventStatusWord(&tmc4671_controller, &Pcap_status);
 800228c:	4926      	ldr	r1, [pc, #152]	@ (8002328 <main+0xecc>)
 800228e:	4820      	ldr	r0, [pc, #128]	@ (8002310 <main+0xeb4>)
 8002290:	f000 ffec 	bl	800326c <getEventStatusWord>
 8002294:	4603      	mov	r3, r0
 8002296:	461a      	mov	r2, r3
 8002298:	4b24      	ldr	r3, [pc, #144]	@ (800232c <main+0xed0>)
 800229a:	801a      	strh	r2, [r3, #0]
			  Etc_Buffer_In.LANLong[0] = ((uint32_t)TxStatus << 16) | (uint32_t)etc_new_command;
 800229c:	4b23      	ldr	r3, [pc, #140]	@ (800232c <main+0xed0>)
 800229e:	881b      	ldrh	r3, [r3, #0]
 80022a0:	041b      	lsls	r3, r3, #16
 80022a2:	4a23      	ldr	r2, [pc, #140]	@ (8002330 <main+0xed4>)
 80022a4:	8812      	ldrh	r2, [r2, #0]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	4a22      	ldr	r2, [pc, #136]	@ (8002334 <main+0xed8>)
 80022aa:	6013      	str	r3, [r2, #0]
			  Etc_Buffer_In.LANFloat[1] = (float)TxData;
 80022ac:	4b22      	ldr	r3, [pc, #136]	@ (8002338 <main+0xedc>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	ee07 3a90 	vmov	s15, r3
 80022b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002334 <main+0xed8>)
 80022ba:	edc3 7a01 	vstr	s15, [r3, #4]
			  continuous_tx_flag = true;  // Mark that data has been sent
 80022be:	4b15      	ldr	r3, [pc, #84]	@ (8002314 <main+0xeb8>)
 80022c0:	2201      	movs	r2, #1
 80022c2:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  if (get_command_flag) {
 80022c4:	4b1d      	ldr	r3, [pc, #116]	@ (800233c <main+0xee0>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	f43f a8f0 	beq.w	80014ae <main+0x52>
		  get_sent_count++;
 80022ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002340 <main+0xee4>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	3301      	adds	r3, #1
 80022d4:	b2da      	uxtb	r2, r3
 80022d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002340 <main+0xee4>)
 80022d8:	701a      	strb	r2, [r3, #0]
			TxStatus = getEventStatusWord(&tmc4671_controller, &Pcap_status);
 80022da:	4913      	ldr	r1, [pc, #76]	@ (8002328 <main+0xecc>)
 80022dc:	480c      	ldr	r0, [pc, #48]	@ (8002310 <main+0xeb4>)
 80022de:	f000 ffc5 	bl	800326c <getEventStatusWord>
 80022e2:	4603      	mov	r3, r0
 80022e4:	461a      	mov	r2, r3
 80022e6:	4b11      	ldr	r3, [pc, #68]	@ (800232c <main+0xed0>)
 80022e8:	801a      	strh	r2, [r3, #0]
			Etc_Buffer_In.LANLong[0] = ((uint32_t) TxStatus << 16) | (uint32_t) etc_new_command;
 80022ea:	4b10      	ldr	r3, [pc, #64]	@ (800232c <main+0xed0>)
 80022ec:	881b      	ldrh	r3, [r3, #0]
 80022ee:	041b      	lsls	r3, r3, #16
 80022f0:	4a0f      	ldr	r2, [pc, #60]	@ (8002330 <main+0xed4>)
 80022f2:	8812      	ldrh	r2, [r2, #0]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	4a0f      	ldr	r2, [pc, #60]	@ (8002334 <main+0xed8>)
 80022f8:	6013      	str	r3, [r2, #0]
			Etc_Buffer_In.LANFloat[1] = (float)TxData;
 80022fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002338 <main+0xedc>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	ee07 3a90 	vmov	s15, r3
 8002302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002306:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <main+0xed8>)
 8002308:	edc3 7a01 	vstr	s15, [r3, #4]
	  if (pcap_init_ok) {
 800230c:	f7ff b8cf 	b.w	80014ae <main+0x52>
 8002310:	200002c0 	.word	0x200002c0
 8002314:	2000031e 	.word	0x2000031e
 8002318:	20000320 	.word	0x20000320
 800231c:	20000324 	.word	0x20000324
 8002320:	2000031c 	.word	0x2000031c
 8002324:	2000034d 	.word	0x2000034d
 8002328:	2000034a 	.word	0x2000034a
 800232c:	20000348 	.word	0x20000348
 8002330:	20000328 	.word	0x20000328
 8002334:	200000a4 	.word	0x200000a4
 8002338:	20000344 	.word	0x20000344
 800233c:	2000031d 	.word	0x2000031d
 8002340:	2000034e 	.word	0x2000034e

08002344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b094      	sub	sp, #80	@ 0x50
 8002348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800234a:	f107 0320 	add.w	r3, r7, #32
 800234e:	2230      	movs	r2, #48	@ 0x30
 8002350:	2100      	movs	r1, #0
 8002352:	4618      	mov	r0, r3
 8002354:	f004 ffb2 	bl	80072bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002358:	f107 030c 	add.w	r3, r7, #12
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	605a      	str	r2, [r3, #4]
 8002362:	609a      	str	r2, [r3, #8]
 8002364:	60da      	str	r2, [r3, #12]
 8002366:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002368:	2300      	movs	r3, #0
 800236a:	60bb      	str	r3, [r7, #8]
 800236c:	4b27      	ldr	r3, [pc, #156]	@ (800240c <SystemClock_Config+0xc8>)
 800236e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002370:	4a26      	ldr	r2, [pc, #152]	@ (800240c <SystemClock_Config+0xc8>)
 8002372:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002376:	6413      	str	r3, [r2, #64]	@ 0x40
 8002378:	4b24      	ldr	r3, [pc, #144]	@ (800240c <SystemClock_Config+0xc8>)
 800237a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002380:	60bb      	str	r3, [r7, #8]
 8002382:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002384:	2300      	movs	r3, #0
 8002386:	607b      	str	r3, [r7, #4]
 8002388:	4b21      	ldr	r3, [pc, #132]	@ (8002410 <SystemClock_Config+0xcc>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a20      	ldr	r2, [pc, #128]	@ (8002410 <SystemClock_Config+0xcc>)
 800238e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002392:	6013      	str	r3, [r2, #0]
 8002394:	4b1e      	ldr	r3, [pc, #120]	@ (8002410 <SystemClock_Config+0xcc>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800239c:	607b      	str	r3, [r7, #4]
 800239e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023a0:	2301      	movs	r3, #1
 80023a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80023a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023aa:	2302      	movs	r3, #2
 80023ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80023b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80023b4:	2319      	movs	r3, #25
 80023b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80023b8:	23c0      	movs	r3, #192	@ 0xc0
 80023ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023bc:	2302      	movs	r3, #2
 80023be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80023c0:	2304      	movs	r3, #4
 80023c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023c4:	f107 0320 	add.w	r3, r7, #32
 80023c8:	4618      	mov	r0, r3
 80023ca:	f003 f827 	bl	800541c <HAL_RCC_OscConfig>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023d4:	f000 fa1e 	bl	8002814 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023d8:	230f      	movs	r3, #15
 80023da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023dc:	2302      	movs	r3, #2
 80023de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80023ee:	f107 030c 	add.w	r3, r7, #12
 80023f2:	2103      	movs	r1, #3
 80023f4:	4618      	mov	r0, r3
 80023f6:	f003 fa89 	bl	800590c <HAL_RCC_ClockConfig>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002400:	f000 fa08 	bl	8002814 <Error_Handler>
  }
}
 8002404:	bf00      	nop
 8002406:	3750      	adds	r7, #80	@ 0x50
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40023800 	.word	0x40023800
 8002410:	40007000 	.word	0x40007000

08002414 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002418:	4b12      	ldr	r3, [pc, #72]	@ (8002464 <MX_I2C1_Init+0x50>)
 800241a:	4a13      	ldr	r2, [pc, #76]	@ (8002468 <MX_I2C1_Init+0x54>)
 800241c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800241e:	4b11      	ldr	r3, [pc, #68]	@ (8002464 <MX_I2C1_Init+0x50>)
 8002420:	4a12      	ldr	r2, [pc, #72]	@ (800246c <MX_I2C1_Init+0x58>)
 8002422:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002424:	4b0f      	ldr	r3, [pc, #60]	@ (8002464 <MX_I2C1_Init+0x50>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800242a:	4b0e      	ldr	r3, [pc, #56]	@ (8002464 <MX_I2C1_Init+0x50>)
 800242c:	2200      	movs	r2, #0
 800242e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002430:	4b0c      	ldr	r3, [pc, #48]	@ (8002464 <MX_I2C1_Init+0x50>)
 8002432:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002436:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002438:	4b0a      	ldr	r3, [pc, #40]	@ (8002464 <MX_I2C1_Init+0x50>)
 800243a:	2200      	movs	r2, #0
 800243c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800243e:	4b09      	ldr	r3, [pc, #36]	@ (8002464 <MX_I2C1_Init+0x50>)
 8002440:	2200      	movs	r2, #0
 8002442:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002444:	4b07      	ldr	r3, [pc, #28]	@ (8002464 <MX_I2C1_Init+0x50>)
 8002446:	2200      	movs	r2, #0
 8002448:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800244a:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <MX_I2C1_Init+0x50>)
 800244c:	2200      	movs	r2, #0
 800244e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002450:	4804      	ldr	r0, [pc, #16]	@ (8002464 <MX_I2C1_Init+0x50>)
 8002452:	f001 fccf 	bl	8003df4 <HAL_I2C_Init>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800245c:	f000 f9da 	bl	8002814 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002460:	bf00      	nop
 8002462:	bd80      	pop	{r7, pc}
 8002464:	200000c4 	.word	0x200000c4
 8002468:	40005400 	.word	0x40005400
 800246c:	000186a0 	.word	0x000186a0

08002470 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002474:	4b12      	ldr	r3, [pc, #72]	@ (80024c0 <MX_I2C2_Init+0x50>)
 8002476:	4a13      	ldr	r2, [pc, #76]	@ (80024c4 <MX_I2C2_Init+0x54>)
 8002478:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800247a:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <MX_I2C2_Init+0x50>)
 800247c:	4a12      	ldr	r2, [pc, #72]	@ (80024c8 <MX_I2C2_Init+0x58>)
 800247e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002480:	4b0f      	ldr	r3, [pc, #60]	@ (80024c0 <MX_I2C2_Init+0x50>)
 8002482:	2200      	movs	r2, #0
 8002484:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002486:	4b0e      	ldr	r3, [pc, #56]	@ (80024c0 <MX_I2C2_Init+0x50>)
 8002488:	2200      	movs	r2, #0
 800248a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800248c:	4b0c      	ldr	r3, [pc, #48]	@ (80024c0 <MX_I2C2_Init+0x50>)
 800248e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002492:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002494:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <MX_I2C2_Init+0x50>)
 8002496:	2200      	movs	r2, #0
 8002498:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800249a:	4b09      	ldr	r3, [pc, #36]	@ (80024c0 <MX_I2C2_Init+0x50>)
 800249c:	2200      	movs	r2, #0
 800249e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024a0:	4b07      	ldr	r3, [pc, #28]	@ (80024c0 <MX_I2C2_Init+0x50>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024a6:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <MX_I2C2_Init+0x50>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80024ac:	4804      	ldr	r0, [pc, #16]	@ (80024c0 <MX_I2C2_Init+0x50>)
 80024ae:	f001 fca1 	bl	8003df4 <HAL_I2C_Init>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80024b8:	f000 f9ac 	bl	8002814 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80024bc:	bf00      	nop
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	20000118 	.word	0x20000118
 80024c4:	40005800 	.word	0x40005800
 80024c8:	000186a0 	.word	0x000186a0

080024cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80024d0:	4b17      	ldr	r3, [pc, #92]	@ (8002530 <MX_SPI1_Init+0x64>)
 80024d2:	4a18      	ldr	r2, [pc, #96]	@ (8002534 <MX_SPI1_Init+0x68>)
 80024d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024d6:	4b16      	ldr	r3, [pc, #88]	@ (8002530 <MX_SPI1_Init+0x64>)
 80024d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80024dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80024de:	4b14      	ldr	r3, [pc, #80]	@ (8002530 <MX_SPI1_Init+0x64>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024e4:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <MX_SPI1_Init+0x64>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80024ea:	4b11      	ldr	r3, [pc, #68]	@ (8002530 <MX_SPI1_Init+0x64>)
 80024ec:	2202      	movs	r2, #2
 80024ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80024f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002530 <MX_SPI1_Init+0x64>)
 80024f2:	2201      	movs	r2, #1
 80024f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80024f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002530 <MX_SPI1_Init+0x64>)
 80024f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80024fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002530 <MX_SPI1_Init+0x64>)
 8002500:	2220      	movs	r2, #32
 8002502:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002504:	4b0a      	ldr	r3, [pc, #40]	@ (8002530 <MX_SPI1_Init+0x64>)
 8002506:	2200      	movs	r2, #0
 8002508:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800250a:	4b09      	ldr	r3, [pc, #36]	@ (8002530 <MX_SPI1_Init+0x64>)
 800250c:	2200      	movs	r2, #0
 800250e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002510:	4b07      	ldr	r3, [pc, #28]	@ (8002530 <MX_SPI1_Init+0x64>)
 8002512:	2200      	movs	r2, #0
 8002514:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002516:	4b06      	ldr	r3, [pc, #24]	@ (8002530 <MX_SPI1_Init+0x64>)
 8002518:	220a      	movs	r2, #10
 800251a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800251c:	4804      	ldr	r0, [pc, #16]	@ (8002530 <MX_SPI1_Init+0x64>)
 800251e:	f003 fbc1 	bl	8005ca4 <HAL_SPI_Init>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002528:	f000 f974 	bl	8002814 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800252c:	bf00      	nop
 800252e:	bd80      	pop	{r7, pc}
 8002530:	2000016c 	.word	0x2000016c
 8002534:	40013000 	.word	0x40013000

08002538 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800253c:	4b17      	ldr	r3, [pc, #92]	@ (800259c <MX_SPI2_Init+0x64>)
 800253e:	4a18      	ldr	r2, [pc, #96]	@ (80025a0 <MX_SPI2_Init+0x68>)
 8002540:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002542:	4b16      	ldr	r3, [pc, #88]	@ (800259c <MX_SPI2_Init+0x64>)
 8002544:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002548:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800254a:	4b14      	ldr	r3, [pc, #80]	@ (800259c <MX_SPI2_Init+0x64>)
 800254c:	2200      	movs	r2, #0
 800254e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002550:	4b12      	ldr	r3, [pc, #72]	@ (800259c <MX_SPI2_Init+0x64>)
 8002552:	2200      	movs	r2, #0
 8002554:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002556:	4b11      	ldr	r3, [pc, #68]	@ (800259c <MX_SPI2_Init+0x64>)
 8002558:	2202      	movs	r2, #2
 800255a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800255c:	4b0f      	ldr	r3, [pc, #60]	@ (800259c <MX_SPI2_Init+0x64>)
 800255e:	2201      	movs	r2, #1
 8002560:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002562:	4b0e      	ldr	r3, [pc, #56]	@ (800259c <MX_SPI2_Init+0x64>)
 8002564:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002568:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800256a:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <MX_SPI2_Init+0x64>)
 800256c:	2218      	movs	r2, #24
 800256e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002570:	4b0a      	ldr	r3, [pc, #40]	@ (800259c <MX_SPI2_Init+0x64>)
 8002572:	2200      	movs	r2, #0
 8002574:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002576:	4b09      	ldr	r3, [pc, #36]	@ (800259c <MX_SPI2_Init+0x64>)
 8002578:	2200      	movs	r2, #0
 800257a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800257c:	4b07      	ldr	r3, [pc, #28]	@ (800259c <MX_SPI2_Init+0x64>)
 800257e:	2200      	movs	r2, #0
 8002580:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002582:	4b06      	ldr	r3, [pc, #24]	@ (800259c <MX_SPI2_Init+0x64>)
 8002584:	220a      	movs	r2, #10
 8002586:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002588:	4804      	ldr	r0, [pc, #16]	@ (800259c <MX_SPI2_Init+0x64>)
 800258a:	f003 fb8b 	bl	8005ca4 <HAL_SPI_Init>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002594:	f000 f93e 	bl	8002814 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002598:	bf00      	nop
 800259a:	bd80      	pop	{r7, pc}
 800259c:	200001c4 	.word	0x200001c4
 80025a0:	40003800 	.word	0x40003800

080025a4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80025a8:	4b17      	ldr	r3, [pc, #92]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025aa:	4a18      	ldr	r2, [pc, #96]	@ (800260c <MX_SPI5_Init+0x68>)
 80025ac:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80025ae:	4b16      	ldr	r3, [pc, #88]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80025b4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80025b6:	4b14      	ldr	r3, [pc, #80]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80025bc:	4b12      	ldr	r3, [pc, #72]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025be:	2200      	movs	r2, #0
 80025c0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80025c2:	4b11      	ldr	r3, [pc, #68]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025c4:	2202      	movs	r2, #2
 80025c6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 80025c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025ca:	2201      	movs	r2, #1
 80025cc:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80025ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025d4:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80025d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025d8:	2208      	movs	r2, #8
 80025da:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025de:	2200      	movs	r2, #0
 80025e0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80025e2:	4b09      	ldr	r3, [pc, #36]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025e8:	4b07      	ldr	r3, [pc, #28]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025f0:	220a      	movs	r2, #10
 80025f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80025f4:	4804      	ldr	r0, [pc, #16]	@ (8002608 <MX_SPI5_Init+0x64>)
 80025f6:	f003 fb55 	bl	8005ca4 <HAL_SPI_Init>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8002600:	f000 f908 	bl	8002814 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002604:	bf00      	nop
 8002606:	bd80      	pop	{r7, pc}
 8002608:	2000021c 	.word	0x2000021c
 800260c:	40015000 	.word	0x40015000

08002610 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002616:	f107 0308 	add.w	r3, r7, #8
 800261a:	2200      	movs	r2, #0
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	605a      	str	r2, [r3, #4]
 8002620:	609a      	str	r2, [r3, #8]
 8002622:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002624:	463b      	mov	r3, r7
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800262c:	4b1d      	ldr	r3, [pc, #116]	@ (80026a4 <MX_TIM4_Init+0x94>)
 800262e:	4a1e      	ldr	r2, [pc, #120]	@ (80026a8 <MX_TIM4_Init+0x98>)
 8002630:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 96-1;
 8002632:	4b1c      	ldr	r3, [pc, #112]	@ (80026a4 <MX_TIM4_Init+0x94>)
 8002634:	225f      	movs	r2, #95	@ 0x5f
 8002636:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002638:	4b1a      	ldr	r3, [pc, #104]	@ (80026a4 <MX_TIM4_Init+0x94>)
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff-1;
 800263e:	4b19      	ldr	r3, [pc, #100]	@ (80026a4 <MX_TIM4_Init+0x94>)
 8002640:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002644:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002646:	4b17      	ldr	r3, [pc, #92]	@ (80026a4 <MX_TIM4_Init+0x94>)
 8002648:	2200      	movs	r2, #0
 800264a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800264c:	4b15      	ldr	r3, [pc, #84]	@ (80026a4 <MX_TIM4_Init+0x94>)
 800264e:	2200      	movs	r2, #0
 8002650:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002652:	4814      	ldr	r0, [pc, #80]	@ (80026a4 <MX_TIM4_Init+0x94>)
 8002654:	f004 f8fc 	bl	8006850 <HAL_TIM_Base_Init>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800265e:	f000 f8d9 	bl	8002814 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002662:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002666:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002668:	f107 0308 	add.w	r3, r7, #8
 800266c:	4619      	mov	r1, r3
 800266e:	480d      	ldr	r0, [pc, #52]	@ (80026a4 <MX_TIM4_Init+0x94>)
 8002670:	f004 f9bf 	bl	80069f2 <HAL_TIM_ConfigClockSource>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800267a:	f000 f8cb 	bl	8002814 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800267e:	2300      	movs	r3, #0
 8002680:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002682:	2300      	movs	r3, #0
 8002684:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002686:	463b      	mov	r3, r7
 8002688:	4619      	mov	r1, r3
 800268a:	4806      	ldr	r0, [pc, #24]	@ (80026a4 <MX_TIM4_Init+0x94>)
 800268c:	f004 fb9e 	bl	8006dcc <HAL_TIMEx_MasterConfigSynchronization>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002696:	f000 f8bd 	bl	8002814 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  /* USER CODE END TIM4_Init 2 */
}
 800269a:	bf00      	nop
 800269c:	3718      	adds	r7, #24
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000274 	.word	0x20000274
 80026a8:	40000800 	.word	0x40000800

080026ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b08a      	sub	sp, #40	@ 0x28
 80026b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b2:	f107 0314 	add.w	r3, r7, #20
 80026b6:	2200      	movs	r2, #0
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	605a      	str	r2, [r3, #4]
 80026bc:	609a      	str	r2, [r3, #8]
 80026be:	60da      	str	r2, [r3, #12]
 80026c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	613b      	str	r3, [r7, #16]
 80026c6:	4b4f      	ldr	r3, [pc, #316]	@ (8002804 <MX_GPIO_Init+0x158>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ca:	4a4e      	ldr	r2, [pc, #312]	@ (8002804 <MX_GPIO_Init+0x158>)
 80026cc:	f043 0304 	orr.w	r3, r3, #4
 80026d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026d2:	4b4c      	ldr	r3, [pc, #304]	@ (8002804 <MX_GPIO_Init+0x158>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d6:	f003 0304 	and.w	r3, r3, #4
 80026da:	613b      	str	r3, [r7, #16]
 80026dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	4b48      	ldr	r3, [pc, #288]	@ (8002804 <MX_GPIO_Init+0x158>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e6:	4a47      	ldr	r2, [pc, #284]	@ (8002804 <MX_GPIO_Init+0x158>)
 80026e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ee:	4b45      	ldr	r3, [pc, #276]	@ (8002804 <MX_GPIO_Init+0x158>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	60bb      	str	r3, [r7, #8]
 80026fe:	4b41      	ldr	r3, [pc, #260]	@ (8002804 <MX_GPIO_Init+0x158>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002702:	4a40      	ldr	r2, [pc, #256]	@ (8002804 <MX_GPIO_Init+0x158>)
 8002704:	f043 0301 	orr.w	r3, r3, #1
 8002708:	6313      	str	r3, [r2, #48]	@ 0x30
 800270a:	4b3e      	ldr	r3, [pc, #248]	@ (8002804 <MX_GPIO_Init+0x158>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	60bb      	str	r3, [r7, #8]
 8002714:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	607b      	str	r3, [r7, #4]
 800271a:	4b3a      	ldr	r3, [pc, #232]	@ (8002804 <MX_GPIO_Init+0x158>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	4a39      	ldr	r2, [pc, #228]	@ (8002804 <MX_GPIO_Init+0x158>)
 8002720:	f043 0302 	orr.w	r3, r3, #2
 8002724:	6313      	str	r3, [r2, #48]	@ 0x30
 8002726:	4b37      	ldr	r3, [pc, #220]	@ (8002804 <MX_GPIO_Init+0x158>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	607b      	str	r3, [r7, #4]
 8002730:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002732:	2200      	movs	r2, #0
 8002734:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002738:	4833      	ldr	r0, [pc, #204]	@ (8002808 <MX_GPIO_Init+0x15c>)
 800273a:	f001 fb41 	bl	8003dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TMC4671_CS_Pin|ADXL345_CS_Pin|LAN9252_CS_Pin, GPIO_PIN_RESET);
 800273e:	2200      	movs	r2, #0
 8002740:	f640 2108 	movw	r1, #2568	@ 0xa08
 8002744:	4831      	ldr	r0, [pc, #196]	@ (800280c <MX_GPIO_Init+0x160>)
 8002746:	f001 fb3b 	bl	8003dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTRL_EN_GPIO_Port, CTRL_EN_Pin, GPIO_PIN_RESET);
 800274a:	2200      	movs	r2, #0
 800274c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002750:	482f      	ldr	r0, [pc, #188]	@ (8002810 <MX_GPIO_Init+0x164>)
 8002752:	f001 fb35 	bl	8003dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002756:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800275a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800275c:	2301      	movs	r3, #1
 800275e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002764:	2300      	movs	r3, #0
 8002766:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	4619      	mov	r1, r3
 800276e:	4826      	ldr	r0, [pc, #152]	@ (8002808 <MX_GPIO_Init+0x15c>)
 8002770:	f001 f9a2 	bl	8003ab8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TMC4671_CS_Pin ADXL345_CS_Pin LAN9252_CS_Pin */
  GPIO_InitStruct.Pin = TMC4671_CS_Pin|ADXL345_CS_Pin|LAN9252_CS_Pin;
 8002774:	f640 2308 	movw	r3, #2568	@ 0xa08
 8002778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800277a:	2301      	movs	r3, #1
 800277c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277e:	2300      	movs	r3, #0
 8002780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002782:	2300      	movs	r3, #0
 8002784:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002786:	f107 0314 	add.w	r3, r7, #20
 800278a:	4619      	mov	r1, r3
 800278c:	481f      	ldr	r0, [pc, #124]	@ (800280c <MX_GPIO_Init+0x160>)
 800278e:	f001 f993 	bl	8003ab8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TMC6100_CS_Pin */
  GPIO_InitStruct.Pin = TMC6100_CS_Pin;
 8002792:	2310      	movs	r3, #16
 8002794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002796:	2300      	movs	r3, #0
 8002798:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279a:	2300      	movs	r3, #0
 800279c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TMC6100_CS_GPIO_Port, &GPIO_InitStruct);
 800279e:	f107 0314 	add.w	r3, r7, #20
 80027a2:	4619      	mov	r1, r3
 80027a4:	4819      	ldr	r0, [pc, #100]	@ (800280c <MX_GPIO_Init+0x160>)
 80027a6:	f001 f987 	bl	8003ab8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TMC_STATUS_Pin */
  GPIO_InitStruct.Pin = TMC_STATUS_Pin;
 80027aa:	2302      	movs	r3, #2
 80027ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027ae:	2300      	movs	r3, #0
 80027b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b2:	2300      	movs	r3, #0
 80027b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TMC_STATUS_GPIO_Port, &GPIO_InitStruct);
 80027b6:	f107 0314 	add.w	r3, r7, #20
 80027ba:	4619      	mov	r1, r3
 80027bc:	4814      	ldr	r0, [pc, #80]	@ (8002810 <MX_GPIO_Init+0x164>)
 80027be:	f001 f97b 	bl	8003ab8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_INDEX_Pin */
  GPIO_InitStruct.Pin = ENC_INDEX_Pin;
 80027c2:	2304      	movs	r3, #4
 80027c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80027c6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80027ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_INDEX_GPIO_Port, &GPIO_InitStruct);
 80027d0:	f107 0314 	add.w	r3, r7, #20
 80027d4:	4619      	mov	r1, r3
 80027d6:	480e      	ldr	r0, [pc, #56]	@ (8002810 <MX_GPIO_Init+0x164>)
 80027d8:	f001 f96e 	bl	8003ab8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTRL_EN_Pin */
  GPIO_InitStruct.Pin = CTRL_EN_Pin;
 80027dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e2:	2301      	movs	r3, #1
 80027e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e6:	2300      	movs	r3, #0
 80027e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ea:	2300      	movs	r3, #0
 80027ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CTRL_EN_GPIO_Port, &GPIO_InitStruct);
 80027ee:	f107 0314 	add.w	r3, r7, #20
 80027f2:	4619      	mov	r1, r3
 80027f4:	4806      	ldr	r0, [pc, #24]	@ (8002810 <MX_GPIO_Init+0x164>)
 80027f6:	f001 f95f 	bl	8003ab8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80027fa:	bf00      	nop
 80027fc:	3728      	adds	r7, #40	@ 0x28
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40023800 	.word	0x40023800
 8002808:	40020800 	.word	0x40020800
 800280c:	40020000 	.word	0x40020000
 8002810:	40020400 	.word	0x40020400

08002814 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002818:	b672      	cpsid	i
}
 800281a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800281c:	bf00      	nop
 800281e:	e7fd      	b.n	800281c <Error_Handler+0x8>

08002820 <initMovingAverage>:
#include "moving_average.h"

void initMovingAverage(MovingAverage *mAvg) {
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < MOVING_AVERAGE_LENGTH; i++) {
 8002828:	2300      	movs	r3, #0
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	e007      	b.n	800283e <initMovingAverage+0x1e>
        mAvg->buffer[i] = 0;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	2100      	movs	r1, #0
 8002834:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < MOVING_AVERAGE_LENGTH; i++) {
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	3301      	adds	r3, #1
 800283c:	60fb      	str	r3, [r7, #12]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2b0e      	cmp	r3, #14
 8002842:	ddf4      	ble.n	800282e <initMovingAverage+0xe>
    }
    mAvg->counter = 0;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	879a      	strh	r2, [r3, #60]	@ 0x3c
    mAvg->sum = 0;
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	f04f 0300 	mov.w	r3, #0
 8002854:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    mAvg->out = 0;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800285e:	bf00      	nop
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr

0800286a <updateMovingAverage>:

void updateMovingAverage(MovingAverage *mAvg, uint32_t newValue) {
 800286a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
    mAvg->sum -= mAvg->buffer[mAvg->counter];
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800287c:	68f9      	ldr	r1, [r7, #12]
 800287e:	8f89      	ldrh	r1, [r1, #60]	@ 0x3c
 8002880:	4608      	mov	r0, r1
 8002882:	68f9      	ldr	r1, [r7, #12]
 8002884:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8002888:	2000      	movs	r0, #0
 800288a:	4688      	mov	r8, r1
 800288c:	4681      	mov	r9, r0
 800288e:	ebb2 0108 	subs.w	r1, r2, r8
 8002892:	6039      	str	r1, [r7, #0]
 8002894:	eb63 0309 	sbc.w	r3, r3, r9
 8002898:	607b      	str	r3, [r7, #4]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	e9d7 1200 	ldrd	r1, r2, [r7]
 80028a0:	e9c3 1212 	strd	r1, r2, [r3, #72]	@ 0x48
    mAvg->buffer[mAvg->counter] = newValue;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80028a8:	4619      	mov	r1, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	68ba      	ldr	r2, [r7, #8]
 80028ae:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    mAvg->sum += newValue;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 80028b8:	68b9      	ldr	r1, [r7, #8]
 80028ba:	2000      	movs	r0, #0
 80028bc:	460c      	mov	r4, r1
 80028be:	4605      	mov	r5, r0
 80028c0:	eb12 0a04 	adds.w	sl, r2, r4
 80028c4:	eb43 0b05 	adc.w	fp, r3, r5
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	e9c3 ab12 	strd	sl, fp, [r3, #72]	@ 0x48

    mAvg->counter++;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80028d2:	3301      	adds	r3, #1
 80028d4:	b29a      	uxth	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
    if (mAvg->counter >= MOVING_AVERAGE_LENGTH) {
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80028de:	2b0e      	cmp	r3, #14
 80028e0:	d902      	bls.n	80028e8 <updateMovingAverage+0x7e>
        mAvg->counter = 0;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	879a      	strh	r2, [r3, #60]	@ 0x3c
    }

    mAvg->out = mAvg->sum / MOVING_AVERAGE_LENGTH;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80028ee:	f04f 020f 	mov.w	r2, #15
 80028f2:	f04f 0300 	mov.w	r3, #0
 80028f6:	f7fe f8d9 	bl	8000aac <__aeabi_uldivmod>
 80028fa:	4602      	mov	r2, r0
 80028fc:	460b      	mov	r3, r1
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800290c <pcap_init>:
uint32_t pcap_capval_check1;
uint32_t pcap_capval_check2;
uint32_t pcap_capval_avg;

// init / check the pcap interface on I2C, return true if init ok
bool pcap_init(){
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af02      	add	r7, sp, #8
	uint8_t buf[10] = {0};
 8002912:	2300      	movs	r3, #0
 8002914:	607b      	str	r3, [r7, #4]
 8002916:	f107 0308 	add.w	r3, r7, #8
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	809a      	strh	r2, [r3, #4]
	HAL_StatusTypeDef ret;
    // read and check TEST data 1 byte
	buf[0] = PCAP_TEST_ADDR;
 8002920:	237e      	movs	r3, #126	@ 0x7e
 8002922:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 8002924:	1d3a      	adds	r2, r7, #4
 8002926:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	2301      	movs	r3, #1
 800292e:	2150      	movs	r1, #80	@ 0x50
 8002930:	481c      	ldr	r0, [pc, #112]	@ (80029a4 <pcap_init+0x98>)
 8002932:	f001 fba3 	bl	800407c <HAL_I2C_Master_Transmit>
 8002936:	4603      	mov	r3, r0
 8002938:	73fb      	strb	r3, [r7, #15]
	if(ret != HAL_OK){
 800293a:	7bfb      	ldrb	r3, [r7, #15]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d006      	beq.n	800294e <pcap_init+0x42>
		printf("Error sending Pcap test command, code = %d\n", ret);
 8002940:	7bfb      	ldrb	r3, [r7, #15]
 8002942:	4619      	mov	r1, r3
 8002944:	4818      	ldr	r0, [pc, #96]	@ (80029a8 <pcap_init+0x9c>)
 8002946:	f004 fb71 	bl	800702c <iprintf>
		return false;
 800294a:	2300      	movs	r3, #0
 800294c:	e025      	b.n	800299a <pcap_init+0x8e>
	}else{
		ret = HAL_I2C_Master_Receive(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 800294e:	1d3a      	adds	r2, r7, #4
 8002950:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	2301      	movs	r3, #1
 8002958:	2150      	movs	r1, #80	@ 0x50
 800295a:	4812      	ldr	r0, [pc, #72]	@ (80029a4 <pcap_init+0x98>)
 800295c:	f001 fc8c 	bl	8004278 <HAL_I2C_Master_Receive>
 8002960:	4603      	mov	r3, r0
 8002962:	73fb      	strb	r3, [r7, #15]
		if(ret != HAL_OK){
 8002964:	7bfb      	ldrb	r3, [r7, #15]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d006      	beq.n	8002978 <pcap_init+0x6c>
			printf("Bad response while reading Pcap test command, bytes received = %d\n", ret);
 800296a:	7bfb      	ldrb	r3, [r7, #15]
 800296c:	4619      	mov	r1, r3
 800296e:	480f      	ldr	r0, [pc, #60]	@ (80029ac <pcap_init+0xa0>)
 8002970:	f004 fb5c 	bl	800702c <iprintf>
			return false;
 8002974:	2300      	movs	r3, #0
 8002976:	e010      	b.n	800299a <pcap_init+0x8e>
		}else{
			if(buf[0] != PCAP_TEST_DATA){
 8002978:	793b      	ldrb	r3, [r7, #4]
 800297a:	2b11      	cmp	r3, #17
 800297c:	d006      	beq.n	800298c <pcap_init+0x80>
				printf("Bad response received from Pcap test command, data received = %x\n", buf[0]);
 800297e:	793b      	ldrb	r3, [r7, #4]
 8002980:	4619      	mov	r1, r3
 8002982:	480b      	ldr	r0, [pc, #44]	@ (80029b0 <pcap_init+0xa4>)
 8002984:	f004 fb52 	bl	800702c <iprintf>
				return false;
 8002988:	2300      	movs	r3, #0
 800298a:	e006      	b.n	800299a <pcap_init+0x8e>
			}
		}
	}
	initMovingAverage(&mAvg);
 800298c:	4809      	ldr	r0, [pc, #36]	@ (80029b4 <pcap_init+0xa8>)
 800298e:	f7ff ff47 	bl	8002820 <initMovingAverage>


	printf("Pcap test command succeeded\n");
 8002992:	4809      	ldr	r0, [pc, #36]	@ (80029b8 <pcap_init+0xac>)
 8002994:	f004 fbb2 	bl	80070fc <puts>
	return true;
 8002998:	2301      	movs	r3, #1
}
 800299a:	4618      	mov	r0, r3
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	200000c4 	.word	0x200000c4
 80029a8:	08007ddc 	.word	0x08007ddc
 80029ac:	08007e08 	.word	0x08007e08
 80029b0:	08007e4c 	.word	0x08007e4c
 80029b4:	20000350 	.word	0x20000350
 80029b8:	08007e90 	.word	0x08007e90

080029bc <pcap_scan>:

// one pcap scan - get sts, cap, temp values
PcapErrorStatus pcap_scan(){
 80029bc:	b580      	push	{r7, lr}
 80029be:	b086      	sub	sp, #24
 80029c0:	af02      	add	r7, sp, #8
	uint8_t buf[10] = {0};
 80029c2:	2300      	movs	r3, #0
 80029c4:	603b      	str	r3, [r7, #0]
 80029c6:	1d3b      	adds	r3, r7, #4
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	809a      	strh	r2, [r3, #4]
	HAL_StatusTypeDef ret;
	PcapErrorStatus errorStatus = PCAP_NO_ERROR;
 80029ce:	2300      	movs	r3, #0
 80029d0:	73fb      	strb	r3, [r7, #15]

	// read and display error status 2 bytes
	buf[0] = PCAP_STS_ADDR;
 80029d2:	2361      	movs	r3, #97	@ 0x61
 80029d4:	703b      	strb	r3, [r7, #0]
	ret = HAL_I2C_Master_Transmit(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 80029d6:	463a      	mov	r2, r7
 80029d8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	2301      	movs	r3, #1
 80029e0:	2150      	movs	r1, #80	@ 0x50
 80029e2:	48a5      	ldr	r0, [pc, #660]	@ (8002c78 <pcap_scan+0x2bc>)
 80029e4:	f001 fb4a 	bl	800407c <HAL_I2C_Master_Transmit>
 80029e8:	4603      	mov	r3, r0
 80029ea:	73bb      	strb	r3, [r7, #14]
	if(ret != HAL_OK){
 80029ec:	7bbb      	ldrb	r3, [r7, #14]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d009      	beq.n	8002a06 <pcap_scan+0x4a>
		printf("Error sending RD STS command, code = %d\n", ret);
 80029f2:	7bbb      	ldrb	r3, [r7, #14]
 80029f4:	4619      	mov	r1, r3
 80029f6:	48a1      	ldr	r0, [pc, #644]	@ (8002c7c <pcap_scan+0x2c0>)
 80029f8:	f004 fb18 	bl	800702c <iprintf>
		errorStatus |= PCAP_COMM_ERROR;
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
 80029fe:	f043 0301 	orr.w	r3, r3, #1
 8002a02:	73fb      	strb	r3, [r7, #15]
		return;
 8002a04:	e133      	b.n	8002c6e <pcap_scan+0x2b2>
	}else{
		ret = HAL_I2C_Master_Receive(&PCAP_PORT, PCAP_ADDR, buf, 2, PCAP_MAX_DELAY);
 8002a06:	463a      	mov	r2, r7
 8002a08:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	2302      	movs	r3, #2
 8002a10:	2150      	movs	r1, #80	@ 0x50
 8002a12:	4899      	ldr	r0, [pc, #612]	@ (8002c78 <pcap_scan+0x2bc>)
 8002a14:	f001 fc30 	bl	8004278 <HAL_I2C_Master_Receive>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	73bb      	strb	r3, [r7, #14]
		if(ret != HAL_OK){
 8002a1c:	7bbb      	ldrb	r3, [r7, #14]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d009      	beq.n	8002a36 <pcap_scan+0x7a>
			printf("Bad response while reading RD STS command, bytes received = %d\n", ret);
 8002a22:	7bbb      	ldrb	r3, [r7, #14]
 8002a24:	4619      	mov	r1, r3
 8002a26:	4896      	ldr	r0, [pc, #600]	@ (8002c80 <pcap_scan+0x2c4>)
 8002a28:	f004 fb00 	bl	800702c <iprintf>
			errorStatus |= PCAP_COMM_ERROR;
 8002a2c:	7bfb      	ldrb	r3, [r7, #15]
 8002a2e:	f043 0301 	orr.w	r3, r3, #1
 8002a32:	73fb      	strb	r3, [r7, #15]
			return;
 8002a34:	e11b      	b.n	8002c6e <pcap_scan+0x2b2>
		}else{
			uint16_t pcap_sts = ((uint16_t)buf[1] << 8) | (uint16_t)buf[0];
 8002a36:	787b      	ldrb	r3, [r7, #1]
 8002a38:	021b      	lsls	r3, r3, #8
 8002a3a:	b21a      	sxth	r2, r3
 8002a3c:	783b      	ldrb	r3, [r7, #0]
 8002a3e:	b21b      	sxth	r3, r3
 8002a40:	4313      	orrs	r3, r2
 8002a42:	b21b      	sxth	r3, r3
 8002a44:	81bb      	strh	r3, [r7, #12]
			errorStatus = PCAP_NO_ERROR;
 8002a46:	2300      	movs	r3, #0
 8002a48:	73fb      	strb	r3, [r7, #15]
			printf("Status = %x\n", pcap_sts);
 8002a4a:	89bb      	ldrh	r3, [r7, #12]
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	488d      	ldr	r0, [pc, #564]	@ (8002c84 <pcap_scan+0x2c8>)
 8002a50:	f004 faec 	bl	800702c <iprintf>
		}
	}

	// read and display cap value 4 bytes
	buf[0] = PCAP_CAP_ADDR;
 8002a54:	2340      	movs	r3, #64	@ 0x40
 8002a56:	703b      	strb	r3, [r7, #0]
	buf[1] = 0;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	707b      	strb	r3, [r7, #1]
	ret = HAL_I2C_Master_Transmit(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 8002a5c:	463a      	mov	r2, r7
 8002a5e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	2301      	movs	r3, #1
 8002a66:	2150      	movs	r1, #80	@ 0x50
 8002a68:	4883      	ldr	r0, [pc, #524]	@ (8002c78 <pcap_scan+0x2bc>)
 8002a6a:	f001 fb07 	bl	800407c <HAL_I2C_Master_Transmit>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	73bb      	strb	r3, [r7, #14]
	if(ret != HAL_OK){
 8002a72:	7bbb      	ldrb	r3, [r7, #14]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d00c      	beq.n	8002a92 <pcap_scan+0xd6>
		printf("Error sending RD CAP command, code = %d\n", ret);
 8002a78:	7bbb      	ldrb	r3, [r7, #14]
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	4882      	ldr	r0, [pc, #520]	@ (8002c88 <pcap_scan+0x2cc>)
 8002a7e:	f004 fad5 	bl	800702c <iprintf>
		Etc_Buffer_In.LANByte[5] |= PCAP_COMM_ERROR;
 8002a82:	4b82      	ldr	r3, [pc, #520]	@ (8002c8c <pcap_scan+0x2d0>)
 8002a84:	795b      	ldrb	r3, [r3, #5]
 8002a86:	f043 0301 	orr.w	r3, r3, #1
 8002a8a:	b2da      	uxtb	r2, r3
 8002a8c:	4b7f      	ldr	r3, [pc, #508]	@ (8002c8c <pcap_scan+0x2d0>)
 8002a8e:	715a      	strb	r2, [r3, #5]
		return;
 8002a90:	e0ed      	b.n	8002c6e <pcap_scan+0x2b2>
	}else{
		ret = HAL_I2C_Master_Receive(&PCAP_PORT, PCAP_ADDR, buf, 4, PCAP_MAX_DELAY);
 8002a92:	463a      	mov	r2, r7
 8002a94:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002a98:	9300      	str	r3, [sp, #0]
 8002a9a:	2304      	movs	r3, #4
 8002a9c:	2150      	movs	r1, #80	@ 0x50
 8002a9e:	4876      	ldr	r0, [pc, #472]	@ (8002c78 <pcap_scan+0x2bc>)
 8002aa0:	f001 fbea 	bl	8004278 <HAL_I2C_Master_Receive>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	73bb      	strb	r3, [r7, #14]
		if(ret != HAL_OK){
 8002aa8:	7bbb      	ldrb	r3, [r7, #14]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d009      	beq.n	8002ac2 <pcap_scan+0x106>
			printf("Bad response while reading RD CAP command, bytes received = %d\n", ret);
 8002aae:	7bbb      	ldrb	r3, [r7, #14]
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	4877      	ldr	r0, [pc, #476]	@ (8002c90 <pcap_scan+0x2d4>)
 8002ab4:	f004 faba 	bl	800702c <iprintf>
			errorStatus |= PCAP_COMM_ERROR;
 8002ab8:	7bfb      	ldrb	r3, [r7, #15]
 8002aba:	f043 0301 	orr.w	r3, r3, #1
 8002abe:	73fb      	strb	r3, [r7, #15]
			return;
 8002ac0:	e0d5      	b.n	8002c6e <pcap_scan+0x2b2>
		}else{
			pcap_capval_check1 = ((uint32_t)buf[3] << 24) | ((uint32_t)buf[2] << 16) | ((uint32_t)buf[1] << 8) | (uint32_t)buf[0];
 8002ac2:	78fb      	ldrb	r3, [r7, #3]
 8002ac4:	061a      	lsls	r2, r3, #24
 8002ac6:	78bb      	ldrb	r3, [r7, #2]
 8002ac8:	041b      	lsls	r3, r3, #16
 8002aca:	431a      	orrs	r2, r3
 8002acc:	787b      	ldrb	r3, [r7, #1]
 8002ace:	021b      	lsls	r3, r3, #8
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	783a      	ldrb	r2, [r7, #0]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	4a6f      	ldr	r2, [pc, #444]	@ (8002c94 <pcap_scan+0x2d8>)
 8002ad8:	6013      	str	r3, [r2, #0]

		   delay_us (DEBOUNCE_TIME_US);
 8002ada:	2096      	movs	r0, #150	@ 0x96
 8002adc:	f000 f8ee 	bl	8002cbc <delay_us>

			buf[0] = PCAP_CAP_ADDR;
 8002ae0:	2340      	movs	r3, #64	@ 0x40
 8002ae2:	703b      	strb	r3, [r7, #0]
			buf[1] = 0;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	707b      	strb	r3, [r7, #1]
			ret = HAL_I2C_Master_Transmit(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 8002ae8:	463a      	mov	r2, r7
 8002aea:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	2301      	movs	r3, #1
 8002af2:	2150      	movs	r1, #80	@ 0x50
 8002af4:	4860      	ldr	r0, [pc, #384]	@ (8002c78 <pcap_scan+0x2bc>)
 8002af6:	f001 fac1 	bl	800407c <HAL_I2C_Master_Transmit>
 8002afa:	4603      	mov	r3, r0
 8002afc:	73bb      	strb	r3, [r7, #14]
			if(ret != HAL_OK){
 8002afe:	7bbb      	ldrb	r3, [r7, #14]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d009      	beq.n	8002b18 <pcap_scan+0x15c>
				printf("Error sending RD CAP command, code = %d\n", ret);
 8002b04:	7bbb      	ldrb	r3, [r7, #14]
 8002b06:	4619      	mov	r1, r3
 8002b08:	485f      	ldr	r0, [pc, #380]	@ (8002c88 <pcap_scan+0x2cc>)
 8002b0a:	f004 fa8f 	bl	800702c <iprintf>
				errorStatus |= PCAP_COMM_ERROR;
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
 8002b10:	f043 0301 	orr.w	r3, r3, #1
 8002b14:	73fb      	strb	r3, [r7, #15]
				return;
 8002b16:	e0aa      	b.n	8002c6e <pcap_scan+0x2b2>
			}else{
				ret = HAL_I2C_Master_Receive(&PCAP_PORT, PCAP_ADDR, buf, 4, PCAP_MAX_DELAY);
 8002b18:	463a      	mov	r2, r7
 8002b1a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	2304      	movs	r3, #4
 8002b22:	2150      	movs	r1, #80	@ 0x50
 8002b24:	4854      	ldr	r0, [pc, #336]	@ (8002c78 <pcap_scan+0x2bc>)
 8002b26:	f001 fba7 	bl	8004278 <HAL_I2C_Master_Receive>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	73bb      	strb	r3, [r7, #14]
				if(ret != HAL_OK){
 8002b2e:	7bbb      	ldrb	r3, [r7, #14]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d009      	beq.n	8002b48 <pcap_scan+0x18c>
					printf("Bad response while reading RD CAP command, bytes received = %d\n", ret);
 8002b34:	7bbb      	ldrb	r3, [r7, #14]
 8002b36:	4619      	mov	r1, r3
 8002b38:	4855      	ldr	r0, [pc, #340]	@ (8002c90 <pcap_scan+0x2d4>)
 8002b3a:	f004 fa77 	bl	800702c <iprintf>
					errorStatus |= PCAP_COMM_ERROR;
 8002b3e:	7bfb      	ldrb	r3, [r7, #15]
 8002b40:	f043 0301 	orr.w	r3, r3, #1
 8002b44:	73fb      	strb	r3, [r7, #15]
					return;
 8002b46:	e092      	b.n	8002c6e <pcap_scan+0x2b2>
				}else{
					pcap_capval_check2 = ((uint32_t)buf[3] << 24) | ((uint32_t)buf[2] << 16) | ((uint32_t)buf[1] << 8) | (uint32_t)buf[0];
 8002b48:	78fb      	ldrb	r3, [r7, #3]
 8002b4a:	061a      	lsls	r2, r3, #24
 8002b4c:	78bb      	ldrb	r3, [r7, #2]
 8002b4e:	041b      	lsls	r3, r3, #16
 8002b50:	431a      	orrs	r2, r3
 8002b52:	787b      	ldrb	r3, [r7, #1]
 8002b54:	021b      	lsls	r3, r3, #8
 8002b56:	4313      	orrs	r3, r2
 8002b58:	783a      	ldrb	r2, [r7, #0]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	4a4e      	ldr	r2, [pc, #312]	@ (8002c98 <pcap_scan+0x2dc>)
 8002b5e:	6013      	str	r3, [r2, #0]

					if(abs(pcap_capval_check1 - pcap_capval_check2) < DEBOUNCE_CAP_TOLERANCE){
 8002b60:	4b4c      	ldr	r3, [pc, #304]	@ (8002c94 <pcap_scan+0x2d8>)
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	4b4c      	ldr	r3, [pc, #304]	@ (8002c98 <pcap_scan+0x2dc>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	4b4b      	ldr	r3, [pc, #300]	@ (8002c9c <pcap_scan+0x2e0>)
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	db33      	blt.n	8002bda <pcap_scan+0x21e>
 8002b72:	4b48      	ldr	r3, [pc, #288]	@ (8002c94 <pcap_scan+0x2d8>)
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	4b48      	ldr	r3, [pc, #288]	@ (8002c98 <pcap_scan+0x2dc>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	4b48      	ldr	r3, [pc, #288]	@ (8002ca0 <pcap_scan+0x2e4>)
 8002b80:	429a      	cmp	r2, r3
 8002b82:	dc2a      	bgt.n	8002bda <pcap_scan+0x21e>
						pcap_capval = pcap_capval_check2;
 8002b84:	4b44      	ldr	r3, [pc, #272]	@ (8002c98 <pcap_scan+0x2dc>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a46      	ldr	r2, [pc, #280]	@ (8002ca4 <pcap_scan+0x2e8>)
 8002b8a:	6013      	str	r3, [r2, #0]

						if (pcap_capval > DEBOUNCE_CAP_TOLERANCE){
 8002b8c:	4b45      	ldr	r3, [pc, #276]	@ (8002ca4 <pcap_scan+0x2e8>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a45      	ldr	r2, [pc, #276]	@ (8002ca8 <pcap_scan+0x2ec>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d904      	bls.n	8002ba0 <pcap_scan+0x1e4>
							Etc_Buffer_In.LANLong[2] = pcap_capval;
 8002b96:	4b43      	ldr	r3, [pc, #268]	@ (8002ca4 <pcap_scan+0x2e8>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a3c      	ldr	r2, [pc, #240]	@ (8002c8c <pcap_scan+0x2d0>)
 8002b9c:	6093      	str	r3, [r2, #8]
 8002b9e:	e01c      	b.n	8002bda <pcap_scan+0x21e>
						}
						else {
							updateMovingAverage(&mAvg, pcap_capval);
 8002ba0:	4b40      	ldr	r3, [pc, #256]	@ (8002ca4 <pcap_scan+0x2e8>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4841      	ldr	r0, [pc, #260]	@ (8002cac <pcap_scan+0x2f0>)
 8002ba8:	f7ff fe5f 	bl	800286a <updateMovingAverage>
							pcap_capval_avg = mAvg.out;
 8002bac:	4b3f      	ldr	r3, [pc, #252]	@ (8002cac <pcap_scan+0x2f0>)
 8002bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb0:	4a3f      	ldr	r2, [pc, #252]	@ (8002cb0 <pcap_scan+0x2f4>)
 8002bb2:	6013      	str	r3, [r2, #0]

							//Etc_Buffer_In.LANLong[6] = pcap_capval;
							Etc_Buffer_In.LANLong[2] = pcap_capval_avg;
 8002bb4:	4b3e      	ldr	r3, [pc, #248]	@ (8002cb0 <pcap_scan+0x2f4>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a34      	ldr	r2, [pc, #208]	@ (8002c8c <pcap_scan+0x2d0>)
 8002bba:	6093      	str	r3, [r2, #8]

							if (pcap_capval_avg == PCAP_TIP_TOUCH) {
 8002bbc:	4b3c      	ldr	r3, [pc, #240]	@ (8002cb0 <pcap_scan+0x2f4>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc4:	d103      	bne.n	8002bce <pcap_scan+0x212>
								errorStatus |= PCAP_TIP_TOUCH_ERROR;
 8002bc6:	7bfb      	ldrb	r3, [r7, #15]
 8002bc8:	f043 0302 	orr.w	r3, r3, #2
 8002bcc:	73fb      	strb	r3, [r7, #15]
							}
							printf("Filtered Capacitive Value = %lu\n", pcap_capval_avg);
 8002bce:	4b38      	ldr	r3, [pc, #224]	@ (8002cb0 <pcap_scan+0x2f4>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	4837      	ldr	r0, [pc, #220]	@ (8002cb4 <pcap_scan+0x2f8>)
 8002bd6:	f004 fa29 	bl	800702c <iprintf>
		}

	}

	//read and display temperature value 4 bytes
	buf[0] = PCAP_TEMP_ADDR;
 8002bda:	2358      	movs	r3, #88	@ 0x58
 8002bdc:	703b      	strb	r3, [r7, #0]
	buf[1] = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	707b      	strb	r3, [r7, #1]
	buf[2] = 0;
 8002be2:	2300      	movs	r3, #0
 8002be4:	70bb      	strb	r3, [r7, #2]
	buf[3] = 0;
 8002be6:	2300      	movs	r3, #0
 8002be8:	70fb      	strb	r3, [r7, #3]
	ret = HAL_I2C_Master_Transmit(&PCAP_PORT, PCAP_ADDR, buf, 1, PCAP_MAX_DELAY);
 8002bea:	463a      	mov	r2, r7
 8002bec:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	2150      	movs	r1, #80	@ 0x50
 8002bf6:	4820      	ldr	r0, [pc, #128]	@ (8002c78 <pcap_scan+0x2bc>)
 8002bf8:	f001 fa40 	bl	800407c <HAL_I2C_Master_Transmit>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	73bb      	strb	r3, [r7, #14]
	if(ret != HAL_OK){
 8002c00:	7bbb      	ldrb	r3, [r7, #14]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d009      	beq.n	8002c1a <pcap_scan+0x25e>
		printf("Error sending RD CAP command, code = %d\n", ret);
 8002c06:	7bbb      	ldrb	r3, [r7, #14]
 8002c08:	4619      	mov	r1, r3
 8002c0a:	481f      	ldr	r0, [pc, #124]	@ (8002c88 <pcap_scan+0x2cc>)
 8002c0c:	f004 fa0e 	bl	800702c <iprintf>
		errorStatus |= PCAP_COMM_ERROR;
 8002c10:	7bfb      	ldrb	r3, [r7, #15]
 8002c12:	f043 0301 	orr.w	r3, r3, #1
 8002c16:	73fb      	strb	r3, [r7, #15]
		return;
 8002c18:	e029      	b.n	8002c6e <pcap_scan+0x2b2>
	}else{
		ret = HAL_I2C_Master_Receive(&PCAP_PORT, PCAP_ADDR, buf, 4, PCAP_MAX_DELAY);
 8002c1a:	463a      	mov	r2, r7
 8002c1c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	2304      	movs	r3, #4
 8002c24:	2150      	movs	r1, #80	@ 0x50
 8002c26:	4814      	ldr	r0, [pc, #80]	@ (8002c78 <pcap_scan+0x2bc>)
 8002c28:	f001 fb26 	bl	8004278 <HAL_I2C_Master_Receive>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	73bb      	strb	r3, [r7, #14]
		if(ret != HAL_OK){
 8002c30:	7bbb      	ldrb	r3, [r7, #14]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d009      	beq.n	8002c4a <pcap_scan+0x28e>
			printf("Bad response while reading RD CAP command, bytes received = %d\n", ret);
 8002c36:	7bbb      	ldrb	r3, [r7, #14]
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4815      	ldr	r0, [pc, #84]	@ (8002c90 <pcap_scan+0x2d4>)
 8002c3c:	f004 f9f6 	bl	800702c <iprintf>
			errorStatus |= PCAP_COMM_ERROR;
 8002c40:	7bfb      	ldrb	r3, [r7, #15]
 8002c42:	f043 0301 	orr.w	r3, r3, #1
 8002c46:	73fb      	strb	r3, [r7, #15]
			return;
 8002c48:	e011      	b.n	8002c6e <pcap_scan+0x2b2>
		}else{
			pcap_tempval = ((uint32_t)buf[3] << 24) | ((uint32_t)buf[2] << 16) | ((uint32_t)buf[1] << 8) | (uint32_t)buf[0];
 8002c4a:	78fb      	ldrb	r3, [r7, #3]
 8002c4c:	061a      	lsls	r2, r3, #24
 8002c4e:	78bb      	ldrb	r3, [r7, #2]
 8002c50:	041b      	lsls	r3, r3, #16
 8002c52:	431a      	orrs	r2, r3
 8002c54:	787b      	ldrb	r3, [r7, #1]
 8002c56:	021b      	lsls	r3, r3, #8
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	783a      	ldrb	r2, [r7, #0]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	4a16      	ldr	r2, [pc, #88]	@ (8002cb8 <pcap_scan+0x2fc>)
 8002c60:	6013      	str	r3, [r2, #0]
			Etc_Buffer_In.LANLong[3] = pcap_tempval;
 8002c62:	4b15      	ldr	r3, [pc, #84]	@ (8002cb8 <pcap_scan+0x2fc>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a09      	ldr	r2, [pc, #36]	@ (8002c8c <pcap_scan+0x2d0>)
 8002c68:	60d3      	str	r3, [r2, #12]
			// printf("Temperature Value = %lu\n", pcap_tempval);
		}
	}
	return errorStatus;
 8002c6a:	7bfb      	ldrb	r3, [r7, #15]
 8002c6c:	e7ff      	b.n	8002c6e <pcap_scan+0x2b2>
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3710      	adds	r7, #16
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	200000c4 	.word	0x200000c4
 8002c7c:	08007eac 	.word	0x08007eac
 8002c80:	08007ed8 	.word	0x08007ed8
 8002c84:	08007f18 	.word	0x08007f18
 8002c88:	08007f28 	.word	0x08007f28
 8002c8c:	200000a4 	.word	0x200000a4
 8002c90:	08007f54 	.word	0x08007f54
 8002c94:	200003a8 	.word	0x200003a8
 8002c98:	200003ac 	.word	0x200003ac
 8002c9c:	fa0a1f01 	.word	0xfa0a1f01
 8002ca0:	05f5e0ff 	.word	0x05f5e0ff
 8002ca4:	200003a0 	.word	0x200003a0
 8002ca8:	05f5e100 	.word	0x05f5e100
 8002cac:	20000350 	.word	0x20000350
 8002cb0:	200003b0 	.word	0x200003b0
 8002cb4:	08007f94 	.word	0x08007f94
 8002cb8:	200003a4 	.word	0x200003a4

08002cbc <delay_us>:


//This function is used to create delay in micro second.
void delay_us(uint16_t us) {
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&PCAP_TIMER);
 8002cc6:	480a      	ldr	r0, [pc, #40]	@ (8002cf0 <delay_us+0x34>)
 8002cc8:	f003 fe12 	bl	80068f0 <HAL_TIM_Base_Start>

	__HAL_TIM_SET_COUNTER(&PCAP_TIMER, 0);  // set the counter value a 0
 8002ccc:	4b08      	ldr	r3, [pc, #32]	@ (8002cf0 <delay_us+0x34>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	625a      	str	r2, [r3, #36]	@ 0x24

	while (__HAL_TIM_GET_COUNTER(&PCAP_TIMER) < us);  // wait for the counter to reach the us input in the parameter
 8002cd4:	bf00      	nop
 8002cd6:	4b06      	ldr	r3, [pc, #24]	@ (8002cf0 <delay_us+0x34>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cdc:	88fb      	ldrh	r3, [r7, #6]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d3f9      	bcc.n	8002cd6 <delay_us+0x1a>

	HAL_TIM_Base_Stop(&PCAP_TIMER);
 8002ce2:	4803      	ldr	r0, [pc, #12]	@ (8002cf0 <delay_us+0x34>)
 8002ce4:	f003 fe5e 	bl	80069a4 <HAL_TIM_Base_Stop>
}
 8002ce8:	bf00      	nop
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	20000274 	.word	0x20000274

08002cf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	607b      	str	r3, [r7, #4]
 8002cfe:	4b10      	ldr	r3, [pc, #64]	@ (8002d40 <HAL_MspInit+0x4c>)
 8002d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d02:	4a0f      	ldr	r2, [pc, #60]	@ (8002d40 <HAL_MspInit+0x4c>)
 8002d04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d40 <HAL_MspInit+0x4c>)
 8002d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d12:	607b      	str	r3, [r7, #4]
 8002d14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	603b      	str	r3, [r7, #0]
 8002d1a:	4b09      	ldr	r3, [pc, #36]	@ (8002d40 <HAL_MspInit+0x4c>)
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1e:	4a08      	ldr	r2, [pc, #32]	@ (8002d40 <HAL_MspInit+0x4c>)
 8002d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d26:	4b06      	ldr	r3, [pc, #24]	@ (8002d40 <HAL_MspInit+0x4c>)
 8002d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d2e:	603b      	str	r3, [r7, #0]
 8002d30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	40023800 	.word	0x40023800

08002d44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b08c      	sub	sp, #48	@ 0x30
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d4c:	f107 031c 	add.w	r3, r7, #28
 8002d50:	2200      	movs	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]
 8002d54:	605a      	str	r2, [r3, #4]
 8002d56:	609a      	str	r2, [r3, #8]
 8002d58:	60da      	str	r2, [r3, #12]
 8002d5a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a3b      	ldr	r2, [pc, #236]	@ (8002e50 <HAL_I2C_MspInit+0x10c>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d12c      	bne.n	8002dc0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d66:	2300      	movs	r3, #0
 8002d68:	61bb      	str	r3, [r7, #24]
 8002d6a:	4b3a      	ldr	r3, [pc, #232]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6e:	4a39      	ldr	r2, [pc, #228]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002d70:	f043 0302 	orr.w	r3, r3, #2
 8002d74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d76:	4b37      	ldr	r3, [pc, #220]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	61bb      	str	r3, [r7, #24]
 8002d80:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = PCAP_SCL_Pin|PCAP_SDA_Pin;
 8002d82:	23c0      	movs	r3, #192	@ 0xc0
 8002d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d86:	2312      	movs	r3, #18
 8002d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d92:	2304      	movs	r3, #4
 8002d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d96:	f107 031c 	add.w	r3, r7, #28
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	482e      	ldr	r0, [pc, #184]	@ (8002e58 <HAL_I2C_MspInit+0x114>)
 8002d9e:	f000 fe8b 	bl	8003ab8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002da2:	2300      	movs	r3, #0
 8002da4:	617b      	str	r3, [r7, #20]
 8002da6:	4b2b      	ldr	r3, [pc, #172]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002daa:	4a2a      	ldr	r2, [pc, #168]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002dac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002db2:	4b28      	ldr	r3, [pc, #160]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dba:	617b      	str	r3, [r7, #20]
 8002dbc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002dbe:	e042      	b.n	8002e46 <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a25      	ldr	r2, [pc, #148]	@ (8002e5c <HAL_I2C_MspInit+0x118>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d13d      	bne.n	8002e46 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
 8002dce:	4b21      	ldr	r3, [pc, #132]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd2:	4a20      	ldr	r2, [pc, #128]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002dd4:	f043 0302 	orr.w	r3, r3, #2
 8002dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dda:	4b1e      	ldr	r3, [pc, #120]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	613b      	str	r3, [r7, #16]
 8002de4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BRL64WE2_SCL_Pin;
 8002de6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002dea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dec:	2312      	movs	r3, #18
 8002dee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df4:	2303      	movs	r3, #3
 8002df6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002df8:	2304      	movs	r3, #4
 8002dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BRL64WE2_SCL_GPIO_Port, &GPIO_InitStruct);
 8002dfc:	f107 031c 	add.w	r3, r7, #28
 8002e00:	4619      	mov	r1, r3
 8002e02:	4815      	ldr	r0, [pc, #84]	@ (8002e58 <HAL_I2C_MspInit+0x114>)
 8002e04:	f000 fe58 	bl	8003ab8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BRL64WE2_SDA_Pin;
 8002e08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e0e:	2312      	movs	r3, #18
 8002e10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e12:	2300      	movs	r3, #0
 8002e14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e16:	2303      	movs	r3, #3
 8002e18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002e1a:	2309      	movs	r3, #9
 8002e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BRL64WE2_SDA_GPIO_Port, &GPIO_InitStruct);
 8002e1e:	f107 031c 	add.w	r3, r7, #28
 8002e22:	4619      	mov	r1, r3
 8002e24:	480c      	ldr	r0, [pc, #48]	@ (8002e58 <HAL_I2C_MspInit+0x114>)
 8002e26:	f000 fe47 	bl	8003ab8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	60fb      	str	r3, [r7, #12]
 8002e2e:	4b09      	ldr	r3, [pc, #36]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e32:	4a08      	ldr	r2, [pc, #32]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002e34:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e3a:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <HAL_I2C_MspInit+0x110>)
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	68fb      	ldr	r3, [r7, #12]
}
 8002e46:	bf00      	nop
 8002e48:	3730      	adds	r7, #48	@ 0x30
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40005400 	.word	0x40005400
 8002e54:	40023800 	.word	0x40023800
 8002e58:	40020400 	.word	0x40020400
 8002e5c:	40005800 	.word	0x40005800

08002e60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b090      	sub	sp, #64	@ 0x40
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e68:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	601a      	str	r2, [r3, #0]
 8002e70:	605a      	str	r2, [r3, #4]
 8002e72:	609a      	str	r2, [r3, #8]
 8002e74:	60da      	str	r2, [r3, #12]
 8002e76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a6a      	ldr	r2, [pc, #424]	@ (8003028 <HAL_SPI_MspInit+0x1c8>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d14a      	bne.n	8002f18 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e82:	2300      	movs	r3, #0
 8002e84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e86:	4b69      	ldr	r3, [pc, #420]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8a:	4a68      	ldr	r2, [pc, #416]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002e8c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e90:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e92:	4b66      	ldr	r3, [pc, #408]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ea2:	4b62      	ldr	r3, [pc, #392]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea6:	4a61      	ldr	r2, [pc, #388]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002ea8:	f043 0301 	orr.w	r3, r3, #1
 8002eac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eae:	4b5f      	ldr	r3, [pc, #380]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eba:	2300      	movs	r3, #0
 8002ebc:	623b      	str	r3, [r7, #32]
 8002ebe:	4b5b      	ldr	r3, [pc, #364]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec2:	4a5a      	ldr	r2, [pc, #360]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002ec4:	f043 0302 	orr.w	r3, r3, #2
 8002ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eca:	4b58      	ldr	r3, [pc, #352]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	623b      	str	r3, [r7, #32]
 8002ed4:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = TMC_CLK_Pin;
 8002ed6:	2320      	movs	r3, #32
 8002ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eda:	2302      	movs	r3, #2
 8002edc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ee6:	2305      	movs	r3, #5
 8002ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(TMC_CLK_GPIO_Port, &GPIO_InitStruct);
 8002eea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002eee:	4619      	mov	r1, r3
 8002ef0:	484f      	ldr	r0, [pc, #316]	@ (8003030 <HAL_SPI_MspInit+0x1d0>)
 8002ef2:	f000 fde1 	bl	8003ab8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TMC_MISO_Pin|TMC_MOSI_Pin;
 8002ef6:	2330      	movs	r3, #48	@ 0x30
 8002ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002efa:	2302      	movs	r3, #2
 8002efc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efe:	2300      	movs	r3, #0
 8002f00:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f02:	2303      	movs	r3, #3
 8002f04:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f06:	2305      	movs	r3, #5
 8002f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f0a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f0e:	4619      	mov	r1, r3
 8002f10:	4848      	ldr	r0, [pc, #288]	@ (8003034 <HAL_SPI_MspInit+0x1d4>)
 8002f12:	f000 fdd1 	bl	8003ab8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002f16:	e082      	b.n	800301e <HAL_SPI_MspInit+0x1be>
  else if(hspi->Instance==SPI2)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a46      	ldr	r2, [pc, #280]	@ (8003038 <HAL_SPI_MspInit+0x1d8>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d12d      	bne.n	8002f7e <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	61fb      	str	r3, [r7, #28]
 8002f26:	4b41      	ldr	r3, [pc, #260]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	4a40      	ldr	r2, [pc, #256]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002f2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f32:	4b3e      	ldr	r3, [pc, #248]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f3a:	61fb      	str	r3, [r7, #28]
 8002f3c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	61bb      	str	r3, [r7, #24]
 8002f42:	4b3a      	ldr	r3, [pc, #232]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f46:	4a39      	ldr	r2, [pc, #228]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002f48:	f043 0302 	orr.w	r3, r3, #2
 8002f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f4e:	4b37      	ldr	r3, [pc, #220]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	61bb      	str	r3, [r7, #24]
 8002f58:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ADXL345_CLK_Pin|ADXL345_MISO_Pin|ADXL345_MOSI_Pin;
 8002f5a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f60:	2302      	movs	r3, #2
 8002f62:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f64:	2300      	movs	r3, #0
 8002f66:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f6c:	2305      	movs	r3, #5
 8002f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f70:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f74:	4619      	mov	r1, r3
 8002f76:	482f      	ldr	r0, [pc, #188]	@ (8003034 <HAL_SPI_MspInit+0x1d4>)
 8002f78:	f000 fd9e 	bl	8003ab8 <HAL_GPIO_Init>
}
 8002f7c:	e04f      	b.n	800301e <HAL_SPI_MspInit+0x1be>
  else if(hspi->Instance==SPI5)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a2e      	ldr	r2, [pc, #184]	@ (800303c <HAL_SPI_MspInit+0x1dc>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d14a      	bne.n	800301e <HAL_SPI_MspInit+0x1be>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002f88:	2300      	movs	r3, #0
 8002f8a:	617b      	str	r3, [r7, #20]
 8002f8c:	4b27      	ldr	r3, [pc, #156]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f90:	4a26      	ldr	r2, [pc, #152]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002f92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f96:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f98:	4b24      	ldr	r3, [pc, #144]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002f9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fa0:	617b      	str	r3, [r7, #20]
 8002fa2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	613b      	str	r3, [r7, #16]
 8002fa8:	4b20      	ldr	r3, [pc, #128]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fac:	4a1f      	ldr	r2, [pc, #124]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002fae:	f043 0302 	orr.w	r3, r3, #2
 8002fb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	613b      	str	r3, [r7, #16]
 8002fbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	4b19      	ldr	r3, [pc, #100]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc8:	4a18      	ldr	r2, [pc, #96]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002fca:	f043 0301 	orr.w	r3, r3, #1
 8002fce:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fd0:	4b16      	ldr	r3, [pc, #88]	@ (800302c <HAL_SPI_MspInit+0x1cc>)
 8002fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd4:	f003 0301 	and.w	r3, r3, #1
 8002fd8:	60fb      	str	r3, [r7, #12]
 8002fda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LAN9252_SCK_Pin;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8002fec:	2306      	movs	r3, #6
 8002fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(LAN9252_SCK_GPIO_Port, &GPIO_InitStruct);
 8002ff0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	480f      	ldr	r0, [pc, #60]	@ (8003034 <HAL_SPI_MspInit+0x1d4>)
 8002ff8:	f000 fd5e 	bl	8003ab8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LAN9252_MOSI_Pin|LAN9252_MISO_Pin;
 8002ffc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003000:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003002:	2302      	movs	r3, #2
 8003004:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800300a:	2303      	movs	r3, #3
 800300c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 800300e:	2306      	movs	r3, #6
 8003010:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003012:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003016:	4619      	mov	r1, r3
 8003018:	4805      	ldr	r0, [pc, #20]	@ (8003030 <HAL_SPI_MspInit+0x1d0>)
 800301a:	f000 fd4d 	bl	8003ab8 <HAL_GPIO_Init>
}
 800301e:	bf00      	nop
 8003020:	3740      	adds	r7, #64	@ 0x40
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	40013000 	.word	0x40013000
 800302c:	40023800 	.word	0x40023800
 8003030:	40020000 	.word	0x40020000
 8003034:	40020400 	.word	0x40020400
 8003038:	40003800 	.word	0x40003800
 800303c:	40015000 	.word	0x40015000

08003040 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a0b      	ldr	r2, [pc, #44]	@ (800307c <HAL_TIM_Base_MspInit+0x3c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d10d      	bne.n	800306e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	60fb      	str	r3, [r7, #12]
 8003056:	4b0a      	ldr	r3, [pc, #40]	@ (8003080 <HAL_TIM_Base_MspInit+0x40>)
 8003058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305a:	4a09      	ldr	r2, [pc, #36]	@ (8003080 <HAL_TIM_Base_MspInit+0x40>)
 800305c:	f043 0304 	orr.w	r3, r3, #4
 8003060:	6413      	str	r3, [r2, #64]	@ 0x40
 8003062:	4b07      	ldr	r3, [pc, #28]	@ (8003080 <HAL_TIM_Base_MspInit+0x40>)
 8003064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003066:	f003 0304 	and.w	r3, r3, #4
 800306a:	60fb      	str	r3, [r7, #12]
 800306c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800306e:	bf00      	nop
 8003070:	3714      	adds	r7, #20
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	40000800 	.word	0x40000800
 8003080:	40023800 	.word	0x40023800

08003084 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003088:	bf00      	nop
 800308a:	e7fd      	b.n	8003088 <NMI_Handler+0x4>

0800308c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003090:	bf00      	nop
 8003092:	e7fd      	b.n	8003090 <HardFault_Handler+0x4>

08003094 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003098:	bf00      	nop
 800309a:	e7fd      	b.n	8003098 <MemManage_Handler+0x4>

0800309c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030a0:	bf00      	nop
 80030a2:	e7fd      	b.n	80030a0 <BusFault_Handler+0x4>

080030a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030a8:	bf00      	nop
 80030aa:	e7fd      	b.n	80030a8 <UsageFault_Handler+0x4>

080030ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030b0:	bf00      	nop
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030ba:	b480      	push	{r7}
 80030bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030be:	bf00      	nop
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030cc:	bf00      	nop
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr

080030d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030da:	f000 fbc3 	bl	8003864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b086      	sub	sp, #24
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	60f8      	str	r0, [r7, #12]
 80030ea:	60b9      	str	r1, [r7, #8]
 80030ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ee:	2300      	movs	r3, #0
 80030f0:	617b      	str	r3, [r7, #20]
 80030f2:	e00a      	b.n	800310a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030f4:	f3af 8000 	nop.w
 80030f8:	4601      	mov	r1, r0
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	1c5a      	adds	r2, r3, #1
 80030fe:	60ba      	str	r2, [r7, #8]
 8003100:	b2ca      	uxtb	r2, r1
 8003102:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	3301      	adds	r3, #1
 8003108:	617b      	str	r3, [r7, #20]
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	429a      	cmp	r2, r3
 8003110:	dbf0      	blt.n	80030f4 <_read+0x12>
  }

  return len;
 8003112:	687b      	ldr	r3, [r7, #4]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3718      	adds	r7, #24
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003128:	2300      	movs	r3, #0
 800312a:	617b      	str	r3, [r7, #20]
 800312c:	e009      	b.n	8003142 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	1c5a      	adds	r2, r3, #1
 8003132:	60ba      	str	r2, [r7, #8]
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	4618      	mov	r0, r3
 8003138:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	3301      	adds	r3, #1
 8003140:	617b      	str	r3, [r7, #20]
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	429a      	cmp	r2, r3
 8003148:	dbf1      	blt.n	800312e <_write+0x12>
  }
  return len;
 800314a:	687b      	ldr	r3, [r7, #4]
}
 800314c:	4618      	mov	r0, r3
 800314e:	3718      	adds	r7, #24
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <_close>:

int _close(int file)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800315c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003160:	4618      	mov	r0, r3
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800317c:	605a      	str	r2, [r3, #4]
  return 0;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <_isatty>:

int _isatty(int file)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003194:	2301      	movs	r3, #1
}
 8003196:	4618      	mov	r0, r3
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr

080031a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031a2:	b480      	push	{r7}
 80031a4:	b085      	sub	sp, #20
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	60f8      	str	r0, [r7, #12]
 80031aa:	60b9      	str	r1, [r7, #8]
 80031ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3714      	adds	r7, #20
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031c4:	4a14      	ldr	r2, [pc, #80]	@ (8003218 <_sbrk+0x5c>)
 80031c6:	4b15      	ldr	r3, [pc, #84]	@ (800321c <_sbrk+0x60>)
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031d0:	4b13      	ldr	r3, [pc, #76]	@ (8003220 <_sbrk+0x64>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d102      	bne.n	80031de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031d8:	4b11      	ldr	r3, [pc, #68]	@ (8003220 <_sbrk+0x64>)
 80031da:	4a12      	ldr	r2, [pc, #72]	@ (8003224 <_sbrk+0x68>)
 80031dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031de:	4b10      	ldr	r3, [pc, #64]	@ (8003220 <_sbrk+0x64>)
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4413      	add	r3, r2
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d207      	bcs.n	80031fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031ec:	f004 f8b4 	bl	8007358 <__errno>
 80031f0:	4603      	mov	r3, r0
 80031f2:	220c      	movs	r2, #12
 80031f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031f6:	f04f 33ff 	mov.w	r3, #4294967295
 80031fa:	e009      	b.n	8003210 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031fc:	4b08      	ldr	r3, [pc, #32]	@ (8003220 <_sbrk+0x64>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003202:	4b07      	ldr	r3, [pc, #28]	@ (8003220 <_sbrk+0x64>)
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4413      	add	r3, r2
 800320a:	4a05      	ldr	r2, [pc, #20]	@ (8003220 <_sbrk+0x64>)
 800320c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800320e:	68fb      	ldr	r3, [r7, #12]
}
 8003210:	4618      	mov	r0, r3
 8003212:	3718      	adds	r7, #24
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	20020000 	.word	0x20020000
 800321c:	00000400 	.word	0x00000400
 8003220:	200003b4 	.word	0x200003b4
 8003224:	20000508 	.word	0x20000508

08003228 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800322c:	4b06      	ldr	r3, [pc, #24]	@ (8003248 <SystemInit+0x20>)
 800322e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003232:	4a05      	ldr	r2, [pc, #20]	@ (8003248 <SystemInit+0x20>)
 8003234:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003238:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800323c:	bf00      	nop
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	e000ed00 	.word	0xe000ed00

0800324c <setWrongCommandFlag>:
		setIncrementalTargetPosition(tmc4671_controller, -STOP_TOLERANCE_DECODER_COUNT);
	}
}

//---------------------------------------------------------------------------------------------------------
void setWrongCommandFlag(TMC4671_Controller *tmc4671_controller, bool is_wrong){
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	460b      	mov	r3, r1
 8003256:	70fb      	strb	r3, [r7, #3]
	tmc4671_controller->tmc_flags.wrong_command = is_wrong;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	78fa      	ldrb	r2, [r7, #3]
 800325c:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <getEventStatusWord>:
//---------------------------------------------------------------------------------------------------------
TMCStatusFlags getEventStatus(TMC4671_Controller *tmc4671_controller){
	return tmc4671_controller->tmc_flags;
}

uint16_t getEventStatusWord(TMC4671_Controller *tmc4671_controller, PcapErrorStatus *Pcap_status) {
 800326c:	b480      	push	{r7}
 800326e:	b085      	sub	sp, #20
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
	uint16_t status_word = 0;
 8003276:	2300      	movs	r3, #0
 8003278:	81fb      	strh	r3, [r7, #14]

	switch(tmc4671_controller->tmc_flags.limits){
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003280:	2b04      	cmp	r3, #4
 8003282:	d821      	bhi.n	80032c8 <getEventStatusWord+0x5c>
 8003284:	a201      	add	r2, pc, #4	@ (adr r2, 800328c <getEventStatusWord+0x20>)
 8003286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800328a:	bf00      	nop
 800328c:	080032c9 	.word	0x080032c9
 8003290:	080032bf 	.word	0x080032bf
 8003294:	080032b5 	.word	0x080032b5
 8003298:	080032ab 	.word	0x080032ab
 800329c:	080032a1 	.word	0x080032a1
	case NO_LIMIT:
		break;

	case HARD_POSITIVE:
		status_word |= 0x0001 << 0;
 80032a0:	89fb      	ldrh	r3, [r7, #14]
 80032a2:	f043 0301 	orr.w	r3, r3, #1
 80032a6:	81fb      	strh	r3, [r7, #14]
		break;
 80032a8:	e00e      	b.n	80032c8 <getEventStatusWord+0x5c>

	case HARD_NEGATIVE:
		status_word |= 0x0001 << 1;
 80032aa:	89fb      	ldrh	r3, [r7, #14]
 80032ac:	f043 0302 	orr.w	r3, r3, #2
 80032b0:	81fb      	strh	r3, [r7, #14]
		break;
 80032b2:	e009      	b.n	80032c8 <getEventStatusWord+0x5c>

	case SOFT_POSITIVE:
		status_word |= 0x0001 << 2;
 80032b4:	89fb      	ldrh	r3, [r7, #14]
 80032b6:	f043 0304 	orr.w	r3, r3, #4
 80032ba:	81fb      	strh	r3, [r7, #14]
		break;
 80032bc:	e004      	b.n	80032c8 <getEventStatusWord+0x5c>

	case SOFT_NEGATIVE:
		status_word |= 0x0001 << 3;
 80032be:	89fb      	ldrh	r3, [r7, #14]
 80032c0:	f043 0308 	orr.w	r3, r3, #8
 80032c4:	81fb      	strh	r3, [r7, #14]
		break;
 80032c6:	bf00      	nop
	}

	if(tmc4671_controller->tmc_flags.target_reached){
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d003      	beq.n	80032da <getEventStatusWord+0x6e>
		status_word |= 0x0001 << 4;
 80032d2:	89fb      	ldrh	r3, [r7, #14]
 80032d4:	f043 0310 	orr.w	r3, r3, #16
 80032d8:	81fb      	strh	r3, [r7, #14]
	}

	if(tmc4671_controller->tmc_flags.homing_done){
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d003      	beq.n	80032ec <getEventStatusWord+0x80>
		status_word |= 0x0001 << 5;
 80032e4:	89fb      	ldrh	r3, [r7, #14]
 80032e6:	f043 0320 	orr.w	r3, r3, #32
 80032ea:	81fb      	strh	r3, [r7, #14]
	}

	if(tmc4671_controller->tmc_flags.servo_enable){
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d003      	beq.n	80032fe <getEventStatusWord+0x92>
		status_word |= 0x0001 << 6;
 80032f6:	89fb      	ldrh	r3, [r7, #14]
 80032f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032fc:	81fb      	strh	r3, [r7, #14]
	}

	if(tmc4671_controller->tmc_flags.servo_ready){
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <getEventStatusWord+0xa4>
		status_word |= 0x0001 << 7;
 8003308:	89fb      	ldrh	r3, [r7, #14]
 800330a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800330e:	81fb      	strh	r3, [r7, #14]
	}

	switch(tmc4671_controller->tmc_flags.faults){
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003316:	2b04      	cmp	r3, #4
 8003318:	d820      	bhi.n	800335c <getEventStatusWord+0xf0>
 800331a:	a201      	add	r2, pc, #4	@ (adr r2, 8003320 <getEventStatusWord+0xb4>)
 800331c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003320:	0800335d 	.word	0x0800335d
 8003324:	08003353 	.word	0x08003353
 8003328:	08003349 	.word	0x08003349
 800332c:	0800333f 	.word	0x0800333f
 8003330:	08003335 	.word	0x08003335
	case NO_FAULT:
		break;

	case SHORT_CIRCUIT:
		status_word |= 0x0001 << 8;
 8003334:	89fb      	ldrh	r3, [r7, #14]
 8003336:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800333a:	81fb      	strh	r3, [r7, #14]
		break;
 800333c:	e00e      	b.n	800335c <getEventStatusWord+0xf0>

	case UNDER_VOLTAGE:
		status_word |= 0x0001 << 9;
 800333e:	89fb      	ldrh	r3, [r7, #14]
 8003340:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003344:	81fb      	strh	r3, [r7, #14]
		break;
 8003346:	e009      	b.n	800335c <getEventStatusWord+0xf0>

	case OVER_TEMPERATURE:
		status_word |= 0x0001 << 10;
 8003348:	89fb      	ldrh	r3, [r7, #14]
 800334a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800334e:	81fb      	strh	r3, [r7, #14]
		break;
 8003350:	e004      	b.n	800335c <getEventStatusWord+0xf0>

	case UNKNOWN:
		status_word |= 0x0001 << 11;
 8003352:	89fb      	ldrh	r3, [r7, #14]
 8003354:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003358:	81fb      	strh	r3, [r7, #14]
		break;
 800335a:	bf00      	nop
	}

	if(tmc4671_controller->tmc_flags.wrong_command){
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8003362:	2b00      	cmp	r3, #0
 8003364:	d003      	beq.n	800336e <getEventStatusWord+0x102>
		status_word |= 0x0001 << 12;
 8003366:	89fb      	ldrh	r3, [r7, #14]
 8003368:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800336c:	81fb      	strh	r3, [r7, #14]
	}

	switch (*Pcap_status) {
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	2b02      	cmp	r3, #2
 8003374:	d00a      	beq.n	800338c <getEventStatusWord+0x120>
 8003376:	2b02      	cmp	r3, #2
 8003378:	dc0e      	bgt.n	8003398 <getEventStatusWord+0x12c>
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00b      	beq.n	8003396 <getEventStatusWord+0x12a>
 800337e:	2b01      	cmp	r3, #1
 8003380:	d10a      	bne.n	8003398 <getEventStatusWord+0x12c>
	case PCAP_NO_ERROR:
		break;

	case PCAP_COMM_ERROR:
		status_word |= 0x0001 << 13;
 8003382:	89fb      	ldrh	r3, [r7, #14]
 8003384:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003388:	81fb      	strh	r3, [r7, #14]
		break;
 800338a:	e005      	b.n	8003398 <getEventStatusWord+0x12c>

	case PCAP_TIP_TOUCH_ERROR:
		status_word |= 0x0001 << 14;
 800338c:	89fb      	ldrh	r3, [r7, #14]
 800338e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003392:	81fb      	strh	r3, [r7, #14]
		break;
 8003394:	e000      	b.n	8003398 <getEventStatusWord+0x12c>
		break;
 8003396:	bf00      	nop
	}

	return status_word;
 8003398:	89fb      	ldrh	r3, [r7, #14]
}
 800339a:	4618      	mov	r0, r3
 800339c:	3714      	adds	r7, #20
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop

080033a8 <getEncoderResolution>:

	uint32_t abn_decoder_ppr = round((1000*TOTAL_MAPPED_TRAVEL_MICRONS)/resolution_nanometers);
	write_register_tmc4671(TMC4671_ABN_DECODER_PPR, abn_decoder_ppr);
}

uint32_t getEncoderResolution(TMC4671_Controller *tmc4671_controller){
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.encoder_resolution;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	68db      	ldr	r3, [r3, #12]
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <getEncoderDirection>:
	encoder_dir &= 0x00000001;
	uint32_t abn_decoder_mode = SET_ABN_DECODER_MODE | (encoder_dir << 12);
	write_register_tmc4671(TMC4671_ABN_DECODER_MODE, abn_decoder_mode);
}

bool getEncoderDirection(TMC4671_Controller *tmc4671_controller){
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
	if(tmc4671_controller->tmc_parameters.encoder_direction == 1){
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	691b      	ldr	r3, [r3, #16]
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d101      	bne.n	80033d4 <getEncoderDirection+0x14>
		return true;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <getEncoderDirection+0x16>
	}else{
		return false;
 80033d4:	2300      	movs	r3, #0
	}
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	370c      	adds	r7, #12
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr

080033e2 <getCoilCurrent>:
//---------------------------------------------------------------------------------------------------------

uint32_t getCoilCurrent(TMC4671_Controller *tmc4671_controller){
 80033e2:	b480      	push	{r7}
 80033e4:	b083      	sub	sp, #12
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->motor_current;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	689b      	ldr	r3, [r3, #8]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr

080033fa <getCurrentLimitHoming>:

void setCurrentLimitHoming(TMC4671_Controller *tmc4671_controller, uint32_t current_limit){
	tmc4671_controller->tmc_parameters.current_limit_homing = current_limit;
}

uint32_t getCurrentLimitHoming(TMC4671_Controller *tmc4671_controller){
 80033fa:	b480      	push	{r7}
 80033fc:	b083      	sub	sp, #12
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.current_limit_homing;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8003406:	4618      	mov	r0, r3
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <getCurrentLimitServo>:

void setCurrentLimitServo(TMC4671_Controller *tmc4671_controller, uint32_t current_limit){
	tmc4671_controller->tmc_parameters.current_limit_servo = current_limit;
}

uint32_t getCurrentLimitServo(TMC4671_Controller *tmc4671_controller){
 8003412:	b480      	push	{r7}
 8003414:	b083      	sub	sp, #12
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.current_limit_servo;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 800341e:	4618      	mov	r0, r3
 8003420:	370c      	adds	r7, #12
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr

0800342a <getVoltageLimitHoming>:

void setVoltageLimitHoming(TMC4671_Controller *tmc4671_controller, uint32_t voltage_limit){
	tmc4671_controller->tmc_parameters.voltage_limit_homing = voltage_limit;
}

uint32_t getVoltageLimitHoming(TMC4671_Controller *tmc4671_controller){
 800342a:	b480      	push	{r7}
 800342c:	b083      	sub	sp, #12
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.voltage_limit_homing;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
}
 8003436:	4618      	mov	r0, r3
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr

08003442 <getVelocityLimitServo>:
void setVelocityLimitServo(TMC4671_Controller *tmc4671_controller, uint32_t velocity_limit){
	tmc4671_controller->tmc_parameters.velocity_limit_servo = velocity_limit;
	write_register_tmc4671(TMC4671_PID_VELOCITY_LIMIT, velocity_limit);
}

uint32_t getVelocityLimitServo(TMC4671_Controller *tmc4671_controller){
 8003442:	b480      	push	{r7}
 8003444:	b083      	sub	sp, #12
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.velocity_limit_servo;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 800344e:	4618      	mov	r0, r3
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <getTorqueLimitServo>:
void setTorqueLimitServo(TMC4671_Controller *tmc4671_controller, uint32_t torque_limit){
	tmc4671_controller->tmc_parameters.torque_limit_servo = torque_limit;
	write_register_tmc4671(TMC4671_PID_TORQUE_FLUX_LIMITS, torque_limit);
}

uint32_t getTorqueLimitServo(TMC4671_Controller *tmc4671_controller){
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.torque_limit_servo;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 8003466:	4618      	mov	r0, r3
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	0000      	movs	r0, r0
 8003474:	0000      	movs	r0, r0
	...

08003478 <getSoftPositiveLimit>:
void setSoftPositiveLimit(TMC4671_Controller *tmc4671_controller, int32_t limit_microns){
	tmc4671_controller->tmc_parameters.soft_limit_positive = (int32_t)(limit_microns*(TOTAL_DECODER_REGISTER_COUNT/TOTAL_MAPPED_TRAVEL_MICRONS)) + tmc4671_controller->tmc_parameters.encoder_zero_offset;
	write_register_tmc4671(TMC4671_PID_POSITION_LIMIT_HIGH, tmc4671_controller->tmc_parameters.soft_limit_positive);
}

int32_t getSoftPositiveLimit(TMC4671_Controller *tmc4671_controller){
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
	int32_t pos_limit = (tmc4671_controller->tmc_parameters.soft_limit_positive - tmc4671_controller->tmc_parameters.encoder_zero_offset);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	699a      	ldr	r2, [r3, #24]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	60fb      	str	r3, [r7, #12]
	pos_limit = (int32_t)((pos_limit*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f7fd f849 	bl	8000524 <__aeabi_i2d>
 8003492:	a30e      	add	r3, pc, #56	@ (adr r3, 80034cc <getSoftPositiveLimit+0x54>)
 8003494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003498:	f7fd f8ae 	bl	80005f8 <__aeabi_dmul>
 800349c:	4602      	mov	r2, r0
 800349e:	460b      	mov	r3, r1
 80034a0:	4610      	mov	r0, r2
 80034a2:	4619      	mov	r1, r3
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	4b07      	ldr	r3, [pc, #28]	@ (80034c8 <getSoftPositiveLimit+0x50>)
 80034aa:	f7fd f9cf 	bl	800084c <__aeabi_ddiv>
 80034ae:	4602      	mov	r2, r0
 80034b0:	460b      	mov	r3, r1
 80034b2:	4610      	mov	r0, r2
 80034b4:	4619      	mov	r1, r3
 80034b6:	f7fd fab1 	bl	8000a1c <__aeabi_d2iz>
 80034ba:	4603      	mov	r3, r0
 80034bc:	60fb      	str	r3, [r7, #12]
	return pos_limit;
 80034be:	68fb      	ldr	r3, [r7, #12]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3710      	adds	r7, #16
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	40f00000 	.word	0x40f00000
 80034cc:	00000000 	.word	0x00000000
 80034d0:	40d38800 	.word	0x40d38800
 80034d4:	00000000 	.word	0x00000000

080034d8 <getSoftNegativeLimit>:
void setSoftNegativeLimit(TMC4671_Controller *tmc4671_controller, int32_t limit_microns){
	tmc4671_controller->tmc_parameters.soft_limit_negative = (int32_t)(limit_microns*(TOTAL_DECODER_REGISTER_COUNT/TOTAL_MAPPED_TRAVEL_MICRONS)) + tmc4671_controller->tmc_parameters.encoder_zero_offset;
	write_register_tmc4671(TMC4671_PID_POSITION_LIMIT_LOW, tmc4671_controller->tmc_parameters.soft_limit_negative);
}

int32_t getSoftNegativeLimit(TMC4671_Controller *tmc4671_controller){
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
	int32_t neg_limit = (tmc4671_controller->tmc_parameters.soft_limit_negative - tmc4671_controller->tmc_parameters.encoder_zero_offset);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	69da      	ldr	r2, [r3, #28]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	60fb      	str	r3, [r7, #12]
	neg_limit = (int32_t)((neg_limit*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f7fd f819 	bl	8000524 <__aeabi_i2d>
 80034f2:	a30e      	add	r3, pc, #56	@ (adr r3, 800352c <getSoftNegativeLimit+0x54>)
 80034f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f8:	f7fd f87e 	bl	80005f8 <__aeabi_dmul>
 80034fc:	4602      	mov	r2, r0
 80034fe:	460b      	mov	r3, r1
 8003500:	4610      	mov	r0, r2
 8003502:	4619      	mov	r1, r3
 8003504:	f04f 0200 	mov.w	r2, #0
 8003508:	4b07      	ldr	r3, [pc, #28]	@ (8003528 <getSoftNegativeLimit+0x50>)
 800350a:	f7fd f99f 	bl	800084c <__aeabi_ddiv>
 800350e:	4602      	mov	r2, r0
 8003510:	460b      	mov	r3, r1
 8003512:	4610      	mov	r0, r2
 8003514:	4619      	mov	r1, r3
 8003516:	f7fd fa81 	bl	8000a1c <__aeabi_d2iz>
 800351a:	4603      	mov	r3, r0
 800351c:	60fb      	str	r3, [r7, #12]
	return neg_limit;
 800351e:	68fb      	ldr	r3, [r7, #12]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	40f00000 	.word	0x40f00000
 800352c:	00000000 	.word	0x00000000
 8003530:	40d38800 	.word	0x40d38800
 8003534:	00000000 	.word	0x00000000

08003538 <getZeroOffset>:

void setZeroOffset(TMC4671_Controller *tmc4671_controller, int32_t offset_microns){
	tmc4671_controller->tmc_parameters.encoder_zero_offset = (int32_t)(offset_microns * (TOTAL_DECODER_REGISTER_COUNT/TOTAL_MAPPED_TRAVEL_MICRONS));
}

int32_t getZeroOffset(TMC4671_Controller *tmc4671_controller){
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
	int32_t offset_microns = tmc4671_controller->tmc_parameters.encoder_zero_offset;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	695b      	ldr	r3, [r3, #20]
 8003544:	60fb      	str	r3, [r7, #12]
	offset_microns = (int32_t)((offset_microns*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f7fc ffec 	bl	8000524 <__aeabi_i2d>
 800354c:	a30f      	add	r3, pc, #60	@ (adr r3, 800358c <getZeroOffset+0x54>)
 800354e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003552:	f7fd f851 	bl	80005f8 <__aeabi_dmul>
 8003556:	4602      	mov	r2, r0
 8003558:	460b      	mov	r3, r1
 800355a:	4610      	mov	r0, r2
 800355c:	4619      	mov	r1, r3
 800355e:	f04f 0200 	mov.w	r2, #0
 8003562:	4b09      	ldr	r3, [pc, #36]	@ (8003588 <getZeroOffset+0x50>)
 8003564:	f7fd f972 	bl	800084c <__aeabi_ddiv>
 8003568:	4602      	mov	r2, r0
 800356a:	460b      	mov	r3, r1
 800356c:	4610      	mov	r0, r2
 800356e:	4619      	mov	r1, r3
 8003570:	f7fd fa54 	bl	8000a1c <__aeabi_d2iz>
 8003574:	4603      	mov	r3, r0
 8003576:	60fb      	str	r3, [r7, #12]
	return offset_microns;
 8003578:	68fb      	ldr	r3, [r7, #12]
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	f3af 8000 	nop.w
 8003588:	40f00000 	.word	0x40f00000
 800358c:	00000000 	.word	0x00000000
 8003590:	40d38800 	.word	0x40d38800
 8003594:	00000000 	.word	0x00000000

08003598 <getActualPosition>:
//---------------------------------------------------------------------------------------------------------

int32_t getActualPosition(TMC4671_Controller *tmc4671_controller){
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
	int32_t actual_microns = (tmc4671_controller->current_position - tmc4671_controller->tmc_parameters.encoder_zero_offset);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	695b      	ldr	r3, [r3, #20]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	60fb      	str	r3, [r7, #12]
	actual_microns = (int32_t)((actual_microns*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f7fc ffb9 	bl	8000524 <__aeabi_i2d>
 80035b2:	a30e      	add	r3, pc, #56	@ (adr r3, 80035ec <getActualPosition+0x54>)
 80035b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b8:	f7fd f81e 	bl	80005f8 <__aeabi_dmul>
 80035bc:	4602      	mov	r2, r0
 80035be:	460b      	mov	r3, r1
 80035c0:	4610      	mov	r0, r2
 80035c2:	4619      	mov	r1, r3
 80035c4:	f04f 0200 	mov.w	r2, #0
 80035c8:	4b07      	ldr	r3, [pc, #28]	@ (80035e8 <getActualPosition+0x50>)
 80035ca:	f7fd f93f 	bl	800084c <__aeabi_ddiv>
 80035ce:	4602      	mov	r2, r0
 80035d0:	460b      	mov	r3, r1
 80035d2:	4610      	mov	r0, r2
 80035d4:	4619      	mov	r1, r3
 80035d6:	f7fd fa21 	bl	8000a1c <__aeabi_d2iz>
 80035da:	4603      	mov	r3, r0
 80035dc:	60fb      	str	r3, [r7, #12]
	return actual_microns;
 80035de:	68fb      	ldr	r3, [r7, #12]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	40f00000 	.word	0x40f00000
 80035ec:	00000000 	.word	0x00000000
 80035f0:	40d38800 	.word	0x40d38800
 80035f4:	00000000 	.word	0x00000000

080035f8 <getTargetPosition>:
void setIncrementalTargetPosition(TMC4671_Controller *tmc4671_controller, int32_t target_microns){
	int32_t current_microns = getActualPosition(tmc4671_controller);
	setAbsoluteTargetPosition(tmc4671_controller, current_microns + target_microns);
}

int32_t getTargetPosition(TMC4671_Controller *tmc4671_controller){
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
	int32_t target_pos = (tmc4671_controller->target_position - tmc4671_controller->tmc_parameters.encoder_zero_offset);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	695b      	ldr	r3, [r3, #20]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	60fb      	str	r3, [r7, #12]
	target_pos = (int32_t)((target_pos*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	f7fc ff89 	bl	8000524 <__aeabi_i2d>
 8003612:	a30e      	add	r3, pc, #56	@ (adr r3, 800364c <getTargetPosition+0x54>)
 8003614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003618:	f7fc ffee 	bl	80005f8 <__aeabi_dmul>
 800361c:	4602      	mov	r2, r0
 800361e:	460b      	mov	r3, r1
 8003620:	4610      	mov	r0, r2
 8003622:	4619      	mov	r1, r3
 8003624:	f04f 0200 	mov.w	r2, #0
 8003628:	4b07      	ldr	r3, [pc, #28]	@ (8003648 <getTargetPosition+0x50>)
 800362a:	f7fd f90f 	bl	800084c <__aeabi_ddiv>
 800362e:	4602      	mov	r2, r0
 8003630:	460b      	mov	r3, r1
 8003632:	4610      	mov	r0, r2
 8003634:	4619      	mov	r1, r3
 8003636:	f7fd f9f1 	bl	8000a1c <__aeabi_d2iz>
 800363a:	4603      	mov	r3, r0
 800363c:	60fb      	str	r3, [r7, #12]
	return target_pos;
 800363e:	68fb      	ldr	r3, [r7, #12]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40f00000 	.word	0x40f00000
 800364c:	00000000 	.word	0x00000000
 8003650:	40d38800 	.word	0x40d38800
 8003654:	00000000 	.word	0x00000000

08003658 <getMaxPositionError>:

void setMaxPositionError(TMC4671_Controller *tmc4671_controller, uint32_t error_microns){
	tmc4671_controller->tmc_parameters.position_error_limit = (uint32_t)(error_microns * (TOTAL_DECODER_REGISTER_COUNT/TOTAL_MAPPED_TRAVEL_MICRONS));
}

uint32_t getMaxPositionError(TMC4671_Controller *tmc4671_controller){
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
	uint32_t error_microns = tmc4671_controller->tmc_parameters.position_error_limit;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	60fb      	str	r3, [r7, #12]
	error_microns = (uint32_t)((error_microns*TOTAL_MAPPED_TRAVEL_MICRONS)/TOTAL_DECODER_REGISTER_COUNT);
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f7fc ff4c 	bl	8000504 <__aeabi_ui2d>
 800366c:	a30f      	add	r3, pc, #60	@ (adr r3, 80036ac <getMaxPositionError+0x54>)
 800366e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003672:	f7fc ffc1 	bl	80005f8 <__aeabi_dmul>
 8003676:	4602      	mov	r2, r0
 8003678:	460b      	mov	r3, r1
 800367a:	4610      	mov	r0, r2
 800367c:	4619      	mov	r1, r3
 800367e:	f04f 0200 	mov.w	r2, #0
 8003682:	4b09      	ldr	r3, [pc, #36]	@ (80036a8 <getMaxPositionError+0x50>)
 8003684:	f7fd f8e2 	bl	800084c <__aeabi_ddiv>
 8003688:	4602      	mov	r2, r0
 800368a:	460b      	mov	r3, r1
 800368c:	4610      	mov	r0, r2
 800368e:	4619      	mov	r1, r3
 8003690:	f7fd f9ec 	bl	8000a6c <__aeabi_d2uiz>
 8003694:	4603      	mov	r3, r0
 8003696:	60fb      	str	r3, [r7, #12]
	return error_microns;
 8003698:	68fb      	ldr	r3, [r7, #12]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	f3af 8000 	nop.w
 80036a8:	40f00000 	.word	0x40f00000
 80036ac:	00000000 	.word	0x00000000
 80036b0:	40d38800 	.word	0x40d38800

080036b4 <getCurrentGainP>:
	uint32_t pid_torque_P_torque_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_TORQUE_P_TORQUE_I, pid_torque_P_torque_I);
	write_register_tmc4671(TMC4671_PID_FLUX_P_FLUX_I, pid_torque_P_torque_I);
}

uint32_t getCurrentGainP(TMC4671_Controller *tmc4671_controller){
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.current_P_gain;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <getCurrentGainI>:
	uint32_t pid_torque_P_torque_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_TORQUE_P_TORQUE_I, pid_torque_P_torque_I);
	write_register_tmc4671(TMC4671_PID_FLUX_P_FLUX_I, pid_torque_P_torque_I);
}

uint32_t getCurrentGainI(TMC4671_Controller *tmc4671_controller){
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.current_I_gain;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80036d8:	4618      	mov	r0, r3
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <getVelocityGainP>:

	uint32_t pid_velocity_P_velocity_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_VELOCITY_P_VELOCITY_I, pid_velocity_P_velocity_I);
}

uint32_t getVelocityGainP(TMC4671_Controller *tmc4671_controller){
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.velocity_P_gain;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <getVelocityGainI>:

	uint32_t pid_velocity_P_velocity_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_VELOCITY_P_VELOCITY_I, pid_velocity_P_velocity_I);
}

uint32_t getVelocityGainI(TMC4671_Controller *tmc4671_controller){
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.velocity_I_gain;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
}
 8003708:	4618      	mov	r0, r3
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <getPositionGainP>:

	uint32_t pid_position_P_position_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_POSITION_P_POSITION_I, pid_position_P_position_I);
}

uint32_t getPositionGainP(TMC4671_Controller *tmc4671_controller){
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.position_P_gain;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003720:	4618      	mov	r0, r3
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <getPositionGainI>:

	uint32_t pid_position_P_position_I = (P_gain << 16) | I_gain;
	write_register_tmc4671(TMC4671_PID_POSITION_P_POSITION_I, pid_position_P_position_I);
}

uint32_t getPositionGainI(TMC4671_Controller *tmc4671_controller){
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
	return tmc4671_controller->tmc_parameters.position_I_gain;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
}
 8003738:	4618      	mov	r0, r3
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <getFirmwareVersion>:
void control_disable(){
	HAL_GPIO_WritePin(CTRL_EN_GPIO_Port, CTRL_EN_Pin, GPIO_PIN_RESET);
}
//---------------------------------------------------------------------------------------------------------

uint32_t getFirmwareVersion(){
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
	uint8_t temp_bytes[4];

	EEPROM_Read(DEF_ADDR_VERSION_NUMBER, temp_bytes, 4);
 800374a:	463b      	mov	r3, r7
 800374c:	2204      	movs	r2, #4
 800374e:	4619      	mov	r1, r3
 8003750:	f44f 7022 	mov.w	r0, #648	@ 0x288
 8003754:	f7fd fc1a 	bl	8000f8c <EEPROM_Read>

	uint32_t version_no = bytes2uInt(temp_bytes);
 8003758:	463b      	mov	r3, r7
 800375a:	4618      	mov	r0, r3
 800375c:	f7fd fc34 	bl	8000fc8 <bytes2uInt>
 8003760:	6078      	str	r0, [r7, #4]
	return version_no;
 8003762:	687b      	ldr	r3, [r7, #4]
}
 8003764:	4618      	mov	r0, r3
 8003766:	3708      	adds	r7, #8
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800376c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80037a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003770:	f7ff fd5a 	bl	8003228 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003774:	480c      	ldr	r0, [pc, #48]	@ (80037a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003776:	490d      	ldr	r1, [pc, #52]	@ (80037ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003778:	4a0d      	ldr	r2, [pc, #52]	@ (80037b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800377a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800377c:	e002      	b.n	8003784 <LoopCopyDataInit>

0800377e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800377e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003782:	3304      	adds	r3, #4

08003784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003788:	d3f9      	bcc.n	800377e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800378a:	4a0a      	ldr	r2, [pc, #40]	@ (80037b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800378c:	4c0a      	ldr	r4, [pc, #40]	@ (80037b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800378e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003790:	e001      	b.n	8003796 <LoopFillZerobss>

08003792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003794:	3204      	adds	r2, #4

08003796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003798:	d3fb      	bcc.n	8003792 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800379a:	f003 fde3 	bl	8007364 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800379e:	f7fd fe5d 	bl	800145c <main>
  bx  lr    
 80037a2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80037a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80037a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037ac:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80037b0:	08008014 	.word	0x08008014
  ldr r2, =_sbss
 80037b4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80037b8:	20000508 	.word	0x20000508

080037bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037bc:	e7fe      	b.n	80037bc <ADC_IRQHandler>
	...

080037c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80037c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003800 <HAL_Init+0x40>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003800 <HAL_Init+0x40>)
 80037ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80037d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003800 <HAL_Init+0x40>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a0a      	ldr	r2, [pc, #40]	@ (8003800 <HAL_Init+0x40>)
 80037d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037dc:	4b08      	ldr	r3, [pc, #32]	@ (8003800 <HAL_Init+0x40>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a07      	ldr	r2, [pc, #28]	@ (8003800 <HAL_Init+0x40>)
 80037e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037e8:	2003      	movs	r0, #3
 80037ea:	f000 f931 	bl	8003a50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037ee:	200f      	movs	r0, #15
 80037f0:	f000 f808 	bl	8003804 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037f4:	f7ff fa7e 	bl	8002cf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	40023c00 	.word	0x40023c00

08003804 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800380c:	4b12      	ldr	r3, [pc, #72]	@ (8003858 <HAL_InitTick+0x54>)
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	4b12      	ldr	r3, [pc, #72]	@ (800385c <HAL_InitTick+0x58>)
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	4619      	mov	r1, r3
 8003816:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800381a:	fbb3 f3f1 	udiv	r3, r3, r1
 800381e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003822:	4618      	mov	r0, r3
 8003824:	f000 f93b 	bl	8003a9e <HAL_SYSTICK_Config>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e00e      	b.n	8003850 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2b0f      	cmp	r3, #15
 8003836:	d80a      	bhi.n	800384e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003838:	2200      	movs	r2, #0
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	f04f 30ff 	mov.w	r0, #4294967295
 8003840:	f000 f911 	bl	8003a66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003844:	4a06      	ldr	r2, [pc, #24]	@ (8003860 <HAL_InitTick+0x5c>)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800384a:	2300      	movs	r3, #0
 800384c:	e000      	b.n	8003850 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
}
 8003850:	4618      	mov	r0, r3
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	20000000 	.word	0x20000000
 800385c:	20000008 	.word	0x20000008
 8003860:	20000004 	.word	0x20000004

08003864 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003868:	4b06      	ldr	r3, [pc, #24]	@ (8003884 <HAL_IncTick+0x20>)
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	461a      	mov	r2, r3
 800386e:	4b06      	ldr	r3, [pc, #24]	@ (8003888 <HAL_IncTick+0x24>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4413      	add	r3, r2
 8003874:	4a04      	ldr	r2, [pc, #16]	@ (8003888 <HAL_IncTick+0x24>)
 8003876:	6013      	str	r3, [r2, #0]
}
 8003878:	bf00      	nop
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	20000008 	.word	0x20000008
 8003888:	200003b8 	.word	0x200003b8

0800388c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  return uwTick;
 8003890:	4b03      	ldr	r3, [pc, #12]	@ (80038a0 <HAL_GetTick+0x14>)
 8003892:	681b      	ldr	r3, [r3, #0]
}
 8003894:	4618      	mov	r0, r3
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	200003b8 	.word	0x200003b8

080038a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038ac:	f7ff ffee 	bl	800388c <HAL_GetTick>
 80038b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038bc:	d005      	beq.n	80038ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038be:	4b0a      	ldr	r3, [pc, #40]	@ (80038e8 <HAL_Delay+0x44>)
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	461a      	mov	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4413      	add	r3, r2
 80038c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038ca:	bf00      	nop
 80038cc:	f7ff ffde 	bl	800388c <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d8f7      	bhi.n	80038cc <HAL_Delay+0x28>
  {
  }
}
 80038dc:	bf00      	nop
 80038de:	bf00      	nop
 80038e0:	3710      	adds	r7, #16
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	20000008 	.word	0x20000008

080038ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b085      	sub	sp, #20
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f003 0307 	and.w	r3, r3, #7
 80038fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003930 <__NVIC_SetPriorityGrouping+0x44>)
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003908:	4013      	ands	r3, r2
 800390a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003914:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800391c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800391e:	4a04      	ldr	r2, [pc, #16]	@ (8003930 <__NVIC_SetPriorityGrouping+0x44>)
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	60d3      	str	r3, [r2, #12]
}
 8003924:	bf00      	nop
 8003926:	3714      	adds	r7, #20
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr
 8003930:	e000ed00 	.word	0xe000ed00

08003934 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003938:	4b04      	ldr	r3, [pc, #16]	@ (800394c <__NVIC_GetPriorityGrouping+0x18>)
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	0a1b      	lsrs	r3, r3, #8
 800393e:	f003 0307 	and.w	r3, r3, #7
}
 8003942:	4618      	mov	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	e000ed00 	.word	0xe000ed00

08003950 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	6039      	str	r1, [r7, #0]
 800395a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800395c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003960:	2b00      	cmp	r3, #0
 8003962:	db0a      	blt.n	800397a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	b2da      	uxtb	r2, r3
 8003968:	490c      	ldr	r1, [pc, #48]	@ (800399c <__NVIC_SetPriority+0x4c>)
 800396a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800396e:	0112      	lsls	r2, r2, #4
 8003970:	b2d2      	uxtb	r2, r2
 8003972:	440b      	add	r3, r1
 8003974:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003978:	e00a      	b.n	8003990 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	b2da      	uxtb	r2, r3
 800397e:	4908      	ldr	r1, [pc, #32]	@ (80039a0 <__NVIC_SetPriority+0x50>)
 8003980:	79fb      	ldrb	r3, [r7, #7]
 8003982:	f003 030f 	and.w	r3, r3, #15
 8003986:	3b04      	subs	r3, #4
 8003988:	0112      	lsls	r2, r2, #4
 800398a:	b2d2      	uxtb	r2, r2
 800398c:	440b      	add	r3, r1
 800398e:	761a      	strb	r2, [r3, #24]
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr
 800399c:	e000e100 	.word	0xe000e100
 80039a0:	e000ed00 	.word	0xe000ed00

080039a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b089      	sub	sp, #36	@ 0x24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f003 0307 	and.w	r3, r3, #7
 80039b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	f1c3 0307 	rsb	r3, r3, #7
 80039be:	2b04      	cmp	r3, #4
 80039c0:	bf28      	it	cs
 80039c2:	2304      	movcs	r3, #4
 80039c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	3304      	adds	r3, #4
 80039ca:	2b06      	cmp	r3, #6
 80039cc:	d902      	bls.n	80039d4 <NVIC_EncodePriority+0x30>
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	3b03      	subs	r3, #3
 80039d2:	e000      	b.n	80039d6 <NVIC_EncodePriority+0x32>
 80039d4:	2300      	movs	r3, #0
 80039d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039d8:	f04f 32ff 	mov.w	r2, #4294967295
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	43da      	mvns	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	401a      	ands	r2, r3
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039ec:	f04f 31ff 	mov.w	r1, #4294967295
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	fa01 f303 	lsl.w	r3, r1, r3
 80039f6:	43d9      	mvns	r1, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039fc:	4313      	orrs	r3, r2
         );
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3724      	adds	r7, #36	@ 0x24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
	...

08003a0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	3b01      	subs	r3, #1
 8003a18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a1c:	d301      	bcc.n	8003a22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e00f      	b.n	8003a42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a22:	4a0a      	ldr	r2, [pc, #40]	@ (8003a4c <SysTick_Config+0x40>)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	3b01      	subs	r3, #1
 8003a28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a2a:	210f      	movs	r1, #15
 8003a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a30:	f7ff ff8e 	bl	8003950 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a34:	4b05      	ldr	r3, [pc, #20]	@ (8003a4c <SysTick_Config+0x40>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a3a:	4b04      	ldr	r3, [pc, #16]	@ (8003a4c <SysTick_Config+0x40>)
 8003a3c:	2207      	movs	r2, #7
 8003a3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	e000e010 	.word	0xe000e010

08003a50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7ff ff47 	bl	80038ec <__NVIC_SetPriorityGrouping>
}
 8003a5e:	bf00      	nop
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b086      	sub	sp, #24
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	60b9      	str	r1, [r7, #8]
 8003a70:	607a      	str	r2, [r7, #4]
 8003a72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a78:	f7ff ff5c 	bl	8003934 <__NVIC_GetPriorityGrouping>
 8003a7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	6978      	ldr	r0, [r7, #20]
 8003a84:	f7ff ff8e 	bl	80039a4 <NVIC_EncodePriority>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a8e:	4611      	mov	r1, r2
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7ff ff5d 	bl	8003950 <__NVIC_SetPriority>
}
 8003a96:	bf00      	nop
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b082      	sub	sp, #8
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f7ff ffb0 	bl	8003a0c <SysTick_Config>
 8003aac:	4603      	mov	r3, r0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3708      	adds	r7, #8
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
	...

08003ab8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b089      	sub	sp, #36	@ 0x24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003aca:	2300      	movs	r3, #0
 8003acc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ace:	2300      	movs	r3, #0
 8003ad0:	61fb      	str	r3, [r7, #28]
 8003ad2:	e159      	b.n	8003d88 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	f040 8148 	bne.w	8003d82 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f003 0303 	and.w	r3, r3, #3
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d005      	beq.n	8003b0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d130      	bne.n	8003b6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	2203      	movs	r2, #3
 8003b16:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	68da      	ldr	r2, [r3, #12]
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	69ba      	ldr	r2, [r7, #24]
 8003b38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b40:	2201      	movs	r2, #1
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	43db      	mvns	r3, r3
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	091b      	lsrs	r3, r3, #4
 8003b56:	f003 0201 	and.w	r2, r3, #1
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f003 0303 	and.w	r3, r3, #3
 8003b74:	2b03      	cmp	r3, #3
 8003b76:	d017      	beq.n	8003ba8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	2203      	movs	r2, #3
 8003b84:	fa02 f303 	lsl.w	r3, r2, r3
 8003b88:	43db      	mvns	r3, r3
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	689a      	ldr	r2, [r3, #8]
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	005b      	lsls	r3, r3, #1
 8003b98:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f003 0303 	and.w	r3, r3, #3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d123      	bne.n	8003bfc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	08da      	lsrs	r2, r3, #3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	3208      	adds	r2, #8
 8003bbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	f003 0307 	and.w	r3, r3, #7
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	220f      	movs	r2, #15
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	43db      	mvns	r3, r3
 8003bd2:	69ba      	ldr	r2, [r7, #24]
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	691a      	ldr	r2, [r3, #16]
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	f003 0307 	and.w	r3, r3, #7
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	fa02 f303 	lsl.w	r3, r2, r3
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	08da      	lsrs	r2, r3, #3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	3208      	adds	r2, #8
 8003bf6:	69b9      	ldr	r1, [r7, #24]
 8003bf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	2203      	movs	r2, #3
 8003c08:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0c:	43db      	mvns	r3, r3
 8003c0e:	69ba      	ldr	r2, [r7, #24]
 8003c10:	4013      	ands	r3, r2
 8003c12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f003 0203 	and.w	r2, r3, #3
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	005b      	lsls	r3, r3, #1
 8003c20:	fa02 f303 	lsl.w	r3, r2, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	f000 80a2 	beq.w	8003d82 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c3e:	2300      	movs	r3, #0
 8003c40:	60fb      	str	r3, [r7, #12]
 8003c42:	4b57      	ldr	r3, [pc, #348]	@ (8003da0 <HAL_GPIO_Init+0x2e8>)
 8003c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c46:	4a56      	ldr	r2, [pc, #344]	@ (8003da0 <HAL_GPIO_Init+0x2e8>)
 8003c48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c4e:	4b54      	ldr	r3, [pc, #336]	@ (8003da0 <HAL_GPIO_Init+0x2e8>)
 8003c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c56:	60fb      	str	r3, [r7, #12]
 8003c58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c5a:	4a52      	ldr	r2, [pc, #328]	@ (8003da4 <HAL_GPIO_Init+0x2ec>)
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	089b      	lsrs	r3, r3, #2
 8003c60:	3302      	adds	r3, #2
 8003c62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	f003 0303 	and.w	r3, r3, #3
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	220f      	movs	r2, #15
 8003c72:	fa02 f303 	lsl.w	r3, r2, r3
 8003c76:	43db      	mvns	r3, r3
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a49      	ldr	r2, [pc, #292]	@ (8003da8 <HAL_GPIO_Init+0x2f0>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d019      	beq.n	8003cba <HAL_GPIO_Init+0x202>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a48      	ldr	r2, [pc, #288]	@ (8003dac <HAL_GPIO_Init+0x2f4>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d013      	beq.n	8003cb6 <HAL_GPIO_Init+0x1fe>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a47      	ldr	r2, [pc, #284]	@ (8003db0 <HAL_GPIO_Init+0x2f8>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d00d      	beq.n	8003cb2 <HAL_GPIO_Init+0x1fa>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a46      	ldr	r2, [pc, #280]	@ (8003db4 <HAL_GPIO_Init+0x2fc>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d007      	beq.n	8003cae <HAL_GPIO_Init+0x1f6>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a45      	ldr	r2, [pc, #276]	@ (8003db8 <HAL_GPIO_Init+0x300>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d101      	bne.n	8003caa <HAL_GPIO_Init+0x1f2>
 8003ca6:	2304      	movs	r3, #4
 8003ca8:	e008      	b.n	8003cbc <HAL_GPIO_Init+0x204>
 8003caa:	2307      	movs	r3, #7
 8003cac:	e006      	b.n	8003cbc <HAL_GPIO_Init+0x204>
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e004      	b.n	8003cbc <HAL_GPIO_Init+0x204>
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	e002      	b.n	8003cbc <HAL_GPIO_Init+0x204>
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e000      	b.n	8003cbc <HAL_GPIO_Init+0x204>
 8003cba:	2300      	movs	r3, #0
 8003cbc:	69fa      	ldr	r2, [r7, #28]
 8003cbe:	f002 0203 	and.w	r2, r2, #3
 8003cc2:	0092      	lsls	r2, r2, #2
 8003cc4:	4093      	lsls	r3, r2
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ccc:	4935      	ldr	r1, [pc, #212]	@ (8003da4 <HAL_GPIO_Init+0x2ec>)
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	089b      	lsrs	r3, r3, #2
 8003cd2:	3302      	adds	r3, #2
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cda:	4b38      	ldr	r3, [pc, #224]	@ (8003dbc <HAL_GPIO_Init+0x304>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	43db      	mvns	r3, r3
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d003      	beq.n	8003cfe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003cfe:	4a2f      	ldr	r2, [pc, #188]	@ (8003dbc <HAL_GPIO_Init+0x304>)
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d04:	4b2d      	ldr	r3, [pc, #180]	@ (8003dbc <HAL_GPIO_Init+0x304>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	4013      	ands	r3, r2
 8003d12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d003      	beq.n	8003d28 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d28:	4a24      	ldr	r2, [pc, #144]	@ (8003dbc <HAL_GPIO_Init+0x304>)
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d2e:	4b23      	ldr	r3, [pc, #140]	@ (8003dbc <HAL_GPIO_Init+0x304>)
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	43db      	mvns	r3, r3
 8003d38:	69ba      	ldr	r2, [r7, #24]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d52:	4a1a      	ldr	r2, [pc, #104]	@ (8003dbc <HAL_GPIO_Init+0x304>)
 8003d54:	69bb      	ldr	r3, [r7, #24]
 8003d56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d58:	4b18      	ldr	r3, [pc, #96]	@ (8003dbc <HAL_GPIO_Init+0x304>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	43db      	mvns	r3, r3
 8003d62:	69ba      	ldr	r2, [r7, #24]
 8003d64:	4013      	ands	r3, r2
 8003d66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d003      	beq.n	8003d7c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d7c:	4a0f      	ldr	r2, [pc, #60]	@ (8003dbc <HAL_GPIO_Init+0x304>)
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	3301      	adds	r3, #1
 8003d86:	61fb      	str	r3, [r7, #28]
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	2b0f      	cmp	r3, #15
 8003d8c:	f67f aea2 	bls.w	8003ad4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d90:	bf00      	nop
 8003d92:	bf00      	nop
 8003d94:	3724      	adds	r7, #36	@ 0x24
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	40023800 	.word	0x40023800
 8003da4:	40013800 	.word	0x40013800
 8003da8:	40020000 	.word	0x40020000
 8003dac:	40020400 	.word	0x40020400
 8003db0:	40020800 	.word	0x40020800
 8003db4:	40020c00 	.word	0x40020c00
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	40013c00 	.word	0x40013c00

08003dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	460b      	mov	r3, r1
 8003dca:	807b      	strh	r3, [r7, #2]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003dd0:	787b      	ldrb	r3, [r7, #1]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d003      	beq.n	8003dde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dd6:	887a      	ldrh	r2, [r7, #2]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ddc:	e003      	b.n	8003de6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dde:	887b      	ldrh	r3, [r7, #2]
 8003de0:	041a      	lsls	r2, r3, #16
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	619a      	str	r2, [r3, #24]
}
 8003de6:	bf00      	nop
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
	...

08003df4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e12b      	b.n	800405e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d106      	bne.n	8003e20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f7fe ff92 	bl	8002d44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2224      	movs	r2, #36	@ 0x24
 8003e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f022 0201 	bic.w	r2, r2, #1
 8003e36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e58:	f001 ff10 	bl	8005c7c <HAL_RCC_GetPCLK1Freq>
 8003e5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	4a81      	ldr	r2, [pc, #516]	@ (8004068 <HAL_I2C_Init+0x274>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d807      	bhi.n	8003e78 <HAL_I2C_Init+0x84>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	4a80      	ldr	r2, [pc, #512]	@ (800406c <HAL_I2C_Init+0x278>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	bf94      	ite	ls
 8003e70:	2301      	movls	r3, #1
 8003e72:	2300      	movhi	r3, #0
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	e006      	b.n	8003e86 <HAL_I2C_Init+0x92>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	4a7d      	ldr	r2, [pc, #500]	@ (8004070 <HAL_I2C_Init+0x27c>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	bf94      	ite	ls
 8003e80:	2301      	movls	r3, #1
 8003e82:	2300      	movhi	r3, #0
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e0e7      	b.n	800405e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	4a78      	ldr	r2, [pc, #480]	@ (8004074 <HAL_I2C_Init+0x280>)
 8003e92:	fba2 2303 	umull	r2, r3, r2, r3
 8003e96:	0c9b      	lsrs	r3, r3, #18
 8003e98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	4a6a      	ldr	r2, [pc, #424]	@ (8004068 <HAL_I2C_Init+0x274>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d802      	bhi.n	8003ec8 <HAL_I2C_Init+0xd4>
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	e009      	b.n	8003edc <HAL_I2C_Init+0xe8>
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003ece:	fb02 f303 	mul.w	r3, r2, r3
 8003ed2:	4a69      	ldr	r2, [pc, #420]	@ (8004078 <HAL_I2C_Init+0x284>)
 8003ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed8:	099b      	lsrs	r3, r3, #6
 8003eda:	3301      	adds	r3, #1
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	6812      	ldr	r2, [r2, #0]
 8003ee0:	430b      	orrs	r3, r1
 8003ee2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003eee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	495c      	ldr	r1, [pc, #368]	@ (8004068 <HAL_I2C_Init+0x274>)
 8003ef8:	428b      	cmp	r3, r1
 8003efa:	d819      	bhi.n	8003f30 <HAL_I2C_Init+0x13c>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	1e59      	subs	r1, r3, #1
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	005b      	lsls	r3, r3, #1
 8003f06:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f0a:	1c59      	adds	r1, r3, #1
 8003f0c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003f10:	400b      	ands	r3, r1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00a      	beq.n	8003f2c <HAL_I2C_Init+0x138>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	1e59      	subs	r1, r3, #1
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f24:	3301      	adds	r3, #1
 8003f26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f2a:	e051      	b.n	8003fd0 <HAL_I2C_Init+0x1dc>
 8003f2c:	2304      	movs	r3, #4
 8003f2e:	e04f      	b.n	8003fd0 <HAL_I2C_Init+0x1dc>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d111      	bne.n	8003f5c <HAL_I2C_Init+0x168>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	1e58      	subs	r0, r3, #1
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6859      	ldr	r1, [r3, #4]
 8003f40:	460b      	mov	r3, r1
 8003f42:	005b      	lsls	r3, r3, #1
 8003f44:	440b      	add	r3, r1
 8003f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	bf0c      	ite	eq
 8003f54:	2301      	moveq	r3, #1
 8003f56:	2300      	movne	r3, #0
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	e012      	b.n	8003f82 <HAL_I2C_Init+0x18e>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	1e58      	subs	r0, r3, #1
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6859      	ldr	r1, [r3, #4]
 8003f64:	460b      	mov	r3, r1
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	440b      	add	r3, r1
 8003f6a:	0099      	lsls	r1, r3, #2
 8003f6c:	440b      	add	r3, r1
 8003f6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f72:	3301      	adds	r3, #1
 8003f74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	bf0c      	ite	eq
 8003f7c:	2301      	moveq	r3, #1
 8003f7e:	2300      	movne	r3, #0
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <HAL_I2C_Init+0x196>
 8003f86:	2301      	movs	r3, #1
 8003f88:	e022      	b.n	8003fd0 <HAL_I2C_Init+0x1dc>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d10e      	bne.n	8003fb0 <HAL_I2C_Init+0x1bc>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	1e58      	subs	r0, r3, #1
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6859      	ldr	r1, [r3, #4]
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	005b      	lsls	r3, r3, #1
 8003f9e:	440b      	add	r3, r1
 8003fa0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003faa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fae:	e00f      	b.n	8003fd0 <HAL_I2C_Init+0x1dc>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	1e58      	subs	r0, r3, #1
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6859      	ldr	r1, [r3, #4]
 8003fb8:	460b      	mov	r3, r1
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	0099      	lsls	r1, r3, #2
 8003fc0:	440b      	add	r3, r1
 8003fc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fcc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003fd0:	6879      	ldr	r1, [r7, #4]
 8003fd2:	6809      	ldr	r1, [r1, #0]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	69da      	ldr	r2, [r3, #28]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	431a      	orrs	r2, r3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003ffe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	6911      	ldr	r1, [r2, #16]
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	68d2      	ldr	r2, [r2, #12]
 800400a:	4311      	orrs	r1, r2
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6812      	ldr	r2, [r2, #0]
 8004010:	430b      	orrs	r3, r1
 8004012:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	695a      	ldr	r2, [r3, #20]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	431a      	orrs	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	430a      	orrs	r2, r1
 800402e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f042 0201 	orr.w	r2, r2, #1
 800403e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2220      	movs	r2, #32
 800404a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800405c:	2300      	movs	r3, #0
}
 800405e:	4618      	mov	r0, r3
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	000186a0 	.word	0x000186a0
 800406c:	001e847f 	.word	0x001e847f
 8004070:	003d08ff 	.word	0x003d08ff
 8004074:	431bde83 	.word	0x431bde83
 8004078:	10624dd3 	.word	0x10624dd3

0800407c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b088      	sub	sp, #32
 8004080:	af02      	add	r7, sp, #8
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	607a      	str	r2, [r7, #4]
 8004086:	461a      	mov	r2, r3
 8004088:	460b      	mov	r3, r1
 800408a:	817b      	strh	r3, [r7, #10]
 800408c:	4613      	mov	r3, r2
 800408e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004090:	f7ff fbfc 	bl	800388c <HAL_GetTick>
 8004094:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b20      	cmp	r3, #32
 80040a0:	f040 80e0 	bne.w	8004264 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	2319      	movs	r3, #25
 80040aa:	2201      	movs	r2, #1
 80040ac:	4970      	ldr	r1, [pc, #448]	@ (8004270 <HAL_I2C_Master_Transmit+0x1f4>)
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 ff7e 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d001      	beq.n	80040be <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80040ba:	2302      	movs	r3, #2
 80040bc:	e0d3      	b.n	8004266 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d101      	bne.n	80040cc <HAL_I2C_Master_Transmit+0x50>
 80040c8:	2302      	movs	r3, #2
 80040ca:	e0cc      	b.n	8004266 <HAL_I2C_Master_Transmit+0x1ea>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d007      	beq.n	80040f2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f042 0201 	orr.w	r2, r2, #1
 80040f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004100:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2221      	movs	r2, #33	@ 0x21
 8004106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2210      	movs	r2, #16
 800410e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	893a      	ldrh	r2, [r7, #8]
 8004122:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004128:	b29a      	uxth	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	4a50      	ldr	r2, [pc, #320]	@ (8004274 <HAL_I2C_Master_Transmit+0x1f8>)
 8004132:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004134:	8979      	ldrh	r1, [r7, #10]
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	6a3a      	ldr	r2, [r7, #32]
 800413a:	68f8      	ldr	r0, [r7, #12]
 800413c:	f000 fd00 	bl	8004b40 <I2C_MasterRequestWrite>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e08d      	b.n	8004266 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800414a:	2300      	movs	r3, #0
 800414c:	613b      	str	r3, [r7, #16]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	695b      	ldr	r3, [r3, #20]
 8004154:	613b      	str	r3, [r7, #16]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	613b      	str	r3, [r7, #16]
 800415e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004160:	e066      	b.n	8004230 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	6a39      	ldr	r1, [r7, #32]
 8004166:	68f8      	ldr	r0, [r7, #12]
 8004168:	f001 f83c 	bl	80051e4 <I2C_WaitOnTXEFlagUntilTimeout>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00d      	beq.n	800418e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004176:	2b04      	cmp	r3, #4
 8004178:	d107      	bne.n	800418a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004188:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e06b      	b.n	8004266 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004192:	781a      	ldrb	r2, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419e:	1c5a      	adds	r2, r3, #1
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	3b01      	subs	r3, #1
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b6:	3b01      	subs	r3, #1
 80041b8:	b29a      	uxth	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	f003 0304 	and.w	r3, r3, #4
 80041c8:	2b04      	cmp	r3, #4
 80041ca:	d11b      	bne.n	8004204 <HAL_I2C_Master_Transmit+0x188>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d017      	beq.n	8004204 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	781a      	ldrb	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e4:	1c5a      	adds	r2, r3, #1
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	3b01      	subs	r3, #1
 80041f2:	b29a      	uxth	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041fc:	3b01      	subs	r3, #1
 80041fe:	b29a      	uxth	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004204:	697a      	ldr	r2, [r7, #20]
 8004206:	6a39      	ldr	r1, [r7, #32]
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f001 f833 	bl	8005274 <I2C_WaitOnBTFFlagUntilTimeout>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00d      	beq.n	8004230 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004218:	2b04      	cmp	r3, #4
 800421a:	d107      	bne.n	800422c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800422a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e01a      	b.n	8004266 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004234:	2b00      	cmp	r3, #0
 8004236:	d194      	bne.n	8004162 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004246:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2220      	movs	r2, #32
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004260:	2300      	movs	r3, #0
 8004262:	e000      	b.n	8004266 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004264:	2302      	movs	r3, #2
  }
}
 8004266:	4618      	mov	r0, r3
 8004268:	3718      	adds	r7, #24
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	00100002 	.word	0x00100002
 8004274:	ffff0000 	.word	0xffff0000

08004278 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b08c      	sub	sp, #48	@ 0x30
 800427c:	af02      	add	r7, sp, #8
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	607a      	str	r2, [r7, #4]
 8004282:	461a      	mov	r2, r3
 8004284:	460b      	mov	r3, r1
 8004286:	817b      	strh	r3, [r7, #10]
 8004288:	4613      	mov	r3, r2
 800428a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800428c:	f7ff fafe 	bl	800388c <HAL_GetTick>
 8004290:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b20      	cmp	r3, #32
 800429c:	f040 8217 	bne.w	80046ce <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a2:	9300      	str	r3, [sp, #0]
 80042a4:	2319      	movs	r3, #25
 80042a6:	2201      	movs	r2, #1
 80042a8:	497c      	ldr	r1, [pc, #496]	@ (800449c <HAL_I2C_Master_Receive+0x224>)
 80042aa:	68f8      	ldr	r0, [r7, #12]
 80042ac:	f000 fe80 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80042b6:	2302      	movs	r3, #2
 80042b8:	e20a      	b.n	80046d0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d101      	bne.n	80042c8 <HAL_I2C_Master_Receive+0x50>
 80042c4:	2302      	movs	r3, #2
 80042c6:	e203      	b.n	80046d0 <HAL_I2C_Master_Receive+0x458>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d007      	beq.n	80042ee <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f042 0201 	orr.w	r2, r2, #1
 80042ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2222      	movs	r2, #34	@ 0x22
 8004302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2210      	movs	r2, #16
 800430a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	893a      	ldrh	r2, [r7, #8]
 800431e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004324:	b29a      	uxth	r2, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	4a5c      	ldr	r2, [pc, #368]	@ (80044a0 <HAL_I2C_Master_Receive+0x228>)
 800432e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004330:	8979      	ldrh	r1, [r7, #10]
 8004332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004334:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f000 fc84 	bl	8004c44 <I2C_MasterRequestRead>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d001      	beq.n	8004346 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e1c4      	b.n	80046d0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800434a:	2b00      	cmp	r3, #0
 800434c:	d113      	bne.n	8004376 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800434e:	2300      	movs	r3, #0
 8004350:	623b      	str	r3, [r7, #32]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	695b      	ldr	r3, [r3, #20]
 8004358:	623b      	str	r3, [r7, #32]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	623b      	str	r3, [r7, #32]
 8004362:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004372:	601a      	str	r2, [r3, #0]
 8004374:	e198      	b.n	80046a8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800437a:	2b01      	cmp	r3, #1
 800437c:	d11b      	bne.n	80043b6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800438c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800438e:	2300      	movs	r3, #0
 8004390:	61fb      	str	r3, [r7, #28]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	695b      	ldr	r3, [r3, #20]
 8004398:	61fb      	str	r3, [r7, #28]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	61fb      	str	r3, [r7, #28]
 80043a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043b2:	601a      	str	r2, [r3, #0]
 80043b4:	e178      	b.n	80046a8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d11b      	bne.n	80043f6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043cc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043de:	2300      	movs	r3, #0
 80043e0:	61bb      	str	r3, [r7, #24]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	695b      	ldr	r3, [r3, #20]
 80043e8:	61bb      	str	r3, [r7, #24]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	699b      	ldr	r3, [r3, #24]
 80043f0:	61bb      	str	r3, [r7, #24]
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	e158      	b.n	80046a8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004404:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004406:	2300      	movs	r3, #0
 8004408:	617b      	str	r3, [r7, #20]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	617b      	str	r3, [r7, #20]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	617b      	str	r3, [r7, #20]
 800441a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800441c:	e144      	b.n	80046a8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004422:	2b03      	cmp	r3, #3
 8004424:	f200 80f1 	bhi.w	800460a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800442c:	2b01      	cmp	r3, #1
 800442e:	d123      	bne.n	8004478 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004430:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004432:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 ff65 	bl	8005304 <I2C_WaitOnRXNEFlagUntilTimeout>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d001      	beq.n	8004444 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e145      	b.n	80046d0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	691a      	ldr	r2, [r3, #16]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444e:	b2d2      	uxtb	r2, r2
 8004450:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004456:	1c5a      	adds	r2, r3, #1
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800446c:	b29b      	uxth	r3, r3
 800446e:	3b01      	subs	r3, #1
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004476:	e117      	b.n	80046a8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800447c:	2b02      	cmp	r3, #2
 800447e:	d14e      	bne.n	800451e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004482:	9300      	str	r3, [sp, #0]
 8004484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004486:	2200      	movs	r2, #0
 8004488:	4906      	ldr	r1, [pc, #24]	@ (80044a4 <HAL_I2C_Master_Receive+0x22c>)
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f000 fd90 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d008      	beq.n	80044a8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e11a      	b.n	80046d0 <HAL_I2C_Master_Receive+0x458>
 800449a:	bf00      	nop
 800449c:	00100002 	.word	0x00100002
 80044a0:	ffff0000 	.word	0xffff0000
 80044a4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	691a      	ldr	r2, [r3, #16]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c2:	b2d2      	uxtb	r2, r2
 80044c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ca:	1c5a      	adds	r2, r3, #1
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	3b01      	subs	r3, #1
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	691a      	ldr	r2, [r3, #16]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f4:	b2d2      	uxtb	r2, r2
 80044f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044fc:	1c5a      	adds	r2, r3, #1
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004506:	3b01      	subs	r3, #1
 8004508:	b29a      	uxth	r2, r3
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004512:	b29b      	uxth	r3, r3
 8004514:	3b01      	subs	r3, #1
 8004516:	b29a      	uxth	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800451c:	e0c4      	b.n	80046a8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800451e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004520:	9300      	str	r3, [sp, #0]
 8004522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004524:	2200      	movs	r2, #0
 8004526:	496c      	ldr	r1, [pc, #432]	@ (80046d8 <HAL_I2C_Master_Receive+0x460>)
 8004528:	68f8      	ldr	r0, [r7, #12]
 800452a:	f000 fd41 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	d001      	beq.n	8004538 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e0cb      	b.n	80046d0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004546:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	691a      	ldr	r2, [r3, #16]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004552:	b2d2      	uxtb	r2, r2
 8004554:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455a:	1c5a      	adds	r2, r3, #1
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004564:	3b01      	subs	r3, #1
 8004566:	b29a      	uxth	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004570:	b29b      	uxth	r3, r3
 8004572:	3b01      	subs	r3, #1
 8004574:	b29a      	uxth	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800457a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457c:	9300      	str	r3, [sp, #0]
 800457e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004580:	2200      	movs	r2, #0
 8004582:	4955      	ldr	r1, [pc, #340]	@ (80046d8 <HAL_I2C_Master_Receive+0x460>)
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f000 fd13 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e09d      	b.n	80046d0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	691a      	ldr	r2, [r3, #16]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ae:	b2d2      	uxtb	r2, r2
 80045b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b6:	1c5a      	adds	r2, r3, #1
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c0:	3b01      	subs	r3, #1
 80045c2:	b29a      	uxth	r2, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	3b01      	subs	r3, #1
 80045d0:	b29a      	uxth	r2, r3
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	691a      	ldr	r2, [r3, #16]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e0:	b2d2      	uxtb	r2, r2
 80045e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e8:	1c5a      	adds	r2, r3, #1
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f2:	3b01      	subs	r3, #1
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fe:	b29b      	uxth	r3, r3
 8004600:	3b01      	subs	r3, #1
 8004602:	b29a      	uxth	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004608:	e04e      	b.n	80046a8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800460a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800460c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800460e:	68f8      	ldr	r0, [r7, #12]
 8004610:	f000 fe78 	bl	8005304 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004614:	4603      	mov	r3, r0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d001      	beq.n	800461e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e058      	b.n	80046d0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	691a      	ldr	r2, [r3, #16]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004628:	b2d2      	uxtb	r2, r2
 800462a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004630:	1c5a      	adds	r2, r3, #1
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800463a:	3b01      	subs	r3, #1
 800463c:	b29a      	uxth	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004646:	b29b      	uxth	r3, r3
 8004648:	3b01      	subs	r3, #1
 800464a:	b29a      	uxth	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	f003 0304 	and.w	r3, r3, #4
 800465a:	2b04      	cmp	r3, #4
 800465c:	d124      	bne.n	80046a8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004662:	2b03      	cmp	r3, #3
 8004664:	d107      	bne.n	8004676 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004674:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	691a      	ldr	r2, [r3, #16]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004680:	b2d2      	uxtb	r2, r2
 8004682:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004688:	1c5a      	adds	r2, r3, #1
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004692:	3b01      	subs	r3, #1
 8004694:	b29a      	uxth	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800469e:	b29b      	uxth	r3, r3
 80046a0:	3b01      	subs	r3, #1
 80046a2:	b29a      	uxth	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	f47f aeb6 	bne.w	800441e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2220      	movs	r2, #32
 80046b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80046ca:	2300      	movs	r3, #0
 80046cc:	e000      	b.n	80046d0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80046ce:	2302      	movs	r3, #2
  }
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3728      	adds	r7, #40	@ 0x28
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	00010004 	.word	0x00010004

080046dc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b08c      	sub	sp, #48	@ 0x30
 80046e0:	af02      	add	r7, sp, #8
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	4608      	mov	r0, r1
 80046e6:	4611      	mov	r1, r2
 80046e8:	461a      	mov	r2, r3
 80046ea:	4603      	mov	r3, r0
 80046ec:	817b      	strh	r3, [r7, #10]
 80046ee:	460b      	mov	r3, r1
 80046f0:	813b      	strh	r3, [r7, #8]
 80046f2:	4613      	mov	r3, r2
 80046f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80046f6:	f7ff f8c9 	bl	800388c <HAL_GetTick>
 80046fa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004702:	b2db      	uxtb	r3, r3
 8004704:	2b20      	cmp	r3, #32
 8004706:	f040 8214 	bne.w	8004b32 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800470a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470c:	9300      	str	r3, [sp, #0]
 800470e:	2319      	movs	r3, #25
 8004710:	2201      	movs	r2, #1
 8004712:	497b      	ldr	r1, [pc, #492]	@ (8004900 <HAL_I2C_Mem_Read+0x224>)
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f000 fc4b 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d001      	beq.n	8004724 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004720:	2302      	movs	r3, #2
 8004722:	e207      	b.n	8004b34 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800472a:	2b01      	cmp	r3, #1
 800472c:	d101      	bne.n	8004732 <HAL_I2C_Mem_Read+0x56>
 800472e:	2302      	movs	r3, #2
 8004730:	e200      	b.n	8004b34 <HAL_I2C_Mem_Read+0x458>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	2b01      	cmp	r3, #1
 8004746:	d007      	beq.n	8004758 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f042 0201 	orr.w	r2, r2, #1
 8004756:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004766:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2222      	movs	r2, #34	@ 0x22
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2240      	movs	r2, #64	@ 0x40
 8004774:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004782:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004788:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800478e:	b29a      	uxth	r2, r3
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	4a5b      	ldr	r2, [pc, #364]	@ (8004904 <HAL_I2C_Mem_Read+0x228>)
 8004798:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800479a:	88f8      	ldrh	r0, [r7, #6]
 800479c:	893a      	ldrh	r2, [r7, #8]
 800479e:	8979      	ldrh	r1, [r7, #10]
 80047a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a2:	9301      	str	r3, [sp, #4]
 80047a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047a6:	9300      	str	r3, [sp, #0]
 80047a8:	4603      	mov	r3, r0
 80047aa:	68f8      	ldr	r0, [r7, #12]
 80047ac:	f000 fb18 	bl	8004de0 <I2C_RequestMemoryRead>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d001      	beq.n	80047ba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e1bc      	b.n	8004b34 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d113      	bne.n	80047ea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047c2:	2300      	movs	r3, #0
 80047c4:	623b      	str	r3, [r7, #32]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	623b      	str	r3, [r7, #32]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	623b      	str	r3, [r7, #32]
 80047d6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047e6:	601a      	str	r2, [r3, #0]
 80047e8:	e190      	b.n	8004b0c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d11b      	bne.n	800482a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004800:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004802:	2300      	movs	r3, #0
 8004804:	61fb      	str	r3, [r7, #28]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	61fb      	str	r3, [r7, #28]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	61fb      	str	r3, [r7, #28]
 8004816:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004826:	601a      	str	r2, [r3, #0]
 8004828:	e170      	b.n	8004b0c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800482e:	2b02      	cmp	r3, #2
 8004830:	d11b      	bne.n	800486a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004840:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004850:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004852:	2300      	movs	r3, #0
 8004854:	61bb      	str	r3, [r7, #24]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	61bb      	str	r3, [r7, #24]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	699b      	ldr	r3, [r3, #24]
 8004864:	61bb      	str	r3, [r7, #24]
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	e150      	b.n	8004b0c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800486a:	2300      	movs	r3, #0
 800486c:	617b      	str	r3, [r7, #20]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	617b      	str	r3, [r7, #20]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	617b      	str	r3, [r7, #20]
 800487e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004880:	e144      	b.n	8004b0c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004886:	2b03      	cmp	r3, #3
 8004888:	f200 80f1 	bhi.w	8004a6e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004890:	2b01      	cmp	r3, #1
 8004892:	d123      	bne.n	80048dc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004896:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004898:	68f8      	ldr	r0, [r7, #12]
 800489a:	f000 fd33 	bl	8005304 <I2C_WaitOnRXNEFlagUntilTimeout>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d001      	beq.n	80048a8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e145      	b.n	8004b34 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	691a      	ldr	r2, [r3, #16]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b2:	b2d2      	uxtb	r2, r2
 80048b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ba:	1c5a      	adds	r2, r3, #1
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048c4:	3b01      	subs	r3, #1
 80048c6:	b29a      	uxth	r2, r3
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	3b01      	subs	r3, #1
 80048d4:	b29a      	uxth	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048da:	e117      	b.n	8004b0c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d14e      	bne.n	8004982 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ea:	2200      	movs	r2, #0
 80048ec:	4906      	ldr	r1, [pc, #24]	@ (8004908 <HAL_I2C_Mem_Read+0x22c>)
 80048ee:	68f8      	ldr	r0, [r7, #12]
 80048f0:	f000 fb5e 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d008      	beq.n	800490c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e11a      	b.n	8004b34 <HAL_I2C_Mem_Read+0x458>
 80048fe:	bf00      	nop
 8004900:	00100002 	.word	0x00100002
 8004904:	ffff0000 	.word	0xffff0000
 8004908:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800491a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	691a      	ldr	r2, [r3, #16]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004926:	b2d2      	uxtb	r2, r2
 8004928:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492e:	1c5a      	adds	r2, r3, #1
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004938:	3b01      	subs	r3, #1
 800493a:	b29a      	uxth	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004944:	b29b      	uxth	r3, r3
 8004946:	3b01      	subs	r3, #1
 8004948:	b29a      	uxth	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	691a      	ldr	r2, [r3, #16]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004958:	b2d2      	uxtb	r2, r2
 800495a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004960:	1c5a      	adds	r2, r3, #1
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800496a:	3b01      	subs	r3, #1
 800496c:	b29a      	uxth	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004976:	b29b      	uxth	r3, r3
 8004978:	3b01      	subs	r3, #1
 800497a:	b29a      	uxth	r2, r3
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004980:	e0c4      	b.n	8004b0c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004984:	9300      	str	r3, [sp, #0]
 8004986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004988:	2200      	movs	r2, #0
 800498a:	496c      	ldr	r1, [pc, #432]	@ (8004b3c <HAL_I2C_Mem_Read+0x460>)
 800498c:	68f8      	ldr	r0, [r7, #12]
 800498e:	f000 fb0f 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d001      	beq.n	800499c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e0cb      	b.n	8004b34 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	691a      	ldr	r2, [r3, #16]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b6:	b2d2      	uxtb	r2, r2
 80049b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049be:	1c5a      	adds	r2, r3, #1
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	3b01      	subs	r3, #1
 80049d8:	b29a      	uxth	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e4:	2200      	movs	r2, #0
 80049e6:	4955      	ldr	r1, [pc, #340]	@ (8004b3c <HAL_I2C_Mem_Read+0x460>)
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f000 fae1 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d001      	beq.n	80049f8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e09d      	b.n	8004b34 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	691a      	ldr	r2, [r3, #16]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a12:	b2d2      	uxtb	r2, r2
 8004a14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1a:	1c5a      	adds	r2, r3, #1
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a24:	3b01      	subs	r3, #1
 8004a26:	b29a      	uxth	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	3b01      	subs	r3, #1
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	691a      	ldr	r2, [r3, #16]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a44:	b2d2      	uxtb	r2, r2
 8004a46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4c:	1c5a      	adds	r2, r3, #1
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a56:	3b01      	subs	r3, #1
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	3b01      	subs	r3, #1
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a6c:	e04e      	b.n	8004b0c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a70:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	f000 fc46 	bl	8005304 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d001      	beq.n	8004a82 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e058      	b.n	8004b34 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	691a      	ldr	r2, [r3, #16]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a8c:	b2d2      	uxtb	r2, r2
 8004a8e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a94:	1c5a      	adds	r2, r3, #1
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	3b01      	subs	r3, #1
 8004aae:	b29a      	uxth	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	695b      	ldr	r3, [r3, #20]
 8004aba:	f003 0304 	and.w	r3, r3, #4
 8004abe:	2b04      	cmp	r3, #4
 8004ac0:	d124      	bne.n	8004b0c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ac6:	2b03      	cmp	r3, #3
 8004ac8:	d107      	bne.n	8004ada <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ad8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	691a      	ldr	r2, [r3, #16]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae4:	b2d2      	uxtb	r2, r2
 8004ae6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aec:	1c5a      	adds	r2, r3, #1
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004af6:	3b01      	subs	r3, #1
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	3b01      	subs	r3, #1
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f47f aeb6 	bne.w	8004882 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2220      	movs	r2, #32
 8004b1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	e000      	b.n	8004b34 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004b32:	2302      	movs	r3, #2
  }
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3728      	adds	r7, #40	@ 0x28
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	00010004 	.word	0x00010004

08004b40 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b088      	sub	sp, #32
 8004b44:	af02      	add	r7, sp, #8
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	607a      	str	r2, [r7, #4]
 8004b4a:	603b      	str	r3, [r7, #0]
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b54:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	d006      	beq.n	8004b6a <I2C_MasterRequestWrite+0x2a>
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d003      	beq.n	8004b6a <I2C_MasterRequestWrite+0x2a>
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b68:	d108      	bne.n	8004b7c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b78:	601a      	str	r2, [r3, #0]
 8004b7a:	e00b      	b.n	8004b94 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b80:	2b12      	cmp	r3, #18
 8004b82:	d107      	bne.n	8004b94 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b92:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	9300      	str	r3, [sp, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f000 fa05 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d00d      	beq.n	8004bc8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bba:	d103      	bne.n	8004bc4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004bc2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004bc4:	2303      	movs	r3, #3
 8004bc6:	e035      	b.n	8004c34 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	691b      	ldr	r3, [r3, #16]
 8004bcc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bd0:	d108      	bne.n	8004be4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bd2:	897b      	ldrh	r3, [r7, #10]
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004be0:	611a      	str	r2, [r3, #16]
 8004be2:	e01b      	b.n	8004c1c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004be4:	897b      	ldrh	r3, [r7, #10]
 8004be6:	11db      	asrs	r3, r3, #7
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	f003 0306 	and.w	r3, r3, #6
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	f063 030f 	orn	r3, r3, #15
 8004bf4:	b2da      	uxtb	r2, r3
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	490e      	ldr	r1, [pc, #56]	@ (8004c3c <I2C_MasterRequestWrite+0xfc>)
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f000 fa4e 	bl	80050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e010      	b.n	8004c34 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c12:	897b      	ldrh	r3, [r7, #10]
 8004c14:	b2da      	uxtb	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	4907      	ldr	r1, [pc, #28]	@ (8004c40 <I2C_MasterRequestWrite+0x100>)
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f000 fa3e 	bl	80050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d001      	beq.n	8004c32 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e000      	b.n	8004c34 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3718      	adds	r7, #24
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	00010008 	.word	0x00010008
 8004c40:	00010002 	.word	0x00010002

08004c44 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b088      	sub	sp, #32
 8004c48:	af02      	add	r7, sp, #8
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	607a      	str	r2, [r7, #4]
 8004c4e:	603b      	str	r3, [r7, #0]
 8004c50:	460b      	mov	r3, r1
 8004c52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c58:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c68:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	2b08      	cmp	r3, #8
 8004c6e:	d006      	beq.n	8004c7e <I2C_MasterRequestRead+0x3a>
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d003      	beq.n	8004c7e <I2C_MasterRequestRead+0x3a>
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004c7c:	d108      	bne.n	8004c90 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c8c:	601a      	str	r2, [r3, #0]
 8004c8e:	e00b      	b.n	8004ca8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c94:	2b11      	cmp	r3, #17
 8004c96:	d107      	bne.n	8004ca8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ca6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	9300      	str	r3, [sp, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f000 f97b 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00d      	beq.n	8004cdc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cce:	d103      	bne.n	8004cd8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cd6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e079      	b.n	8004dd0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ce4:	d108      	bne.n	8004cf8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004ce6:	897b      	ldrh	r3, [r7, #10]
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	f043 0301 	orr.w	r3, r3, #1
 8004cee:	b2da      	uxtb	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	611a      	str	r2, [r3, #16]
 8004cf6:	e05f      	b.n	8004db8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004cf8:	897b      	ldrh	r3, [r7, #10]
 8004cfa:	11db      	asrs	r3, r3, #7
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	f003 0306 	and.w	r3, r3, #6
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	f063 030f 	orn	r3, r3, #15
 8004d08:	b2da      	uxtb	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	4930      	ldr	r1, [pc, #192]	@ (8004dd8 <I2C_MasterRequestRead+0x194>)
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	f000 f9c4 	bl	80050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d001      	beq.n	8004d26 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e054      	b.n	8004dd0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004d26:	897b      	ldrh	r3, [r7, #10]
 8004d28:	b2da      	uxtb	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	4929      	ldr	r1, [pc, #164]	@ (8004ddc <I2C_MasterRequestRead+0x198>)
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f000 f9b4 	bl	80050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e044      	b.n	8004dd0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d46:	2300      	movs	r3, #0
 8004d48:	613b      	str	r3, [r7, #16]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	695b      	ldr	r3, [r3, #20]
 8004d50:	613b      	str	r3, [r7, #16]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	613b      	str	r3, [r7, #16]
 8004d5a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d6a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d78:	68f8      	ldr	r0, [r7, #12]
 8004d7a:	f000 f919 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d00d      	beq.n	8004da0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d92:	d103      	bne.n	8004d9c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d9a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e017      	b.n	8004dd0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004da0:	897b      	ldrh	r3, [r7, #10]
 8004da2:	11db      	asrs	r3, r3, #7
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	f003 0306 	and.w	r3, r3, #6
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	f063 030e 	orn	r3, r3, #14
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	4907      	ldr	r1, [pc, #28]	@ (8004ddc <I2C_MasterRequestRead+0x198>)
 8004dbe:	68f8      	ldr	r0, [r7, #12]
 8004dc0:	f000 f970 	bl	80050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d001      	beq.n	8004dce <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e000      	b.n	8004dd0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3718      	adds	r7, #24
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	00010008 	.word	0x00010008
 8004ddc:	00010002 	.word	0x00010002

08004de0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b088      	sub	sp, #32
 8004de4:	af02      	add	r7, sp, #8
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	4608      	mov	r0, r1
 8004dea:	4611      	mov	r1, r2
 8004dec:	461a      	mov	r2, r3
 8004dee:	4603      	mov	r3, r0
 8004df0:	817b      	strh	r3, [r7, #10]
 8004df2:	460b      	mov	r3, r1
 8004df4:	813b      	strh	r3, [r7, #8]
 8004df6:	4613      	mov	r3, r2
 8004df8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e08:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e18:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1c:	9300      	str	r3, [sp, #0]
 8004e1e:	6a3b      	ldr	r3, [r7, #32]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f000 f8c2 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00d      	beq.n	8004e4e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e40:	d103      	bne.n	8004e4a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e48:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e0aa      	b.n	8004fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e4e:	897b      	ldrh	r3, [r7, #10]
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	461a      	mov	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e5c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e60:	6a3a      	ldr	r2, [r7, #32]
 8004e62:	4952      	ldr	r1, [pc, #328]	@ (8004fac <I2C_RequestMemoryRead+0x1cc>)
 8004e64:	68f8      	ldr	r0, [r7, #12]
 8004e66:	f000 f91d 	bl	80050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d001      	beq.n	8004e74 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e097      	b.n	8004fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e74:	2300      	movs	r3, #0
 8004e76:	617b      	str	r3, [r7, #20]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	617b      	str	r3, [r7, #20]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	699b      	ldr	r3, [r3, #24]
 8004e86:	617b      	str	r3, [r7, #20]
 8004e88:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e8c:	6a39      	ldr	r1, [r7, #32]
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f000 f9a8 	bl	80051e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00d      	beq.n	8004eb6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9e:	2b04      	cmp	r3, #4
 8004ea0:	d107      	bne.n	8004eb2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eb0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e076      	b.n	8004fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004eb6:	88fb      	ldrh	r3, [r7, #6]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d105      	bne.n	8004ec8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ebc:	893b      	ldrh	r3, [r7, #8]
 8004ebe:	b2da      	uxtb	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	611a      	str	r2, [r3, #16]
 8004ec6:	e021      	b.n	8004f0c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ec8:	893b      	ldrh	r3, [r7, #8]
 8004eca:	0a1b      	lsrs	r3, r3, #8
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ed6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ed8:	6a39      	ldr	r1, [r7, #32]
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f000 f982 	bl	80051e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00d      	beq.n	8004f02 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eea:	2b04      	cmp	r3, #4
 8004eec:	d107      	bne.n	8004efe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004efc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e050      	b.n	8004fa4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f02:	893b      	ldrh	r3, [r7, #8]
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f0e:	6a39      	ldr	r1, [r7, #32]
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 f967 	bl	80051e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00d      	beq.n	8004f38 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f20:	2b04      	cmp	r3, #4
 8004f22:	d107      	bne.n	8004f34 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f32:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e035      	b.n	8004fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f46:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4a:	9300      	str	r3, [sp, #0]
 8004f4c:	6a3b      	ldr	r3, [r7, #32]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f000 f82b 	bl	8004fb0 <I2C_WaitOnFlagUntilTimeout>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00d      	beq.n	8004f7c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f6e:	d103      	bne.n	8004f78 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f76:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e013      	b.n	8004fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004f7c:	897b      	ldrh	r3, [r7, #10]
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	f043 0301 	orr.w	r3, r3, #1
 8004f84:	b2da      	uxtb	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	6a3a      	ldr	r2, [r7, #32]
 8004f90:	4906      	ldr	r1, [pc, #24]	@ (8004fac <I2C_RequestMemoryRead+0x1cc>)
 8004f92:	68f8      	ldr	r0, [r7, #12]
 8004f94:	f000 f886 	bl	80050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e000      	b.n	8004fa4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3718      	adds	r7, #24
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	00010002 	.word	0x00010002

08004fb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	603b      	str	r3, [r7, #0]
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fc0:	e048      	b.n	8005054 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc8:	d044      	beq.n	8005054 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fca:	f7fe fc5f 	bl	800388c <HAL_GetTick>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	683a      	ldr	r2, [r7, #0]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d302      	bcc.n	8004fe0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d139      	bne.n	8005054 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	0c1b      	lsrs	r3, r3, #16
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d10d      	bne.n	8005006 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	695b      	ldr	r3, [r3, #20]
 8004ff0:	43da      	mvns	r2, r3
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	bf0c      	ite	eq
 8004ffc:	2301      	moveq	r3, #1
 8004ffe:	2300      	movne	r3, #0
 8005000:	b2db      	uxtb	r3, r3
 8005002:	461a      	mov	r2, r3
 8005004:	e00c      	b.n	8005020 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	43da      	mvns	r2, r3
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	4013      	ands	r3, r2
 8005012:	b29b      	uxth	r3, r3
 8005014:	2b00      	cmp	r3, #0
 8005016:	bf0c      	ite	eq
 8005018:	2301      	moveq	r3, #1
 800501a:	2300      	movne	r3, #0
 800501c:	b2db      	uxtb	r3, r3
 800501e:	461a      	mov	r2, r3
 8005020:	79fb      	ldrb	r3, [r7, #7]
 8005022:	429a      	cmp	r2, r3
 8005024:	d116      	bne.n	8005054 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2200      	movs	r2, #0
 800502a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2220      	movs	r2, #32
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005040:	f043 0220 	orr.w	r2, r3, #32
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e023      	b.n	800509c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	0c1b      	lsrs	r3, r3, #16
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b01      	cmp	r3, #1
 800505c:	d10d      	bne.n	800507a <I2C_WaitOnFlagUntilTimeout+0xca>
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	695b      	ldr	r3, [r3, #20]
 8005064:	43da      	mvns	r2, r3
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	4013      	ands	r3, r2
 800506a:	b29b      	uxth	r3, r3
 800506c:	2b00      	cmp	r3, #0
 800506e:	bf0c      	ite	eq
 8005070:	2301      	moveq	r3, #1
 8005072:	2300      	movne	r3, #0
 8005074:	b2db      	uxtb	r3, r3
 8005076:	461a      	mov	r2, r3
 8005078:	e00c      	b.n	8005094 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	43da      	mvns	r2, r3
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	4013      	ands	r3, r2
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	bf0c      	ite	eq
 800508c:	2301      	moveq	r3, #1
 800508e:	2300      	movne	r3, #0
 8005090:	b2db      	uxtb	r3, r3
 8005092:	461a      	mov	r2, r3
 8005094:	79fb      	ldrb	r3, [r7, #7]
 8005096:	429a      	cmp	r2, r3
 8005098:	d093      	beq.n	8004fc2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800509a:	2300      	movs	r3, #0
}
 800509c:	4618      	mov	r0, r3
 800509e:	3710      	adds	r7, #16
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
 80050b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050b2:	e071      	b.n	8005198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050c2:	d123      	bne.n	800510c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2220      	movs	r2, #32
 80050e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f8:	f043 0204 	orr.w	r2, r3, #4
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e067      	b.n	80051dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005112:	d041      	beq.n	8005198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005114:	f7fe fbba 	bl	800388c <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	429a      	cmp	r2, r3
 8005122:	d302      	bcc.n	800512a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d136      	bne.n	8005198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	0c1b      	lsrs	r3, r3, #16
 800512e:	b2db      	uxtb	r3, r3
 8005130:	2b01      	cmp	r3, #1
 8005132:	d10c      	bne.n	800514e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	43da      	mvns	r2, r3
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	4013      	ands	r3, r2
 8005140:	b29b      	uxth	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	bf14      	ite	ne
 8005146:	2301      	movne	r3, #1
 8005148:	2300      	moveq	r3, #0
 800514a:	b2db      	uxtb	r3, r3
 800514c:	e00b      	b.n	8005166 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	43da      	mvns	r2, r3
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	4013      	ands	r3, r2
 800515a:	b29b      	uxth	r3, r3
 800515c:	2b00      	cmp	r3, #0
 800515e:	bf14      	ite	ne
 8005160:	2301      	movne	r3, #1
 8005162:	2300      	moveq	r3, #0
 8005164:	b2db      	uxtb	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d016      	beq.n	8005198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2200      	movs	r2, #0
 800516e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2220      	movs	r2, #32
 8005174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005184:	f043 0220 	orr.w	r2, r3, #32
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	e021      	b.n	80051dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	0c1b      	lsrs	r3, r3, #16
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d10c      	bne.n	80051bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	43da      	mvns	r2, r3
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	4013      	ands	r3, r2
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	bf14      	ite	ne
 80051b4:	2301      	movne	r3, #1
 80051b6:	2300      	moveq	r3, #0
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	e00b      	b.n	80051d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	43da      	mvns	r2, r3
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	4013      	ands	r3, r2
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	bf14      	ite	ne
 80051ce:	2301      	movne	r3, #1
 80051d0:	2300      	moveq	r3, #0
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f47f af6d 	bne.w	80050b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051f0:	e034      	b.n	800525c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80051f2:	68f8      	ldr	r0, [r7, #12]
 80051f4:	f000 f8e3 	bl	80053be <I2C_IsAcknowledgeFailed>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d001      	beq.n	8005202 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e034      	b.n	800526c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005208:	d028      	beq.n	800525c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800520a:	f7fe fb3f 	bl	800388c <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	68ba      	ldr	r2, [r7, #8]
 8005216:	429a      	cmp	r2, r3
 8005218:	d302      	bcc.n	8005220 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d11d      	bne.n	800525c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	695b      	ldr	r3, [r3, #20]
 8005226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800522a:	2b80      	cmp	r3, #128	@ 0x80
 800522c:	d016      	beq.n	800525c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2220      	movs	r2, #32
 8005238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005248:	f043 0220 	orr.w	r2, r3, #32
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e007      	b.n	800526c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005266:	2b80      	cmp	r3, #128	@ 0x80
 8005268:	d1c3      	bne.n	80051f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3710      	adds	r7, #16
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}

08005274 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005280:	e034      	b.n	80052ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f000 f89b 	bl	80053be <I2C_IsAcknowledgeFailed>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d001      	beq.n	8005292 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e034      	b.n	80052fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005298:	d028      	beq.n	80052ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800529a:	f7fe faf7 	bl	800388c <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d302      	bcc.n	80052b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d11d      	bne.n	80052ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	695b      	ldr	r3, [r3, #20]
 80052b6:	f003 0304 	and.w	r3, r3, #4
 80052ba:	2b04      	cmp	r3, #4
 80052bc:	d016      	beq.n	80052ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d8:	f043 0220 	orr.w	r2, r3, #32
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e007      	b.n	80052fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	695b      	ldr	r3, [r3, #20]
 80052f2:	f003 0304 	and.w	r3, r3, #4
 80052f6:	2b04      	cmp	r3, #4
 80052f8:	d1c3      	bne.n	8005282 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3710      	adds	r7, #16
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}

08005304 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005310:	e049      	b.n	80053a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	f003 0310 	and.w	r3, r3, #16
 800531c:	2b10      	cmp	r3, #16
 800531e:	d119      	bne.n	8005354 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f06f 0210 	mvn.w	r2, #16
 8005328:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2220      	movs	r2, #32
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e030      	b.n	80053b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005354:	f7fe fa9a 	bl	800388c <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	429a      	cmp	r2, r3
 8005362:	d302      	bcc.n	800536a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d11d      	bne.n	80053a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005374:	2b40      	cmp	r3, #64	@ 0x40
 8005376:	d016      	beq.n	80053a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2220      	movs	r2, #32
 8005382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005392:	f043 0220 	orr.w	r2, r3, #32
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e007      	b.n	80053b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053b0:	2b40      	cmp	r3, #64	@ 0x40
 80053b2:	d1ae      	bne.n	8005312 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	695b      	ldr	r3, [r3, #20]
 80053cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053d4:	d11b      	bne.n	800540e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80053de:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053fa:	f043 0204 	orr.w	r2, r3, #4
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e000      	b.n	8005410 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b086      	sub	sp, #24
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d101      	bne.n	800542e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e267      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d075      	beq.n	8005526 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800543a:	4b88      	ldr	r3, [pc, #544]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	f003 030c 	and.w	r3, r3, #12
 8005442:	2b04      	cmp	r3, #4
 8005444:	d00c      	beq.n	8005460 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005446:	4b85      	ldr	r3, [pc, #532]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800544e:	2b08      	cmp	r3, #8
 8005450:	d112      	bne.n	8005478 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005452:	4b82      	ldr	r3, [pc, #520]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800545a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800545e:	d10b      	bne.n	8005478 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005460:	4b7e      	ldr	r3, [pc, #504]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005468:	2b00      	cmp	r3, #0
 800546a:	d05b      	beq.n	8005524 <HAL_RCC_OscConfig+0x108>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d157      	bne.n	8005524 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e242      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005480:	d106      	bne.n	8005490 <HAL_RCC_OscConfig+0x74>
 8005482:	4b76      	ldr	r3, [pc, #472]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a75      	ldr	r2, [pc, #468]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 8005488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800548c:	6013      	str	r3, [r2, #0]
 800548e:	e01d      	b.n	80054cc <HAL_RCC_OscConfig+0xb0>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005498:	d10c      	bne.n	80054b4 <HAL_RCC_OscConfig+0x98>
 800549a:	4b70      	ldr	r3, [pc, #448]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a6f      	ldr	r2, [pc, #444]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80054a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054a4:	6013      	str	r3, [r2, #0]
 80054a6:	4b6d      	ldr	r3, [pc, #436]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a6c      	ldr	r2, [pc, #432]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80054ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054b0:	6013      	str	r3, [r2, #0]
 80054b2:	e00b      	b.n	80054cc <HAL_RCC_OscConfig+0xb0>
 80054b4:	4b69      	ldr	r3, [pc, #420]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a68      	ldr	r2, [pc, #416]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80054ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054be:	6013      	str	r3, [r2, #0]
 80054c0:	4b66      	ldr	r3, [pc, #408]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a65      	ldr	r2, [pc, #404]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80054c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d013      	beq.n	80054fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054d4:	f7fe f9da 	bl	800388c <HAL_GetTick>
 80054d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054da:	e008      	b.n	80054ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054dc:	f7fe f9d6 	bl	800388c <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b64      	cmp	r3, #100	@ 0x64
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e207      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ee:	4b5b      	ldr	r3, [pc, #364]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d0f0      	beq.n	80054dc <HAL_RCC_OscConfig+0xc0>
 80054fa:	e014      	b.n	8005526 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054fc:	f7fe f9c6 	bl	800388c <HAL_GetTick>
 8005500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005502:	e008      	b.n	8005516 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005504:	f7fe f9c2 	bl	800388c <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	2b64      	cmp	r3, #100	@ 0x64
 8005510:	d901      	bls.n	8005516 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	e1f3      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005516:	4b51      	ldr	r3, [pc, #324]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1f0      	bne.n	8005504 <HAL_RCC_OscConfig+0xe8>
 8005522:	e000      	b.n	8005526 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005524:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d063      	beq.n	80055fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005532:	4b4a      	ldr	r3, [pc, #296]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f003 030c 	and.w	r3, r3, #12
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00b      	beq.n	8005556 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800553e:	4b47      	ldr	r3, [pc, #284]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005546:	2b08      	cmp	r3, #8
 8005548:	d11c      	bne.n	8005584 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800554a:	4b44      	ldr	r3, [pc, #272]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005552:	2b00      	cmp	r3, #0
 8005554:	d116      	bne.n	8005584 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005556:	4b41      	ldr	r3, [pc, #260]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0302 	and.w	r3, r3, #2
 800555e:	2b00      	cmp	r3, #0
 8005560:	d005      	beq.n	800556e <HAL_RCC_OscConfig+0x152>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	2b01      	cmp	r3, #1
 8005568:	d001      	beq.n	800556e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e1c7      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800556e:	4b3b      	ldr	r3, [pc, #236]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	00db      	lsls	r3, r3, #3
 800557c:	4937      	ldr	r1, [pc, #220]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 800557e:	4313      	orrs	r3, r2
 8005580:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005582:	e03a      	b.n	80055fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d020      	beq.n	80055ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800558c:	4b34      	ldr	r3, [pc, #208]	@ (8005660 <HAL_RCC_OscConfig+0x244>)
 800558e:	2201      	movs	r2, #1
 8005590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005592:	f7fe f97b 	bl	800388c <HAL_GetTick>
 8005596:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005598:	e008      	b.n	80055ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800559a:	f7fe f977 	bl	800388c <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d901      	bls.n	80055ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e1a8      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ac:	4b2b      	ldr	r3, [pc, #172]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0302 	and.w	r3, r3, #2
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d0f0      	beq.n	800559a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055b8:	4b28      	ldr	r3, [pc, #160]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	691b      	ldr	r3, [r3, #16]
 80055c4:	00db      	lsls	r3, r3, #3
 80055c6:	4925      	ldr	r1, [pc, #148]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	600b      	str	r3, [r1, #0]
 80055cc:	e015      	b.n	80055fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055ce:	4b24      	ldr	r3, [pc, #144]	@ (8005660 <HAL_RCC_OscConfig+0x244>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055d4:	f7fe f95a 	bl	800388c <HAL_GetTick>
 80055d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055da:	e008      	b.n	80055ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055dc:	f7fe f956 	bl	800388c <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d901      	bls.n	80055ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e187      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055ee:	4b1b      	ldr	r3, [pc, #108]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0302 	and.w	r3, r3, #2
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d1f0      	bne.n	80055dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0308 	and.w	r3, r3, #8
 8005602:	2b00      	cmp	r3, #0
 8005604:	d036      	beq.n	8005674 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d016      	beq.n	800563c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800560e:	4b15      	ldr	r3, [pc, #84]	@ (8005664 <HAL_RCC_OscConfig+0x248>)
 8005610:	2201      	movs	r2, #1
 8005612:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005614:	f7fe f93a 	bl	800388c <HAL_GetTick>
 8005618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800561a:	e008      	b.n	800562e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800561c:	f7fe f936 	bl	800388c <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b02      	cmp	r3, #2
 8005628:	d901      	bls.n	800562e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e167      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800562e:	4b0b      	ldr	r3, [pc, #44]	@ (800565c <HAL_RCC_OscConfig+0x240>)
 8005630:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b00      	cmp	r3, #0
 8005638:	d0f0      	beq.n	800561c <HAL_RCC_OscConfig+0x200>
 800563a:	e01b      	b.n	8005674 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800563c:	4b09      	ldr	r3, [pc, #36]	@ (8005664 <HAL_RCC_OscConfig+0x248>)
 800563e:	2200      	movs	r2, #0
 8005640:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005642:	f7fe f923 	bl	800388c <HAL_GetTick>
 8005646:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005648:	e00e      	b.n	8005668 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800564a:	f7fe f91f 	bl	800388c <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	2b02      	cmp	r3, #2
 8005656:	d907      	bls.n	8005668 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e150      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
 800565c:	40023800 	.word	0x40023800
 8005660:	42470000 	.word	0x42470000
 8005664:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005668:	4b88      	ldr	r3, [pc, #544]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 800566a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800566c:	f003 0302 	and.w	r3, r3, #2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1ea      	bne.n	800564a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0304 	and.w	r3, r3, #4
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 8097 	beq.w	80057b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005682:	2300      	movs	r3, #0
 8005684:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005686:	4b81      	ldr	r3, [pc, #516]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 8005688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10f      	bne.n	80056b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005692:	2300      	movs	r3, #0
 8005694:	60bb      	str	r3, [r7, #8]
 8005696:	4b7d      	ldr	r3, [pc, #500]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 8005698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569a:	4a7c      	ldr	r2, [pc, #496]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 800569c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80056a2:	4b7a      	ldr	r3, [pc, #488]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 80056a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056aa:	60bb      	str	r3, [r7, #8]
 80056ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056ae:	2301      	movs	r3, #1
 80056b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056b2:	4b77      	ldr	r3, [pc, #476]	@ (8005890 <HAL_RCC_OscConfig+0x474>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d118      	bne.n	80056f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056be:	4b74      	ldr	r3, [pc, #464]	@ (8005890 <HAL_RCC_OscConfig+0x474>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a73      	ldr	r2, [pc, #460]	@ (8005890 <HAL_RCC_OscConfig+0x474>)
 80056c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056ca:	f7fe f8df 	bl	800388c <HAL_GetTick>
 80056ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056d0:	e008      	b.n	80056e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056d2:	f7fe f8db 	bl	800388c <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d901      	bls.n	80056e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e10c      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056e4:	4b6a      	ldr	r3, [pc, #424]	@ (8005890 <HAL_RCC_OscConfig+0x474>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d0f0      	beq.n	80056d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d106      	bne.n	8005706 <HAL_RCC_OscConfig+0x2ea>
 80056f8:	4b64      	ldr	r3, [pc, #400]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 80056fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056fc:	4a63      	ldr	r2, [pc, #396]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 80056fe:	f043 0301 	orr.w	r3, r3, #1
 8005702:	6713      	str	r3, [r2, #112]	@ 0x70
 8005704:	e01c      	b.n	8005740 <HAL_RCC_OscConfig+0x324>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	2b05      	cmp	r3, #5
 800570c:	d10c      	bne.n	8005728 <HAL_RCC_OscConfig+0x30c>
 800570e:	4b5f      	ldr	r3, [pc, #380]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 8005710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005712:	4a5e      	ldr	r2, [pc, #376]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 8005714:	f043 0304 	orr.w	r3, r3, #4
 8005718:	6713      	str	r3, [r2, #112]	@ 0x70
 800571a:	4b5c      	ldr	r3, [pc, #368]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 800571c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800571e:	4a5b      	ldr	r2, [pc, #364]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 8005720:	f043 0301 	orr.w	r3, r3, #1
 8005724:	6713      	str	r3, [r2, #112]	@ 0x70
 8005726:	e00b      	b.n	8005740 <HAL_RCC_OscConfig+0x324>
 8005728:	4b58      	ldr	r3, [pc, #352]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 800572a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800572c:	4a57      	ldr	r2, [pc, #348]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 800572e:	f023 0301 	bic.w	r3, r3, #1
 8005732:	6713      	str	r3, [r2, #112]	@ 0x70
 8005734:	4b55      	ldr	r3, [pc, #340]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 8005736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005738:	4a54      	ldr	r2, [pc, #336]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 800573a:	f023 0304 	bic.w	r3, r3, #4
 800573e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d015      	beq.n	8005774 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005748:	f7fe f8a0 	bl	800388c <HAL_GetTick>
 800574c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800574e:	e00a      	b.n	8005766 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005750:	f7fe f89c 	bl	800388c <HAL_GetTick>
 8005754:	4602      	mov	r2, r0
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800575e:	4293      	cmp	r3, r2
 8005760:	d901      	bls.n	8005766 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005762:	2303      	movs	r3, #3
 8005764:	e0cb      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005766:	4b49      	ldr	r3, [pc, #292]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 8005768:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800576a:	f003 0302 	and.w	r3, r3, #2
 800576e:	2b00      	cmp	r3, #0
 8005770:	d0ee      	beq.n	8005750 <HAL_RCC_OscConfig+0x334>
 8005772:	e014      	b.n	800579e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005774:	f7fe f88a 	bl	800388c <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800577a:	e00a      	b.n	8005792 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800577c:	f7fe f886 	bl	800388c <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800578a:	4293      	cmp	r3, r2
 800578c:	d901      	bls.n	8005792 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e0b5      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005792:	4b3e      	ldr	r3, [pc, #248]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 8005794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1ee      	bne.n	800577c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800579e:	7dfb      	ldrb	r3, [r7, #23]
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d105      	bne.n	80057b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057a4:	4b39      	ldr	r3, [pc, #228]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 80057a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a8:	4a38      	ldr	r2, [pc, #224]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 80057aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f000 80a1 	beq.w	80058fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057ba:	4b34      	ldr	r3, [pc, #208]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	f003 030c 	and.w	r3, r3, #12
 80057c2:	2b08      	cmp	r3, #8
 80057c4:	d05c      	beq.n	8005880 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d141      	bne.n	8005852 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057ce:	4b31      	ldr	r3, [pc, #196]	@ (8005894 <HAL_RCC_OscConfig+0x478>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057d4:	f7fe f85a 	bl	800388c <HAL_GetTick>
 80057d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057da:	e008      	b.n	80057ee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057dc:	f7fe f856 	bl	800388c <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e087      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057ee:	4b27      	ldr	r3, [pc, #156]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1f0      	bne.n	80057dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	69da      	ldr	r2, [r3, #28]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6a1b      	ldr	r3, [r3, #32]
 8005802:	431a      	orrs	r2, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005808:	019b      	lsls	r3, r3, #6
 800580a:	431a      	orrs	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005810:	085b      	lsrs	r3, r3, #1
 8005812:	3b01      	subs	r3, #1
 8005814:	041b      	lsls	r3, r3, #16
 8005816:	431a      	orrs	r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800581c:	061b      	lsls	r3, r3, #24
 800581e:	491b      	ldr	r1, [pc, #108]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 8005820:	4313      	orrs	r3, r2
 8005822:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005824:	4b1b      	ldr	r3, [pc, #108]	@ (8005894 <HAL_RCC_OscConfig+0x478>)
 8005826:	2201      	movs	r2, #1
 8005828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800582a:	f7fe f82f 	bl	800388c <HAL_GetTick>
 800582e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005830:	e008      	b.n	8005844 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005832:	f7fe f82b 	bl	800388c <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	2b02      	cmp	r3, #2
 800583e:	d901      	bls.n	8005844 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e05c      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005844:	4b11      	ldr	r3, [pc, #68]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d0f0      	beq.n	8005832 <HAL_RCC_OscConfig+0x416>
 8005850:	e054      	b.n	80058fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005852:	4b10      	ldr	r3, [pc, #64]	@ (8005894 <HAL_RCC_OscConfig+0x478>)
 8005854:	2200      	movs	r2, #0
 8005856:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005858:	f7fe f818 	bl	800388c <HAL_GetTick>
 800585c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800585e:	e008      	b.n	8005872 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005860:	f7fe f814 	bl	800388c <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	2b02      	cmp	r3, #2
 800586c:	d901      	bls.n	8005872 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e045      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005872:	4b06      	ldr	r3, [pc, #24]	@ (800588c <HAL_RCC_OscConfig+0x470>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1f0      	bne.n	8005860 <HAL_RCC_OscConfig+0x444>
 800587e:	e03d      	b.n	80058fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	2b01      	cmp	r3, #1
 8005886:	d107      	bne.n	8005898 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e038      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
 800588c:	40023800 	.word	0x40023800
 8005890:	40007000 	.word	0x40007000
 8005894:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005898:	4b1b      	ldr	r3, [pc, #108]	@ (8005908 <HAL_RCC_OscConfig+0x4ec>)
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	699b      	ldr	r3, [r3, #24]
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d028      	beq.n	80058f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d121      	bne.n	80058f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058be:	429a      	cmp	r2, r3
 80058c0:	d11a      	bne.n	80058f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80058c8:	4013      	ands	r3, r2
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80058ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d111      	bne.n	80058f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058de:	085b      	lsrs	r3, r3, #1
 80058e0:	3b01      	subs	r3, #1
 80058e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d107      	bne.n	80058f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d001      	beq.n	80058fc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	e000      	b.n	80058fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3718      	adds	r7, #24
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}
 8005906:	bf00      	nop
 8005908:	40023800 	.word	0x40023800

0800590c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d101      	bne.n	8005920 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e0cc      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005920:	4b68      	ldr	r3, [pc, #416]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0307 	and.w	r3, r3, #7
 8005928:	683a      	ldr	r2, [r7, #0]
 800592a:	429a      	cmp	r2, r3
 800592c:	d90c      	bls.n	8005948 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800592e:	4b65      	ldr	r3, [pc, #404]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8005930:	683a      	ldr	r2, [r7, #0]
 8005932:	b2d2      	uxtb	r2, r2
 8005934:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005936:	4b63      	ldr	r3, [pc, #396]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0307 	and.w	r3, r3, #7
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	429a      	cmp	r2, r3
 8005942:	d001      	beq.n	8005948 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e0b8      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0302 	and.w	r3, r3, #2
 8005950:	2b00      	cmp	r3, #0
 8005952:	d020      	beq.n	8005996 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0304 	and.w	r3, r3, #4
 800595c:	2b00      	cmp	r3, #0
 800595e:	d005      	beq.n	800596c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005960:	4b59      	ldr	r3, [pc, #356]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	4a58      	ldr	r2, [pc, #352]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8005966:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800596a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0308 	and.w	r3, r3, #8
 8005974:	2b00      	cmp	r3, #0
 8005976:	d005      	beq.n	8005984 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005978:	4b53      	ldr	r3, [pc, #332]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	4a52      	ldr	r2, [pc, #328]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800597e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005982:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005984:	4b50      	ldr	r3, [pc, #320]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	494d      	ldr	r1, [pc, #308]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8005992:	4313      	orrs	r3, r2
 8005994:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0301 	and.w	r3, r3, #1
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d044      	beq.n	8005a2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d107      	bne.n	80059ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059aa:	4b47      	ldr	r3, [pc, #284]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d119      	bne.n	80059ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e07f      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d003      	beq.n	80059ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059c6:	2b03      	cmp	r3, #3
 80059c8:	d107      	bne.n	80059da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059ca:	4b3f      	ldr	r3, [pc, #252]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d109      	bne.n	80059ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e06f      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059da:	4b3b      	ldr	r3, [pc, #236]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 0302 	and.w	r3, r3, #2
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d101      	bne.n	80059ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e067      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059ea:	4b37      	ldr	r3, [pc, #220]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f023 0203 	bic.w	r2, r3, #3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	4934      	ldr	r1, [pc, #208]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80059fc:	f7fd ff46 	bl	800388c <HAL_GetTick>
 8005a00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a02:	e00a      	b.n	8005a1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a04:	f7fd ff42 	bl	800388c <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d901      	bls.n	8005a1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e04f      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a1a:	4b2b      	ldr	r3, [pc, #172]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f003 020c 	and.w	r2, r3, #12
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d1eb      	bne.n	8005a04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a2c:	4b25      	ldr	r3, [pc, #148]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0307 	and.w	r3, r3, #7
 8005a34:	683a      	ldr	r2, [r7, #0]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d20c      	bcs.n	8005a54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a3a:	4b22      	ldr	r3, [pc, #136]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a3c:	683a      	ldr	r2, [r7, #0]
 8005a3e:	b2d2      	uxtb	r2, r2
 8005a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a42:	4b20      	ldr	r3, [pc, #128]	@ (8005ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0307 	and.w	r3, r3, #7
 8005a4a:	683a      	ldr	r2, [r7, #0]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d001      	beq.n	8005a54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	e032      	b.n	8005aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0304 	and.w	r3, r3, #4
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d008      	beq.n	8005a72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a60:	4b19      	ldr	r3, [pc, #100]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	4916      	ldr	r1, [pc, #88]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0308 	and.w	r3, r3, #8
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d009      	beq.n	8005a92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a7e:	4b12      	ldr	r3, [pc, #72]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	490e      	ldr	r1, [pc, #56]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a92:	f000 f821 	bl	8005ad8 <HAL_RCC_GetSysClockFreq>
 8005a96:	4602      	mov	r2, r0
 8005a98:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	091b      	lsrs	r3, r3, #4
 8005a9e:	f003 030f 	and.w	r3, r3, #15
 8005aa2:	490a      	ldr	r1, [pc, #40]	@ (8005acc <HAL_RCC_ClockConfig+0x1c0>)
 8005aa4:	5ccb      	ldrb	r3, [r1, r3]
 8005aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8005aaa:	4a09      	ldr	r2, [pc, #36]	@ (8005ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8005aac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005aae:	4b09      	ldr	r3, [pc, #36]	@ (8005ad4 <HAL_RCC_ClockConfig+0x1c8>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7fd fea6 	bl	8003804 <HAL_InitTick>

  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3710      	adds	r7, #16
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	40023c00 	.word	0x40023c00
 8005ac8:	40023800 	.word	0x40023800
 8005acc:	08007fb8 	.word	0x08007fb8
 8005ad0:	20000000 	.word	0x20000000
 8005ad4:	20000004 	.word	0x20000004

08005ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ad8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005adc:	b090      	sub	sp, #64	@ 0x40
 8005ade:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ae8:	2300      	movs	r3, #0
 8005aea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005aec:	2300      	movs	r3, #0
 8005aee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005af0:	4b59      	ldr	r3, [pc, #356]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f003 030c 	and.w	r3, r3, #12
 8005af8:	2b08      	cmp	r3, #8
 8005afa:	d00d      	beq.n	8005b18 <HAL_RCC_GetSysClockFreq+0x40>
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	f200 80a1 	bhi.w	8005c44 <HAL_RCC_GetSysClockFreq+0x16c>
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <HAL_RCC_GetSysClockFreq+0x34>
 8005b06:	2b04      	cmp	r3, #4
 8005b08:	d003      	beq.n	8005b12 <HAL_RCC_GetSysClockFreq+0x3a>
 8005b0a:	e09b      	b.n	8005c44 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b0c:	4b53      	ldr	r3, [pc, #332]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x184>)
 8005b0e:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8005b10:	e09b      	b.n	8005c4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b12:	4b53      	ldr	r3, [pc, #332]	@ (8005c60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b14:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b16:	e098      	b.n	8005c4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b18:	4b4f      	ldr	r3, [pc, #316]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b20:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b22:	4b4d      	ldr	r3, [pc, #308]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d028      	beq.n	8005b80 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b2e:	4b4a      	ldr	r3, [pc, #296]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	099b      	lsrs	r3, r3, #6
 8005b34:	2200      	movs	r2, #0
 8005b36:	623b      	str	r3, [r7, #32]
 8005b38:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b3a:	6a3b      	ldr	r3, [r7, #32]
 8005b3c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005b40:	2100      	movs	r1, #0
 8005b42:	4b47      	ldr	r3, [pc, #284]	@ (8005c60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b44:	fb03 f201 	mul.w	r2, r3, r1
 8005b48:	2300      	movs	r3, #0
 8005b4a:	fb00 f303 	mul.w	r3, r0, r3
 8005b4e:	4413      	add	r3, r2
 8005b50:	4a43      	ldr	r2, [pc, #268]	@ (8005c60 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b52:	fba0 1202 	umull	r1, r2, r0, r2
 8005b56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b58:	460a      	mov	r2, r1
 8005b5a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005b5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b5e:	4413      	add	r3, r2
 8005b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b64:	2200      	movs	r2, #0
 8005b66:	61bb      	str	r3, [r7, #24]
 8005b68:	61fa      	str	r2, [r7, #28]
 8005b6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b6e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005b72:	f7fa ff9b 	bl	8000aac <__aeabi_uldivmod>
 8005b76:	4602      	mov	r2, r0
 8005b78:	460b      	mov	r3, r1
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b7e:	e053      	b.n	8005c28 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b80:	4b35      	ldr	r3, [pc, #212]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	099b      	lsrs	r3, r3, #6
 8005b86:	2200      	movs	r2, #0
 8005b88:	613b      	str	r3, [r7, #16]
 8005b8a:	617a      	str	r2, [r7, #20]
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005b92:	f04f 0b00 	mov.w	fp, #0
 8005b96:	4652      	mov	r2, sl
 8005b98:	465b      	mov	r3, fp
 8005b9a:	f04f 0000 	mov.w	r0, #0
 8005b9e:	f04f 0100 	mov.w	r1, #0
 8005ba2:	0159      	lsls	r1, r3, #5
 8005ba4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ba8:	0150      	lsls	r0, r2, #5
 8005baa:	4602      	mov	r2, r0
 8005bac:	460b      	mov	r3, r1
 8005bae:	ebb2 080a 	subs.w	r8, r2, sl
 8005bb2:	eb63 090b 	sbc.w	r9, r3, fp
 8005bb6:	f04f 0200 	mov.w	r2, #0
 8005bba:	f04f 0300 	mov.w	r3, #0
 8005bbe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005bc2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005bc6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005bca:	ebb2 0408 	subs.w	r4, r2, r8
 8005bce:	eb63 0509 	sbc.w	r5, r3, r9
 8005bd2:	f04f 0200 	mov.w	r2, #0
 8005bd6:	f04f 0300 	mov.w	r3, #0
 8005bda:	00eb      	lsls	r3, r5, #3
 8005bdc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005be0:	00e2      	lsls	r2, r4, #3
 8005be2:	4614      	mov	r4, r2
 8005be4:	461d      	mov	r5, r3
 8005be6:	eb14 030a 	adds.w	r3, r4, sl
 8005bea:	603b      	str	r3, [r7, #0]
 8005bec:	eb45 030b 	adc.w	r3, r5, fp
 8005bf0:	607b      	str	r3, [r7, #4]
 8005bf2:	f04f 0200 	mov.w	r2, #0
 8005bf6:	f04f 0300 	mov.w	r3, #0
 8005bfa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005bfe:	4629      	mov	r1, r5
 8005c00:	028b      	lsls	r3, r1, #10
 8005c02:	4621      	mov	r1, r4
 8005c04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c08:	4621      	mov	r1, r4
 8005c0a:	028a      	lsls	r2, r1, #10
 8005c0c:	4610      	mov	r0, r2
 8005c0e:	4619      	mov	r1, r3
 8005c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c12:	2200      	movs	r2, #0
 8005c14:	60bb      	str	r3, [r7, #8]
 8005c16:	60fa      	str	r2, [r7, #12]
 8005c18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c1c:	f7fa ff46 	bl	8000aac <__aeabi_uldivmod>
 8005c20:	4602      	mov	r2, r0
 8005c22:	460b      	mov	r3, r1
 8005c24:	4613      	mov	r3, r2
 8005c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c28:	4b0b      	ldr	r3, [pc, #44]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	0c1b      	lsrs	r3, r3, #16
 8005c2e:	f003 0303 	and.w	r3, r3, #3
 8005c32:	3301      	adds	r3, #1
 8005c34:	005b      	lsls	r3, r3, #1
 8005c36:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8005c38:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c40:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c42:	e002      	b.n	8005c4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c44:	4b05      	ldr	r3, [pc, #20]	@ (8005c5c <HAL_RCC_GetSysClockFreq+0x184>)
 8005c46:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3740      	adds	r7, #64	@ 0x40
 8005c50:	46bd      	mov	sp, r7
 8005c52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c56:	bf00      	nop
 8005c58:	40023800 	.word	0x40023800
 8005c5c:	00f42400 	.word	0x00f42400
 8005c60:	017d7840 	.word	0x017d7840

08005c64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c68:	4b03      	ldr	r3, [pc, #12]	@ (8005c78 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	20000000 	.word	0x20000000

08005c7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005c80:	f7ff fff0 	bl	8005c64 <HAL_RCC_GetHCLKFreq>
 8005c84:	4602      	mov	r2, r0
 8005c86:	4b05      	ldr	r3, [pc, #20]	@ (8005c9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	0a9b      	lsrs	r3, r3, #10
 8005c8c:	f003 0307 	and.w	r3, r3, #7
 8005c90:	4903      	ldr	r1, [pc, #12]	@ (8005ca0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c92:	5ccb      	ldrb	r3, [r1, r3]
 8005c94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	40023800 	.word	0x40023800
 8005ca0:	08007fc8 	.word	0x08007fc8

08005ca4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b082      	sub	sp, #8
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d101      	bne.n	8005cb6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e07b      	b.n	8005dae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d108      	bne.n	8005cd0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cc6:	d009      	beq.n	8005cdc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	61da      	str	r2, [r3, #28]
 8005cce:	e005      	b.n	8005cdc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d106      	bne.n	8005cfc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7fd f8b2 	bl	8002e60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2202      	movs	r2, #2
 8005d00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d12:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005d24:	431a      	orrs	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d2e:	431a      	orrs	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	f003 0302 	and.w	r3, r3, #2
 8005d38:	431a      	orrs	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	f003 0301 	and.w	r3, r3, #1
 8005d42:	431a      	orrs	r2, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d4c:	431a      	orrs	r2, r3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d56:	431a      	orrs	r2, r3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6a1b      	ldr	r3, [r3, #32]
 8005d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d60:	ea42 0103 	orr.w	r1, r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d68:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	430a      	orrs	r2, r1
 8005d72:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	0c1b      	lsrs	r3, r3, #16
 8005d7a:	f003 0104 	and.w	r1, r3, #4
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d82:	f003 0210 	and.w	r2, r3, #16
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	430a      	orrs	r2, r1
 8005d8c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	69da      	ldr	r2, [r3, #28]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d9c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3708      	adds	r7, #8
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}

08005db6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005db6:	b580      	push	{r7, lr}
 8005db8:	b088      	sub	sp, #32
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	60f8      	str	r0, [r7, #12]
 8005dbe:	60b9      	str	r1, [r7, #8]
 8005dc0:	603b      	str	r3, [r7, #0]
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d101      	bne.n	8005dd8 <HAL_SPI_Transmit+0x22>
 8005dd4:	2302      	movs	r3, #2
 8005dd6:	e12d      	b.n	8006034 <HAL_SPI_Transmit+0x27e>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005de0:	f7fd fd54 	bl	800388c <HAL_GetTick>
 8005de4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005de6:	88fb      	ldrh	r3, [r7, #6]
 8005de8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d002      	beq.n	8005dfc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005df6:	2302      	movs	r3, #2
 8005df8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005dfa:	e116      	b.n	800602a <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d002      	beq.n	8005e08 <HAL_SPI_Transmit+0x52>
 8005e02:	88fb      	ldrh	r3, [r7, #6]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d102      	bne.n	8005e0e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005e0c:	e10d      	b.n	800602a <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2203      	movs	r2, #3
 8005e12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	68ba      	ldr	r2, [r7, #8]
 8005e20:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	88fa      	ldrh	r2, [r7, #6]
 8005e26:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	88fa      	ldrh	r2, [r7, #6]
 8005e2c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2200      	movs	r2, #0
 8005e38:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e54:	d10f      	bne.n	8005e76 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e74:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e80:	2b40      	cmp	r3, #64	@ 0x40
 8005e82:	d007      	beq.n	8005e94 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e92:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e9c:	d14f      	bne.n	8005f3e <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d002      	beq.n	8005eac <HAL_SPI_Transmit+0xf6>
 8005ea6:	8afb      	ldrh	r3, [r7, #22]
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d142      	bne.n	8005f32 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eb0:	881a      	ldrh	r2, [r3, #0]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ebc:	1c9a      	adds	r2, r3, #2
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	b29a      	uxth	r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005ed0:	e02f      	b.n	8005f32 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f003 0302 	and.w	r3, r3, #2
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d112      	bne.n	8005f06 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ee4:	881a      	ldrh	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ef0:	1c9a      	adds	r2, r3, #2
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	3b01      	subs	r3, #1
 8005efe:	b29a      	uxth	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005f04:	e015      	b.n	8005f32 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f06:	f7fd fcc1 	bl	800388c <HAL_GetTick>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d803      	bhi.n	8005f1e <HAL_SPI_Transmit+0x168>
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f1c:	d102      	bne.n	8005f24 <HAL_SPI_Transmit+0x16e>
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d106      	bne.n	8005f32 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005f30:	e07b      	b.n	800602a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d1ca      	bne.n	8005ed2 <HAL_SPI_Transmit+0x11c>
 8005f3c:	e050      	b.n	8005fe0 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d002      	beq.n	8005f4c <HAL_SPI_Transmit+0x196>
 8005f46:	8afb      	ldrh	r3, [r7, #22]
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d144      	bne.n	8005fd6 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	330c      	adds	r3, #12
 8005f56:	7812      	ldrb	r2, [r2, #0]
 8005f58:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f5e:	1c5a      	adds	r2, r3, #1
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	b29a      	uxth	r2, r3
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005f72:	e030      	b.n	8005fd6 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f003 0302 	and.w	r3, r3, #2
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d113      	bne.n	8005faa <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	330c      	adds	r3, #12
 8005f8c:	7812      	ldrb	r2, [r2, #0]
 8005f8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f94:	1c5a      	adds	r2, r3, #1
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	b29a      	uxth	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005fa8:	e015      	b.n	8005fd6 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005faa:	f7fd fc6f 	bl	800388c <HAL_GetTick>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	683a      	ldr	r2, [r7, #0]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d803      	bhi.n	8005fc2 <HAL_SPI_Transmit+0x20c>
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fc0:	d102      	bne.n	8005fc8 <HAL_SPI_Transmit+0x212>
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d106      	bne.n	8005fd6 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005fc8:	2303      	movs	r3, #3
 8005fca:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005fd4:	e029      	b.n	800602a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d1c9      	bne.n	8005f74 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fe0:	69ba      	ldr	r2, [r7, #24]
 8005fe2:	6839      	ldr	r1, [r7, #0]
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f000 fbdf 	bl	80067a8 <SPI_EndRxTxTransaction>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d002      	beq.n	8005ff6 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2220      	movs	r2, #32
 8005ff4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d10a      	bne.n	8006014 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ffe:	2300      	movs	r3, #0
 8006000:	613b      	str	r3, [r7, #16]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	613b      	str	r3, [r7, #16]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	613b      	str	r3, [r7, #16]
 8006012:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006018:	2b00      	cmp	r3, #0
 800601a:	d002      	beq.n	8006022 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	77fb      	strb	r3, [r7, #31]
 8006020:	e003      	b.n	800602a <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006032:	7ffb      	ldrb	r3, [r7, #31]
}
 8006034:	4618      	mov	r0, r3
 8006036:	3720      	adds	r7, #32
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b088      	sub	sp, #32
 8006040:	af02      	add	r7, sp, #8
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	603b      	str	r3, [r7, #0]
 8006048:	4613      	mov	r3, r2
 800604a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800604c:	2300      	movs	r3, #0
 800604e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b01      	cmp	r3, #1
 800605a:	d002      	beq.n	8006062 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800605c:	2302      	movs	r3, #2
 800605e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006060:	e0fb      	b.n	800625a <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800606a:	d112      	bne.n	8006092 <HAL_SPI_Receive+0x56>
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d10e      	bne.n	8006092 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2204      	movs	r2, #4
 8006078:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800607c:	88fa      	ldrh	r2, [r7, #6]
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	4613      	mov	r3, r2
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	68b9      	ldr	r1, [r7, #8]
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f000 f8ef 	bl	800626c <HAL_SPI_TransmitReceive>
 800608e:	4603      	mov	r3, r0
 8006090:	e0e8      	b.n	8006264 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006098:	2b01      	cmp	r3, #1
 800609a:	d101      	bne.n	80060a0 <HAL_SPI_Receive+0x64>
 800609c:	2302      	movs	r3, #2
 800609e:	e0e1      	b.n	8006264 <HAL_SPI_Receive+0x228>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060a8:	f7fd fbf0 	bl	800388c <HAL_GetTick>
 80060ac:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d002      	beq.n	80060ba <HAL_SPI_Receive+0x7e>
 80060b4:	88fb      	ldrh	r3, [r7, #6]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d102      	bne.n	80060c0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80060be:	e0cc      	b.n	800625a <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2204      	movs	r2, #4
 80060c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	68ba      	ldr	r2, [r7, #8]
 80060d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	88fa      	ldrh	r2, [r7, #6]
 80060d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	88fa      	ldrh	r2, [r7, #6]
 80060de:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2200      	movs	r2, #0
 80060e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006106:	d10f      	bne.n	8006128 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006116:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006126:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006132:	2b40      	cmp	r3, #64	@ 0x40
 8006134:	d007      	beq.n	8006146 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006144:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d16a      	bne.n	8006224 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800614e:	e032      	b.n	80061b6 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b01      	cmp	r3, #1
 800615c:	d115      	bne.n	800618a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f103 020c 	add.w	r2, r3, #12
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800616a:	7812      	ldrb	r2, [r2, #0]
 800616c:	b2d2      	uxtb	r2, r2
 800616e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006174:	1c5a      	adds	r2, r3, #1
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800617e:	b29b      	uxth	r3, r3
 8006180:	3b01      	subs	r3, #1
 8006182:	b29a      	uxth	r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006188:	e015      	b.n	80061b6 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800618a:	f7fd fb7f 	bl	800388c <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	429a      	cmp	r2, r3
 8006198:	d803      	bhi.n	80061a2 <HAL_SPI_Receive+0x166>
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a0:	d102      	bne.n	80061a8 <HAL_SPI_Receive+0x16c>
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d106      	bne.n	80061b6 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80061b4:	e051      	b.n	800625a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1c7      	bne.n	8006150 <HAL_SPI_Receive+0x114>
 80061c0:	e035      	b.n	800622e <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	f003 0301 	and.w	r3, r3, #1
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d113      	bne.n	80061f8 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68da      	ldr	r2, [r3, #12]
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061da:	b292      	uxth	r2, r2
 80061dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061e2:	1c9a      	adds	r2, r3, #2
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	3b01      	subs	r3, #1
 80061f0:	b29a      	uxth	r2, r3
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80061f6:	e015      	b.n	8006224 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061f8:	f7fd fb48 	bl	800388c <HAL_GetTick>
 80061fc:	4602      	mov	r2, r0
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	683a      	ldr	r2, [r7, #0]
 8006204:	429a      	cmp	r2, r3
 8006206:	d803      	bhi.n	8006210 <HAL_SPI_Receive+0x1d4>
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800620e:	d102      	bne.n	8006216 <HAL_SPI_Receive+0x1da>
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d106      	bne.n	8006224 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8006216:	2303      	movs	r3, #3
 8006218:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006222:	e01a      	b.n	800625a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006228:	b29b      	uxth	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d1c9      	bne.n	80061c2 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800622e:	693a      	ldr	r2, [r7, #16]
 8006230:	6839      	ldr	r1, [r7, #0]
 8006232:	68f8      	ldr	r0, [r7, #12]
 8006234:	f000 fa52 	bl	80066dc <SPI_EndRxTransaction>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d002      	beq.n	8006244 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2220      	movs	r2, #32
 8006242:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006248:	2b00      	cmp	r3, #0
 800624a:	d002      	beq.n	8006252 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	75fb      	strb	r3, [r7, #23]
 8006250:	e003      	b.n	800625a <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2201      	movs	r2, #1
 8006256:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006262:	7dfb      	ldrb	r3, [r7, #23]
}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b08c      	sub	sp, #48	@ 0x30
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
 8006278:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800627a:	2301      	movs	r3, #1
 800627c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800627e:	2300      	movs	r3, #0
 8006280:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800628a:	2b01      	cmp	r3, #1
 800628c:	d101      	bne.n	8006292 <HAL_SPI_TransmitReceive+0x26>
 800628e:	2302      	movs	r3, #2
 8006290:	e198      	b.n	80065c4 <HAL_SPI_TransmitReceive+0x358>
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800629a:	f7fd faf7 	bl	800388c <HAL_GetTick>
 800629e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80062a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80062b0:	887b      	ldrh	r3, [r7, #2]
 80062b2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80062b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d00f      	beq.n	80062dc <HAL_SPI_TransmitReceive+0x70>
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062c2:	d107      	bne.n	80062d4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d103      	bne.n	80062d4 <HAL_SPI_TransmitReceive+0x68>
 80062cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80062d0:	2b04      	cmp	r3, #4
 80062d2:	d003      	beq.n	80062dc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80062d4:	2302      	movs	r3, #2
 80062d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80062da:	e16d      	b.n	80065b8 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d005      	beq.n	80062ee <HAL_SPI_TransmitReceive+0x82>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d002      	beq.n	80062ee <HAL_SPI_TransmitReceive+0x82>
 80062e8:	887b      	ldrh	r3, [r7, #2]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d103      	bne.n	80062f6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80062f4:	e160      	b.n	80065b8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b04      	cmp	r3, #4
 8006300:	d003      	beq.n	800630a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2205      	movs	r2, #5
 8006306:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2200      	movs	r2, #0
 800630e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	887a      	ldrh	r2, [r7, #2]
 800631a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	887a      	ldrh	r2, [r7, #2]
 8006320:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	68ba      	ldr	r2, [r7, #8]
 8006326:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	887a      	ldrh	r2, [r7, #2]
 800632c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	887a      	ldrh	r2, [r7, #2]
 8006332:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800634a:	2b40      	cmp	r3, #64	@ 0x40
 800634c:	d007      	beq.n	800635e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800635c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006366:	d17c      	bne.n	8006462 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d002      	beq.n	8006376 <HAL_SPI_TransmitReceive+0x10a>
 8006370:	8b7b      	ldrh	r3, [r7, #26]
 8006372:	2b01      	cmp	r3, #1
 8006374:	d16a      	bne.n	800644c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800637a:	881a      	ldrh	r2, [r3, #0]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006386:	1c9a      	adds	r2, r3, #2
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006390:	b29b      	uxth	r3, r3
 8006392:	3b01      	subs	r3, #1
 8006394:	b29a      	uxth	r2, r3
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800639a:	e057      	b.n	800644c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	f003 0302 	and.w	r3, r3, #2
 80063a6:	2b02      	cmp	r3, #2
 80063a8:	d11b      	bne.n	80063e2 <HAL_SPI_TransmitReceive+0x176>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d016      	beq.n	80063e2 <HAL_SPI_TransmitReceive+0x176>
 80063b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d113      	bne.n	80063e2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063be:	881a      	ldrh	r2, [r3, #0]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ca:	1c9a      	adds	r2, r3, #2
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	3b01      	subs	r3, #1
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063de:	2300      	movs	r3, #0
 80063e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	f003 0301 	and.w	r3, r3, #1
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d119      	bne.n	8006424 <HAL_SPI_TransmitReceive+0x1b8>
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d014      	beq.n	8006424 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68da      	ldr	r2, [r3, #12]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006404:	b292      	uxth	r2, r2
 8006406:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800640c:	1c9a      	adds	r2, r3, #2
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006416:	b29b      	uxth	r3, r3
 8006418:	3b01      	subs	r3, #1
 800641a:	b29a      	uxth	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006420:	2301      	movs	r3, #1
 8006422:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006424:	f7fd fa32 	bl	800388c <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006430:	429a      	cmp	r2, r3
 8006432:	d80b      	bhi.n	800644c <HAL_SPI_TransmitReceive+0x1e0>
 8006434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800643a:	d007      	beq.n	800644c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800643c:	2303      	movs	r3, #3
 800643e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800644a:	e0b5      	b.n	80065b8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006450:	b29b      	uxth	r3, r3
 8006452:	2b00      	cmp	r3, #0
 8006454:	d1a2      	bne.n	800639c <HAL_SPI_TransmitReceive+0x130>
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800645a:	b29b      	uxth	r3, r3
 800645c:	2b00      	cmp	r3, #0
 800645e:	d19d      	bne.n	800639c <HAL_SPI_TransmitReceive+0x130>
 8006460:	e080      	b.n	8006564 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d002      	beq.n	8006470 <HAL_SPI_TransmitReceive+0x204>
 800646a:	8b7b      	ldrh	r3, [r7, #26]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d16f      	bne.n	8006550 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	330c      	adds	r3, #12
 800647a:	7812      	ldrb	r2, [r2, #0]
 800647c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006482:	1c5a      	adds	r2, r3, #1
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800648c:	b29b      	uxth	r3, r3
 800648e:	3b01      	subs	r3, #1
 8006490:	b29a      	uxth	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006496:	e05b      	b.n	8006550 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d11c      	bne.n	80064e0 <HAL_SPI_TransmitReceive+0x274>
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d017      	beq.n	80064e0 <HAL_SPI_TransmitReceive+0x274>
 80064b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d114      	bne.n	80064e0 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	330c      	adds	r3, #12
 80064c0:	7812      	ldrb	r2, [r2, #0]
 80064c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064c8:	1c5a      	adds	r2, r3, #1
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	3b01      	subs	r3, #1
 80064d6:	b29a      	uxth	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80064dc:	2300      	movs	r3, #0
 80064de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	f003 0301 	and.w	r3, r3, #1
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d119      	bne.n	8006522 <HAL_SPI_TransmitReceive+0x2b6>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d014      	beq.n	8006522 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68da      	ldr	r2, [r3, #12]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006502:	b2d2      	uxtb	r2, r2
 8006504:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800650a:	1c5a      	adds	r2, r3, #1
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006514:	b29b      	uxth	r3, r3
 8006516:	3b01      	subs	r3, #1
 8006518:	b29a      	uxth	r2, r3
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800651e:	2301      	movs	r3, #1
 8006520:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006522:	f7fd f9b3 	bl	800388c <HAL_GetTick>
 8006526:	4602      	mov	r2, r0
 8006528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800652e:	429a      	cmp	r2, r3
 8006530:	d803      	bhi.n	800653a <HAL_SPI_TransmitReceive+0x2ce>
 8006532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006538:	d102      	bne.n	8006540 <HAL_SPI_TransmitReceive+0x2d4>
 800653a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800653c:	2b00      	cmp	r3, #0
 800653e:	d107      	bne.n	8006550 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006540:	2303      	movs	r3, #3
 8006542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2201      	movs	r2, #1
 800654a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800654e:	e033      	b.n	80065b8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006554:	b29b      	uxth	r3, r3
 8006556:	2b00      	cmp	r3, #0
 8006558:	d19e      	bne.n	8006498 <HAL_SPI_TransmitReceive+0x22c>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800655e:	b29b      	uxth	r3, r3
 8006560:	2b00      	cmp	r3, #0
 8006562:	d199      	bne.n	8006498 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006564:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006566:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006568:	68f8      	ldr	r0, [r7, #12]
 800656a:	f000 f91d 	bl	80067a8 <SPI_EndRxTxTransaction>
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d006      	beq.n	8006582 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2220      	movs	r2, #32
 800657e:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8006580:	e01a      	b.n	80065b8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d10a      	bne.n	80065a0 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800658a:	2300      	movs	r3, #0
 800658c:	617b      	str	r3, [r7, #20]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	617b      	str	r3, [r7, #20]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	617b      	str	r3, [r7, #20]
 800659e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d003      	beq.n	80065b0 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ae:	e003      	b.n	80065b8 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80065c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3730      	adds	r7, #48	@ 0x30
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b088      	sub	sp, #32
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	603b      	str	r3, [r7, #0]
 80065d8:	4613      	mov	r3, r2
 80065da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80065dc:	f7fd f956 	bl	800388c <HAL_GetTick>
 80065e0:	4602      	mov	r2, r0
 80065e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e4:	1a9b      	subs	r3, r3, r2
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	4413      	add	r3, r2
 80065ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80065ec:	f7fd f94e 	bl	800388c <HAL_GetTick>
 80065f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80065f2:	4b39      	ldr	r3, [pc, #228]	@ (80066d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	015b      	lsls	r3, r3, #5
 80065f8:	0d1b      	lsrs	r3, r3, #20
 80065fa:	69fa      	ldr	r2, [r7, #28]
 80065fc:	fb02 f303 	mul.w	r3, r2, r3
 8006600:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006602:	e054      	b.n	80066ae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660a:	d050      	beq.n	80066ae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800660c:	f7fd f93e 	bl	800388c <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	69fa      	ldr	r2, [r7, #28]
 8006618:	429a      	cmp	r2, r3
 800661a:	d902      	bls.n	8006622 <SPI_WaitFlagStateUntilTimeout+0x56>
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d13d      	bne.n	800669e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	685a      	ldr	r2, [r3, #4]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006630:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800663a:	d111      	bne.n	8006660 <SPI_WaitFlagStateUntilTimeout+0x94>
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006644:	d004      	beq.n	8006650 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800664e:	d107      	bne.n	8006660 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800665e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006668:	d10f      	bne.n	800668a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006678:	601a      	str	r2, [r3, #0]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006688:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e017      	b.n	80066ce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d101      	bne.n	80066a8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80066a4:	2300      	movs	r3, #0
 80066a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	689a      	ldr	r2, [r3, #8]
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	4013      	ands	r3, r2
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	bf0c      	ite	eq
 80066be:	2301      	moveq	r3, #1
 80066c0:	2300      	movne	r3, #0
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	461a      	mov	r2, r3
 80066c6:	79fb      	ldrb	r3, [r7, #7]
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d19b      	bne.n	8006604 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80066cc:	2300      	movs	r3, #0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3720      	adds	r7, #32
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	20000000 	.word	0x20000000

080066dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b086      	sub	sp, #24
 80066e0:	af02      	add	r7, sp, #8
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066f0:	d111      	bne.n	8006716 <SPI_EndRxTransaction+0x3a>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066fa:	d004      	beq.n	8006706 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006704:	d107      	bne.n	8006716 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006714:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800671e:	d12a      	bne.n	8006776 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006728:	d012      	beq.n	8006750 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	9300      	str	r3, [sp, #0]
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	2200      	movs	r2, #0
 8006732:	2180      	movs	r1, #128	@ 0x80
 8006734:	68f8      	ldr	r0, [r7, #12]
 8006736:	f7ff ff49 	bl	80065cc <SPI_WaitFlagStateUntilTimeout>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d02d      	beq.n	800679c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006744:	f043 0220 	orr.w	r2, r3, #32
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800674c:	2303      	movs	r3, #3
 800674e:	e026      	b.n	800679e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	2200      	movs	r2, #0
 8006758:	2101      	movs	r1, #1
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f7ff ff36 	bl	80065cc <SPI_WaitFlagStateUntilTimeout>
 8006760:	4603      	mov	r3, r0
 8006762:	2b00      	cmp	r3, #0
 8006764:	d01a      	beq.n	800679c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800676a:	f043 0220 	orr.w	r2, r3, #32
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e013      	b.n	800679e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	9300      	str	r3, [sp, #0]
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	2200      	movs	r2, #0
 800677e:	2101      	movs	r1, #1
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	f7ff ff23 	bl	80065cc <SPI_WaitFlagStateUntilTimeout>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d007      	beq.n	800679c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006790:	f043 0220 	orr.w	r2, r3, #32
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006798:	2303      	movs	r3, #3
 800679a:	e000      	b.n	800679e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3710      	adds	r7, #16
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
	...

080067a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b088      	sub	sp, #32
 80067ac:	af02      	add	r7, sp, #8
 80067ae:	60f8      	str	r0, [r7, #12]
 80067b0:	60b9      	str	r1, [r7, #8]
 80067b2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	9300      	str	r3, [sp, #0]
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	2201      	movs	r2, #1
 80067bc:	2102      	movs	r1, #2
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	f7ff ff04 	bl	80065cc <SPI_WaitFlagStateUntilTimeout>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d007      	beq.n	80067da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ce:	f043 0220 	orr.w	r2, r3, #32
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80067d6:	2303      	movs	r3, #3
 80067d8:	e032      	b.n	8006840 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80067da:	4b1b      	ldr	r3, [pc, #108]	@ (8006848 <SPI_EndRxTxTransaction+0xa0>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a1b      	ldr	r2, [pc, #108]	@ (800684c <SPI_EndRxTxTransaction+0xa4>)
 80067e0:	fba2 2303 	umull	r2, r3, r2, r3
 80067e4:	0d5b      	lsrs	r3, r3, #21
 80067e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80067ea:	fb02 f303 	mul.w	r3, r2, r3
 80067ee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067f8:	d112      	bne.n	8006820 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	9300      	str	r3, [sp, #0]
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	2200      	movs	r2, #0
 8006802:	2180      	movs	r1, #128	@ 0x80
 8006804:	68f8      	ldr	r0, [r7, #12]
 8006806:	f7ff fee1 	bl	80065cc <SPI_WaitFlagStateUntilTimeout>
 800680a:	4603      	mov	r3, r0
 800680c:	2b00      	cmp	r3, #0
 800680e:	d016      	beq.n	800683e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006814:	f043 0220 	orr.w	r2, r3, #32
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	e00f      	b.n	8006840 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00a      	beq.n	800683c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	3b01      	subs	r3, #1
 800682a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006836:	2b80      	cmp	r3, #128	@ 0x80
 8006838:	d0f2      	beq.n	8006820 <SPI_EndRxTxTransaction+0x78>
 800683a:	e000      	b.n	800683e <SPI_EndRxTxTransaction+0x96>
        break;
 800683c:	bf00      	nop
  }

  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3718      	adds	r7, #24
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	20000000 	.word	0x20000000
 800684c:	165e9f81 	.word	0x165e9f81

08006850 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b082      	sub	sp, #8
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d101      	bne.n	8006862 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e041      	b.n	80068e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006868:	b2db      	uxtb	r3, r3
 800686a:	2b00      	cmp	r3, #0
 800686c:	d106      	bne.n	800687c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f7fc fbe2 	bl	8003040 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2202      	movs	r2, #2
 8006880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	3304      	adds	r3, #4
 800688c:	4619      	mov	r1, r3
 800688e:	4610      	mov	r0, r2
 8006890:	f000 f976 	bl	8006b80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
	...

080068f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	2b01      	cmp	r3, #1
 8006902:	d001      	beq.n	8006908 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e03c      	b.n	8006982 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2202      	movs	r2, #2
 800690c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a1e      	ldr	r2, [pc, #120]	@ (8006990 <HAL_TIM_Base_Start+0xa0>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d018      	beq.n	800694c <HAL_TIM_Base_Start+0x5c>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006922:	d013      	beq.n	800694c <HAL_TIM_Base_Start+0x5c>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a1a      	ldr	r2, [pc, #104]	@ (8006994 <HAL_TIM_Base_Start+0xa4>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d00e      	beq.n	800694c <HAL_TIM_Base_Start+0x5c>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a19      	ldr	r2, [pc, #100]	@ (8006998 <HAL_TIM_Base_Start+0xa8>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d009      	beq.n	800694c <HAL_TIM_Base_Start+0x5c>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a17      	ldr	r2, [pc, #92]	@ (800699c <HAL_TIM_Base_Start+0xac>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d004      	beq.n	800694c <HAL_TIM_Base_Start+0x5c>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a16      	ldr	r2, [pc, #88]	@ (80069a0 <HAL_TIM_Base_Start+0xb0>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d111      	bne.n	8006970 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	f003 0307 	and.w	r3, r3, #7
 8006956:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2b06      	cmp	r3, #6
 800695c:	d010      	beq.n	8006980 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f042 0201 	orr.w	r2, r2, #1
 800696c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800696e:	e007      	b.n	8006980 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f042 0201 	orr.w	r2, r2, #1
 800697e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3714      	adds	r7, #20
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop
 8006990:	40010000 	.word	0x40010000
 8006994:	40000400 	.word	0x40000400
 8006998:	40000800 	.word	0x40000800
 800699c:	40000c00 	.word	0x40000c00
 80069a0:	40014000 	.word	0x40014000

080069a4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b083      	sub	sp, #12
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	6a1a      	ldr	r2, [r3, #32]
 80069b2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80069b6:	4013      	ands	r3, r2
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d10f      	bne.n	80069dc <HAL_TIM_Base_Stop+0x38>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6a1a      	ldr	r2, [r3, #32]
 80069c2:	f240 4344 	movw	r3, #1092	@ 0x444
 80069c6:	4013      	ands	r3, r2
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d107      	bne.n	80069dc <HAL_TIM_Base_Stop+0x38>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 0201 	bic.w	r2, r2, #1
 80069da:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	370c      	adds	r7, #12
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr

080069f2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b084      	sub	sp, #16
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069fc:	2300      	movs	r3, #0
 80069fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d101      	bne.n	8006a0e <HAL_TIM_ConfigClockSource+0x1c>
 8006a0a:	2302      	movs	r3, #2
 8006a0c:	e0b4      	b.n	8006b78 <HAL_TIM_ConfigClockSource+0x186>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2202      	movs	r2, #2
 8006a1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006a2c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a34:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68ba      	ldr	r2, [r7, #8]
 8006a3c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a46:	d03e      	beq.n	8006ac6 <HAL_TIM_ConfigClockSource+0xd4>
 8006a48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a4c:	f200 8087 	bhi.w	8006b5e <HAL_TIM_ConfigClockSource+0x16c>
 8006a50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a54:	f000 8086 	beq.w	8006b64 <HAL_TIM_ConfigClockSource+0x172>
 8006a58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a5c:	d87f      	bhi.n	8006b5e <HAL_TIM_ConfigClockSource+0x16c>
 8006a5e:	2b70      	cmp	r3, #112	@ 0x70
 8006a60:	d01a      	beq.n	8006a98 <HAL_TIM_ConfigClockSource+0xa6>
 8006a62:	2b70      	cmp	r3, #112	@ 0x70
 8006a64:	d87b      	bhi.n	8006b5e <HAL_TIM_ConfigClockSource+0x16c>
 8006a66:	2b60      	cmp	r3, #96	@ 0x60
 8006a68:	d050      	beq.n	8006b0c <HAL_TIM_ConfigClockSource+0x11a>
 8006a6a:	2b60      	cmp	r3, #96	@ 0x60
 8006a6c:	d877      	bhi.n	8006b5e <HAL_TIM_ConfigClockSource+0x16c>
 8006a6e:	2b50      	cmp	r3, #80	@ 0x50
 8006a70:	d03c      	beq.n	8006aec <HAL_TIM_ConfigClockSource+0xfa>
 8006a72:	2b50      	cmp	r3, #80	@ 0x50
 8006a74:	d873      	bhi.n	8006b5e <HAL_TIM_ConfigClockSource+0x16c>
 8006a76:	2b40      	cmp	r3, #64	@ 0x40
 8006a78:	d058      	beq.n	8006b2c <HAL_TIM_ConfigClockSource+0x13a>
 8006a7a:	2b40      	cmp	r3, #64	@ 0x40
 8006a7c:	d86f      	bhi.n	8006b5e <HAL_TIM_ConfigClockSource+0x16c>
 8006a7e:	2b30      	cmp	r3, #48	@ 0x30
 8006a80:	d064      	beq.n	8006b4c <HAL_TIM_ConfigClockSource+0x15a>
 8006a82:	2b30      	cmp	r3, #48	@ 0x30
 8006a84:	d86b      	bhi.n	8006b5e <HAL_TIM_ConfigClockSource+0x16c>
 8006a86:	2b20      	cmp	r3, #32
 8006a88:	d060      	beq.n	8006b4c <HAL_TIM_ConfigClockSource+0x15a>
 8006a8a:	2b20      	cmp	r3, #32
 8006a8c:	d867      	bhi.n	8006b5e <HAL_TIM_ConfigClockSource+0x16c>
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d05c      	beq.n	8006b4c <HAL_TIM_ConfigClockSource+0x15a>
 8006a92:	2b10      	cmp	r3, #16
 8006a94:	d05a      	beq.n	8006b4c <HAL_TIM_ConfigClockSource+0x15a>
 8006a96:	e062      	b.n	8006b5e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006aa8:	f000 f970 	bl	8006d8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006aba:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	609a      	str	r2, [r3, #8]
      break;
 8006ac4:	e04f      	b.n	8006b66 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ad6:	f000 f959 	bl	8006d8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	689a      	ldr	r2, [r3, #8]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006ae8:	609a      	str	r2, [r3, #8]
      break;
 8006aea:	e03c      	b.n	8006b66 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006af8:	461a      	mov	r2, r3
 8006afa:	f000 f8cd 	bl	8006c98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	2150      	movs	r1, #80	@ 0x50
 8006b04:	4618      	mov	r0, r3
 8006b06:	f000 f926 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 8006b0a:	e02c      	b.n	8006b66 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b18:	461a      	mov	r2, r3
 8006b1a:	f000 f8ec 	bl	8006cf6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	2160      	movs	r1, #96	@ 0x60
 8006b24:	4618      	mov	r0, r3
 8006b26:	f000 f916 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 8006b2a:	e01c      	b.n	8006b66 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b38:	461a      	mov	r2, r3
 8006b3a:	f000 f8ad 	bl	8006c98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2140      	movs	r1, #64	@ 0x40
 8006b44:	4618      	mov	r0, r3
 8006b46:	f000 f906 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 8006b4a:	e00c      	b.n	8006b66 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4619      	mov	r1, r3
 8006b56:	4610      	mov	r0, r2
 8006b58:	f000 f8fd 	bl	8006d56 <TIM_ITRx_SetConfig>
      break;
 8006b5c:	e003      	b.n	8006b66 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	73fb      	strb	r3, [r7, #15]
      break;
 8006b62:	e000      	b.n	8006b66 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b64:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3710      	adds	r7, #16
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b085      	sub	sp, #20
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a3a      	ldr	r2, [pc, #232]	@ (8006c7c <TIM_Base_SetConfig+0xfc>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d00f      	beq.n	8006bb8 <TIM_Base_SetConfig+0x38>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b9e:	d00b      	beq.n	8006bb8 <TIM_Base_SetConfig+0x38>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4a37      	ldr	r2, [pc, #220]	@ (8006c80 <TIM_Base_SetConfig+0x100>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d007      	beq.n	8006bb8 <TIM_Base_SetConfig+0x38>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4a36      	ldr	r2, [pc, #216]	@ (8006c84 <TIM_Base_SetConfig+0x104>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d003      	beq.n	8006bb8 <TIM_Base_SetConfig+0x38>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a35      	ldr	r2, [pc, #212]	@ (8006c88 <TIM_Base_SetConfig+0x108>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d108      	bne.n	8006bca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a2b      	ldr	r2, [pc, #172]	@ (8006c7c <TIM_Base_SetConfig+0xfc>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d01b      	beq.n	8006c0a <TIM_Base_SetConfig+0x8a>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bd8:	d017      	beq.n	8006c0a <TIM_Base_SetConfig+0x8a>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a28      	ldr	r2, [pc, #160]	@ (8006c80 <TIM_Base_SetConfig+0x100>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d013      	beq.n	8006c0a <TIM_Base_SetConfig+0x8a>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a27      	ldr	r2, [pc, #156]	@ (8006c84 <TIM_Base_SetConfig+0x104>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d00f      	beq.n	8006c0a <TIM_Base_SetConfig+0x8a>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a26      	ldr	r2, [pc, #152]	@ (8006c88 <TIM_Base_SetConfig+0x108>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d00b      	beq.n	8006c0a <TIM_Base_SetConfig+0x8a>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a25      	ldr	r2, [pc, #148]	@ (8006c8c <TIM_Base_SetConfig+0x10c>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d007      	beq.n	8006c0a <TIM_Base_SetConfig+0x8a>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a24      	ldr	r2, [pc, #144]	@ (8006c90 <TIM_Base_SetConfig+0x110>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d003      	beq.n	8006c0a <TIM_Base_SetConfig+0x8a>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a23      	ldr	r2, [pc, #140]	@ (8006c94 <TIM_Base_SetConfig+0x114>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d108      	bne.n	8006c1c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	689a      	ldr	r2, [r3, #8]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a0e      	ldr	r2, [pc, #56]	@ (8006c7c <TIM_Base_SetConfig+0xfc>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d103      	bne.n	8006c50 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	691a      	ldr	r2, [r3, #16]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	691b      	ldr	r3, [r3, #16]
 8006c5a:	f003 0301 	and.w	r3, r3, #1
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d105      	bne.n	8006c6e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	691b      	ldr	r3, [r3, #16]
 8006c66:	f023 0201 	bic.w	r2, r3, #1
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	611a      	str	r2, [r3, #16]
  }
}
 8006c6e:	bf00      	nop
 8006c70:	3714      	adds	r7, #20
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop
 8006c7c:	40010000 	.word	0x40010000
 8006c80:	40000400 	.word	0x40000400
 8006c84:	40000800 	.word	0x40000800
 8006c88:	40000c00 	.word	0x40000c00
 8006c8c:	40014000 	.word	0x40014000
 8006c90:	40014400 	.word	0x40014400
 8006c94:	40014800 	.word	0x40014800

08006c98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b087      	sub	sp, #28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6a1b      	ldr	r3, [r3, #32]
 8006ca8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6a1b      	ldr	r3, [r3, #32]
 8006cae:	f023 0201 	bic.w	r2, r3, #1
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	699b      	ldr	r3, [r3, #24]
 8006cba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006cc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	011b      	lsls	r3, r3, #4
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	f023 030a 	bic.w	r3, r3, #10
 8006cd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006cd6:	697a      	ldr	r2, [r7, #20]
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	693a      	ldr	r2, [r7, #16]
 8006ce2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	621a      	str	r2, [r3, #32]
}
 8006cea:	bf00      	nop
 8006cec:	371c      	adds	r7, #28
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr

08006cf6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cf6:	b480      	push	{r7}
 8006cf8:	b087      	sub	sp, #28
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	60f8      	str	r0, [r7, #12]
 8006cfe:	60b9      	str	r1, [r7, #8]
 8006d00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6a1b      	ldr	r3, [r3, #32]
 8006d06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6a1b      	ldr	r3, [r3, #32]
 8006d0c:	f023 0210 	bic.w	r2, r3, #16
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	699b      	ldr	r3, [r3, #24]
 8006d18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	031b      	lsls	r3, r3, #12
 8006d26:	693a      	ldr	r2, [r7, #16]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006d32:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	011b      	lsls	r3, r3, #4
 8006d38:	697a      	ldr	r2, [r7, #20]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	621a      	str	r2, [r3, #32]
}
 8006d4a:	bf00      	nop
 8006d4c:	371c      	adds	r7, #28
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b085      	sub	sp, #20
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
 8006d5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	f043 0307 	orr.w	r3, r3, #7
 8006d78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	609a      	str	r2, [r3, #8]
}
 8006d80:	bf00      	nop
 8006d82:	3714      	adds	r7, #20
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b087      	sub	sp, #28
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	607a      	str	r2, [r7, #4]
 8006d98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006da6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	021a      	lsls	r2, r3, #8
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	431a      	orrs	r2, r3
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	697a      	ldr	r2, [r7, #20]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	697a      	ldr	r2, [r7, #20]
 8006dbe:	609a      	str	r2, [r3, #8]
}
 8006dc0:	bf00      	nop
 8006dc2:	371c      	adds	r7, #28
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b085      	sub	sp, #20
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d101      	bne.n	8006de4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006de0:	2302      	movs	r3, #2
 8006de2:	e050      	b.n	8006e86 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2202      	movs	r2, #2
 8006df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a1c      	ldr	r2, [pc, #112]	@ (8006e94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d018      	beq.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e30:	d013      	beq.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a18      	ldr	r2, [pc, #96]	@ (8006e98 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d00e      	beq.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a16      	ldr	r2, [pc, #88]	@ (8006e9c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d009      	beq.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a15      	ldr	r2, [pc, #84]	@ (8006ea0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d004      	beq.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a13      	ldr	r2, [pc, #76]	@ (8006ea4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d10c      	bne.n	8006e74 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	68ba      	ldr	r2, [r7, #8]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	68ba      	ldr	r2, [r7, #8]
 8006e72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3714      	adds	r7, #20
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	40010000 	.word	0x40010000
 8006e98:	40000400 	.word	0x40000400
 8006e9c:	40000800 	.word	0x40000800
 8006ea0:	40000c00 	.word	0x40000c00
 8006ea4:	40014000 	.word	0x40014000

08006ea8 <std>:
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	b510      	push	{r4, lr}
 8006eac:	4604      	mov	r4, r0
 8006eae:	e9c0 3300 	strd	r3, r3, [r0]
 8006eb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006eb6:	6083      	str	r3, [r0, #8]
 8006eb8:	8181      	strh	r1, [r0, #12]
 8006eba:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ebc:	81c2      	strh	r2, [r0, #14]
 8006ebe:	6183      	str	r3, [r0, #24]
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	2208      	movs	r2, #8
 8006ec4:	305c      	adds	r0, #92	@ 0x5c
 8006ec6:	f000 f9f9 	bl	80072bc <memset>
 8006eca:	4b0d      	ldr	r3, [pc, #52]	@ (8006f00 <std+0x58>)
 8006ecc:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ece:	4b0d      	ldr	r3, [pc, #52]	@ (8006f04 <std+0x5c>)
 8006ed0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8006f08 <std+0x60>)
 8006ed4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8006f0c <std+0x64>)
 8006ed8:	6323      	str	r3, [r4, #48]	@ 0x30
 8006eda:	4b0d      	ldr	r3, [pc, #52]	@ (8006f10 <std+0x68>)
 8006edc:	6224      	str	r4, [r4, #32]
 8006ede:	429c      	cmp	r4, r3
 8006ee0:	d006      	beq.n	8006ef0 <std+0x48>
 8006ee2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006ee6:	4294      	cmp	r4, r2
 8006ee8:	d002      	beq.n	8006ef0 <std+0x48>
 8006eea:	33d0      	adds	r3, #208	@ 0xd0
 8006eec:	429c      	cmp	r4, r3
 8006eee:	d105      	bne.n	8006efc <std+0x54>
 8006ef0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ef8:	f000 ba58 	b.w	80073ac <__retarget_lock_init_recursive>
 8006efc:	bd10      	pop	{r4, pc}
 8006efe:	bf00      	nop
 8006f00:	0800710d 	.word	0x0800710d
 8006f04:	0800712f 	.word	0x0800712f
 8006f08:	08007167 	.word	0x08007167
 8006f0c:	0800718b 	.word	0x0800718b
 8006f10:	200003bc 	.word	0x200003bc

08006f14 <stdio_exit_handler>:
 8006f14:	4a02      	ldr	r2, [pc, #8]	@ (8006f20 <stdio_exit_handler+0xc>)
 8006f16:	4903      	ldr	r1, [pc, #12]	@ (8006f24 <stdio_exit_handler+0x10>)
 8006f18:	4803      	ldr	r0, [pc, #12]	@ (8006f28 <stdio_exit_handler+0x14>)
 8006f1a:	f000 b869 	b.w	8006ff0 <_fwalk_sglue>
 8006f1e:	bf00      	nop
 8006f20:	2000000c 	.word	0x2000000c
 8006f24:	08007c4d 	.word	0x08007c4d
 8006f28:	2000001c 	.word	0x2000001c

08006f2c <cleanup_stdio>:
 8006f2c:	6841      	ldr	r1, [r0, #4]
 8006f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8006f60 <cleanup_stdio+0x34>)
 8006f30:	4299      	cmp	r1, r3
 8006f32:	b510      	push	{r4, lr}
 8006f34:	4604      	mov	r4, r0
 8006f36:	d001      	beq.n	8006f3c <cleanup_stdio+0x10>
 8006f38:	f000 fe88 	bl	8007c4c <_fflush_r>
 8006f3c:	68a1      	ldr	r1, [r4, #8]
 8006f3e:	4b09      	ldr	r3, [pc, #36]	@ (8006f64 <cleanup_stdio+0x38>)
 8006f40:	4299      	cmp	r1, r3
 8006f42:	d002      	beq.n	8006f4a <cleanup_stdio+0x1e>
 8006f44:	4620      	mov	r0, r4
 8006f46:	f000 fe81 	bl	8007c4c <_fflush_r>
 8006f4a:	68e1      	ldr	r1, [r4, #12]
 8006f4c:	4b06      	ldr	r3, [pc, #24]	@ (8006f68 <cleanup_stdio+0x3c>)
 8006f4e:	4299      	cmp	r1, r3
 8006f50:	d004      	beq.n	8006f5c <cleanup_stdio+0x30>
 8006f52:	4620      	mov	r0, r4
 8006f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f58:	f000 be78 	b.w	8007c4c <_fflush_r>
 8006f5c:	bd10      	pop	{r4, pc}
 8006f5e:	bf00      	nop
 8006f60:	200003bc 	.word	0x200003bc
 8006f64:	20000424 	.word	0x20000424
 8006f68:	2000048c 	.word	0x2000048c

08006f6c <global_stdio_init.part.0>:
 8006f6c:	b510      	push	{r4, lr}
 8006f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8006f9c <global_stdio_init.part.0+0x30>)
 8006f70:	4c0b      	ldr	r4, [pc, #44]	@ (8006fa0 <global_stdio_init.part.0+0x34>)
 8006f72:	4a0c      	ldr	r2, [pc, #48]	@ (8006fa4 <global_stdio_init.part.0+0x38>)
 8006f74:	601a      	str	r2, [r3, #0]
 8006f76:	4620      	mov	r0, r4
 8006f78:	2200      	movs	r2, #0
 8006f7a:	2104      	movs	r1, #4
 8006f7c:	f7ff ff94 	bl	8006ea8 <std>
 8006f80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006f84:	2201      	movs	r2, #1
 8006f86:	2109      	movs	r1, #9
 8006f88:	f7ff ff8e 	bl	8006ea8 <std>
 8006f8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f90:	2202      	movs	r2, #2
 8006f92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f96:	2112      	movs	r1, #18
 8006f98:	f7ff bf86 	b.w	8006ea8 <std>
 8006f9c:	200004f4 	.word	0x200004f4
 8006fa0:	200003bc 	.word	0x200003bc
 8006fa4:	08006f15 	.word	0x08006f15

08006fa8 <__sfp_lock_acquire>:
 8006fa8:	4801      	ldr	r0, [pc, #4]	@ (8006fb0 <__sfp_lock_acquire+0x8>)
 8006faa:	f000 ba00 	b.w	80073ae <__retarget_lock_acquire_recursive>
 8006fae:	bf00      	nop
 8006fb0:	200004fd 	.word	0x200004fd

08006fb4 <__sfp_lock_release>:
 8006fb4:	4801      	ldr	r0, [pc, #4]	@ (8006fbc <__sfp_lock_release+0x8>)
 8006fb6:	f000 b9fb 	b.w	80073b0 <__retarget_lock_release_recursive>
 8006fba:	bf00      	nop
 8006fbc:	200004fd 	.word	0x200004fd

08006fc0 <__sinit>:
 8006fc0:	b510      	push	{r4, lr}
 8006fc2:	4604      	mov	r4, r0
 8006fc4:	f7ff fff0 	bl	8006fa8 <__sfp_lock_acquire>
 8006fc8:	6a23      	ldr	r3, [r4, #32]
 8006fca:	b11b      	cbz	r3, 8006fd4 <__sinit+0x14>
 8006fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd0:	f7ff bff0 	b.w	8006fb4 <__sfp_lock_release>
 8006fd4:	4b04      	ldr	r3, [pc, #16]	@ (8006fe8 <__sinit+0x28>)
 8006fd6:	6223      	str	r3, [r4, #32]
 8006fd8:	4b04      	ldr	r3, [pc, #16]	@ (8006fec <__sinit+0x2c>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d1f5      	bne.n	8006fcc <__sinit+0xc>
 8006fe0:	f7ff ffc4 	bl	8006f6c <global_stdio_init.part.0>
 8006fe4:	e7f2      	b.n	8006fcc <__sinit+0xc>
 8006fe6:	bf00      	nop
 8006fe8:	08006f2d 	.word	0x08006f2d
 8006fec:	200004f4 	.word	0x200004f4

08006ff0 <_fwalk_sglue>:
 8006ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ff4:	4607      	mov	r7, r0
 8006ff6:	4688      	mov	r8, r1
 8006ff8:	4614      	mov	r4, r2
 8006ffa:	2600      	movs	r6, #0
 8006ffc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007000:	f1b9 0901 	subs.w	r9, r9, #1
 8007004:	d505      	bpl.n	8007012 <_fwalk_sglue+0x22>
 8007006:	6824      	ldr	r4, [r4, #0]
 8007008:	2c00      	cmp	r4, #0
 800700a:	d1f7      	bne.n	8006ffc <_fwalk_sglue+0xc>
 800700c:	4630      	mov	r0, r6
 800700e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007012:	89ab      	ldrh	r3, [r5, #12]
 8007014:	2b01      	cmp	r3, #1
 8007016:	d907      	bls.n	8007028 <_fwalk_sglue+0x38>
 8007018:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800701c:	3301      	adds	r3, #1
 800701e:	d003      	beq.n	8007028 <_fwalk_sglue+0x38>
 8007020:	4629      	mov	r1, r5
 8007022:	4638      	mov	r0, r7
 8007024:	47c0      	blx	r8
 8007026:	4306      	orrs	r6, r0
 8007028:	3568      	adds	r5, #104	@ 0x68
 800702a:	e7e9      	b.n	8007000 <_fwalk_sglue+0x10>

0800702c <iprintf>:
 800702c:	b40f      	push	{r0, r1, r2, r3}
 800702e:	b507      	push	{r0, r1, r2, lr}
 8007030:	4906      	ldr	r1, [pc, #24]	@ (800704c <iprintf+0x20>)
 8007032:	ab04      	add	r3, sp, #16
 8007034:	6808      	ldr	r0, [r1, #0]
 8007036:	f853 2b04 	ldr.w	r2, [r3], #4
 800703a:	6881      	ldr	r1, [r0, #8]
 800703c:	9301      	str	r3, [sp, #4]
 800703e:	f000 fadb 	bl	80075f8 <_vfiprintf_r>
 8007042:	b003      	add	sp, #12
 8007044:	f85d eb04 	ldr.w	lr, [sp], #4
 8007048:	b004      	add	sp, #16
 800704a:	4770      	bx	lr
 800704c:	20000018 	.word	0x20000018

08007050 <_puts_r>:
 8007050:	6a03      	ldr	r3, [r0, #32]
 8007052:	b570      	push	{r4, r5, r6, lr}
 8007054:	6884      	ldr	r4, [r0, #8]
 8007056:	4605      	mov	r5, r0
 8007058:	460e      	mov	r6, r1
 800705a:	b90b      	cbnz	r3, 8007060 <_puts_r+0x10>
 800705c:	f7ff ffb0 	bl	8006fc0 <__sinit>
 8007060:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007062:	07db      	lsls	r3, r3, #31
 8007064:	d405      	bmi.n	8007072 <_puts_r+0x22>
 8007066:	89a3      	ldrh	r3, [r4, #12]
 8007068:	0598      	lsls	r0, r3, #22
 800706a:	d402      	bmi.n	8007072 <_puts_r+0x22>
 800706c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800706e:	f000 f99e 	bl	80073ae <__retarget_lock_acquire_recursive>
 8007072:	89a3      	ldrh	r3, [r4, #12]
 8007074:	0719      	lsls	r1, r3, #28
 8007076:	d502      	bpl.n	800707e <_puts_r+0x2e>
 8007078:	6923      	ldr	r3, [r4, #16]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d135      	bne.n	80070ea <_puts_r+0x9a>
 800707e:	4621      	mov	r1, r4
 8007080:	4628      	mov	r0, r5
 8007082:	f000 f8c5 	bl	8007210 <__swsetup_r>
 8007086:	b380      	cbz	r0, 80070ea <_puts_r+0x9a>
 8007088:	f04f 35ff 	mov.w	r5, #4294967295
 800708c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800708e:	07da      	lsls	r2, r3, #31
 8007090:	d405      	bmi.n	800709e <_puts_r+0x4e>
 8007092:	89a3      	ldrh	r3, [r4, #12]
 8007094:	059b      	lsls	r3, r3, #22
 8007096:	d402      	bmi.n	800709e <_puts_r+0x4e>
 8007098:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800709a:	f000 f989 	bl	80073b0 <__retarget_lock_release_recursive>
 800709e:	4628      	mov	r0, r5
 80070a0:	bd70      	pop	{r4, r5, r6, pc}
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	da04      	bge.n	80070b0 <_puts_r+0x60>
 80070a6:	69a2      	ldr	r2, [r4, #24]
 80070a8:	429a      	cmp	r2, r3
 80070aa:	dc17      	bgt.n	80070dc <_puts_r+0x8c>
 80070ac:	290a      	cmp	r1, #10
 80070ae:	d015      	beq.n	80070dc <_puts_r+0x8c>
 80070b0:	6823      	ldr	r3, [r4, #0]
 80070b2:	1c5a      	adds	r2, r3, #1
 80070b4:	6022      	str	r2, [r4, #0]
 80070b6:	7019      	strb	r1, [r3, #0]
 80070b8:	68a3      	ldr	r3, [r4, #8]
 80070ba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80070be:	3b01      	subs	r3, #1
 80070c0:	60a3      	str	r3, [r4, #8]
 80070c2:	2900      	cmp	r1, #0
 80070c4:	d1ed      	bne.n	80070a2 <_puts_r+0x52>
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	da11      	bge.n	80070ee <_puts_r+0x9e>
 80070ca:	4622      	mov	r2, r4
 80070cc:	210a      	movs	r1, #10
 80070ce:	4628      	mov	r0, r5
 80070d0:	f000 f85f 	bl	8007192 <__swbuf_r>
 80070d4:	3001      	adds	r0, #1
 80070d6:	d0d7      	beq.n	8007088 <_puts_r+0x38>
 80070d8:	250a      	movs	r5, #10
 80070da:	e7d7      	b.n	800708c <_puts_r+0x3c>
 80070dc:	4622      	mov	r2, r4
 80070de:	4628      	mov	r0, r5
 80070e0:	f000 f857 	bl	8007192 <__swbuf_r>
 80070e4:	3001      	adds	r0, #1
 80070e6:	d1e7      	bne.n	80070b8 <_puts_r+0x68>
 80070e8:	e7ce      	b.n	8007088 <_puts_r+0x38>
 80070ea:	3e01      	subs	r6, #1
 80070ec:	e7e4      	b.n	80070b8 <_puts_r+0x68>
 80070ee:	6823      	ldr	r3, [r4, #0]
 80070f0:	1c5a      	adds	r2, r3, #1
 80070f2:	6022      	str	r2, [r4, #0]
 80070f4:	220a      	movs	r2, #10
 80070f6:	701a      	strb	r2, [r3, #0]
 80070f8:	e7ee      	b.n	80070d8 <_puts_r+0x88>
	...

080070fc <puts>:
 80070fc:	4b02      	ldr	r3, [pc, #8]	@ (8007108 <puts+0xc>)
 80070fe:	4601      	mov	r1, r0
 8007100:	6818      	ldr	r0, [r3, #0]
 8007102:	f7ff bfa5 	b.w	8007050 <_puts_r>
 8007106:	bf00      	nop
 8007108:	20000018 	.word	0x20000018

0800710c <__sread>:
 800710c:	b510      	push	{r4, lr}
 800710e:	460c      	mov	r4, r1
 8007110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007114:	f000 f8fc 	bl	8007310 <_read_r>
 8007118:	2800      	cmp	r0, #0
 800711a:	bfab      	itete	ge
 800711c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800711e:	89a3      	ldrhlt	r3, [r4, #12]
 8007120:	181b      	addge	r3, r3, r0
 8007122:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007126:	bfac      	ite	ge
 8007128:	6563      	strge	r3, [r4, #84]	@ 0x54
 800712a:	81a3      	strhlt	r3, [r4, #12]
 800712c:	bd10      	pop	{r4, pc}

0800712e <__swrite>:
 800712e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007132:	461f      	mov	r7, r3
 8007134:	898b      	ldrh	r3, [r1, #12]
 8007136:	05db      	lsls	r3, r3, #23
 8007138:	4605      	mov	r5, r0
 800713a:	460c      	mov	r4, r1
 800713c:	4616      	mov	r6, r2
 800713e:	d505      	bpl.n	800714c <__swrite+0x1e>
 8007140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007144:	2302      	movs	r3, #2
 8007146:	2200      	movs	r2, #0
 8007148:	f000 f8d0 	bl	80072ec <_lseek_r>
 800714c:	89a3      	ldrh	r3, [r4, #12]
 800714e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007152:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007156:	81a3      	strh	r3, [r4, #12]
 8007158:	4632      	mov	r2, r6
 800715a:	463b      	mov	r3, r7
 800715c:	4628      	mov	r0, r5
 800715e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007162:	f000 b8e7 	b.w	8007334 <_write_r>

08007166 <__sseek>:
 8007166:	b510      	push	{r4, lr}
 8007168:	460c      	mov	r4, r1
 800716a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800716e:	f000 f8bd 	bl	80072ec <_lseek_r>
 8007172:	1c43      	adds	r3, r0, #1
 8007174:	89a3      	ldrh	r3, [r4, #12]
 8007176:	bf15      	itete	ne
 8007178:	6560      	strne	r0, [r4, #84]	@ 0x54
 800717a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800717e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007182:	81a3      	strheq	r3, [r4, #12]
 8007184:	bf18      	it	ne
 8007186:	81a3      	strhne	r3, [r4, #12]
 8007188:	bd10      	pop	{r4, pc}

0800718a <__sclose>:
 800718a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800718e:	f000 b89d 	b.w	80072cc <_close_r>

08007192 <__swbuf_r>:
 8007192:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007194:	460e      	mov	r6, r1
 8007196:	4614      	mov	r4, r2
 8007198:	4605      	mov	r5, r0
 800719a:	b118      	cbz	r0, 80071a4 <__swbuf_r+0x12>
 800719c:	6a03      	ldr	r3, [r0, #32]
 800719e:	b90b      	cbnz	r3, 80071a4 <__swbuf_r+0x12>
 80071a0:	f7ff ff0e 	bl	8006fc0 <__sinit>
 80071a4:	69a3      	ldr	r3, [r4, #24]
 80071a6:	60a3      	str	r3, [r4, #8]
 80071a8:	89a3      	ldrh	r3, [r4, #12]
 80071aa:	071a      	lsls	r2, r3, #28
 80071ac:	d501      	bpl.n	80071b2 <__swbuf_r+0x20>
 80071ae:	6923      	ldr	r3, [r4, #16]
 80071b0:	b943      	cbnz	r3, 80071c4 <__swbuf_r+0x32>
 80071b2:	4621      	mov	r1, r4
 80071b4:	4628      	mov	r0, r5
 80071b6:	f000 f82b 	bl	8007210 <__swsetup_r>
 80071ba:	b118      	cbz	r0, 80071c4 <__swbuf_r+0x32>
 80071bc:	f04f 37ff 	mov.w	r7, #4294967295
 80071c0:	4638      	mov	r0, r7
 80071c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071c4:	6823      	ldr	r3, [r4, #0]
 80071c6:	6922      	ldr	r2, [r4, #16]
 80071c8:	1a98      	subs	r0, r3, r2
 80071ca:	6963      	ldr	r3, [r4, #20]
 80071cc:	b2f6      	uxtb	r6, r6
 80071ce:	4283      	cmp	r3, r0
 80071d0:	4637      	mov	r7, r6
 80071d2:	dc05      	bgt.n	80071e0 <__swbuf_r+0x4e>
 80071d4:	4621      	mov	r1, r4
 80071d6:	4628      	mov	r0, r5
 80071d8:	f000 fd38 	bl	8007c4c <_fflush_r>
 80071dc:	2800      	cmp	r0, #0
 80071de:	d1ed      	bne.n	80071bc <__swbuf_r+0x2a>
 80071e0:	68a3      	ldr	r3, [r4, #8]
 80071e2:	3b01      	subs	r3, #1
 80071e4:	60a3      	str	r3, [r4, #8]
 80071e6:	6823      	ldr	r3, [r4, #0]
 80071e8:	1c5a      	adds	r2, r3, #1
 80071ea:	6022      	str	r2, [r4, #0]
 80071ec:	701e      	strb	r6, [r3, #0]
 80071ee:	6962      	ldr	r2, [r4, #20]
 80071f0:	1c43      	adds	r3, r0, #1
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d004      	beq.n	8007200 <__swbuf_r+0x6e>
 80071f6:	89a3      	ldrh	r3, [r4, #12]
 80071f8:	07db      	lsls	r3, r3, #31
 80071fa:	d5e1      	bpl.n	80071c0 <__swbuf_r+0x2e>
 80071fc:	2e0a      	cmp	r6, #10
 80071fe:	d1df      	bne.n	80071c0 <__swbuf_r+0x2e>
 8007200:	4621      	mov	r1, r4
 8007202:	4628      	mov	r0, r5
 8007204:	f000 fd22 	bl	8007c4c <_fflush_r>
 8007208:	2800      	cmp	r0, #0
 800720a:	d0d9      	beq.n	80071c0 <__swbuf_r+0x2e>
 800720c:	e7d6      	b.n	80071bc <__swbuf_r+0x2a>
	...

08007210 <__swsetup_r>:
 8007210:	b538      	push	{r3, r4, r5, lr}
 8007212:	4b29      	ldr	r3, [pc, #164]	@ (80072b8 <__swsetup_r+0xa8>)
 8007214:	4605      	mov	r5, r0
 8007216:	6818      	ldr	r0, [r3, #0]
 8007218:	460c      	mov	r4, r1
 800721a:	b118      	cbz	r0, 8007224 <__swsetup_r+0x14>
 800721c:	6a03      	ldr	r3, [r0, #32]
 800721e:	b90b      	cbnz	r3, 8007224 <__swsetup_r+0x14>
 8007220:	f7ff fece 	bl	8006fc0 <__sinit>
 8007224:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007228:	0719      	lsls	r1, r3, #28
 800722a:	d422      	bmi.n	8007272 <__swsetup_r+0x62>
 800722c:	06da      	lsls	r2, r3, #27
 800722e:	d407      	bmi.n	8007240 <__swsetup_r+0x30>
 8007230:	2209      	movs	r2, #9
 8007232:	602a      	str	r2, [r5, #0]
 8007234:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007238:	81a3      	strh	r3, [r4, #12]
 800723a:	f04f 30ff 	mov.w	r0, #4294967295
 800723e:	e033      	b.n	80072a8 <__swsetup_r+0x98>
 8007240:	0758      	lsls	r0, r3, #29
 8007242:	d512      	bpl.n	800726a <__swsetup_r+0x5a>
 8007244:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007246:	b141      	cbz	r1, 800725a <__swsetup_r+0x4a>
 8007248:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800724c:	4299      	cmp	r1, r3
 800724e:	d002      	beq.n	8007256 <__swsetup_r+0x46>
 8007250:	4628      	mov	r0, r5
 8007252:	f000 f8af 	bl	80073b4 <_free_r>
 8007256:	2300      	movs	r3, #0
 8007258:	6363      	str	r3, [r4, #52]	@ 0x34
 800725a:	89a3      	ldrh	r3, [r4, #12]
 800725c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007260:	81a3      	strh	r3, [r4, #12]
 8007262:	2300      	movs	r3, #0
 8007264:	6063      	str	r3, [r4, #4]
 8007266:	6923      	ldr	r3, [r4, #16]
 8007268:	6023      	str	r3, [r4, #0]
 800726a:	89a3      	ldrh	r3, [r4, #12]
 800726c:	f043 0308 	orr.w	r3, r3, #8
 8007270:	81a3      	strh	r3, [r4, #12]
 8007272:	6923      	ldr	r3, [r4, #16]
 8007274:	b94b      	cbnz	r3, 800728a <__swsetup_r+0x7a>
 8007276:	89a3      	ldrh	r3, [r4, #12]
 8007278:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800727c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007280:	d003      	beq.n	800728a <__swsetup_r+0x7a>
 8007282:	4621      	mov	r1, r4
 8007284:	4628      	mov	r0, r5
 8007286:	f000 fd2f 	bl	8007ce8 <__smakebuf_r>
 800728a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800728e:	f013 0201 	ands.w	r2, r3, #1
 8007292:	d00a      	beq.n	80072aa <__swsetup_r+0x9a>
 8007294:	2200      	movs	r2, #0
 8007296:	60a2      	str	r2, [r4, #8]
 8007298:	6962      	ldr	r2, [r4, #20]
 800729a:	4252      	negs	r2, r2
 800729c:	61a2      	str	r2, [r4, #24]
 800729e:	6922      	ldr	r2, [r4, #16]
 80072a0:	b942      	cbnz	r2, 80072b4 <__swsetup_r+0xa4>
 80072a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80072a6:	d1c5      	bne.n	8007234 <__swsetup_r+0x24>
 80072a8:	bd38      	pop	{r3, r4, r5, pc}
 80072aa:	0799      	lsls	r1, r3, #30
 80072ac:	bf58      	it	pl
 80072ae:	6962      	ldrpl	r2, [r4, #20]
 80072b0:	60a2      	str	r2, [r4, #8]
 80072b2:	e7f4      	b.n	800729e <__swsetup_r+0x8e>
 80072b4:	2000      	movs	r0, #0
 80072b6:	e7f7      	b.n	80072a8 <__swsetup_r+0x98>
 80072b8:	20000018 	.word	0x20000018

080072bc <memset>:
 80072bc:	4402      	add	r2, r0
 80072be:	4603      	mov	r3, r0
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d100      	bne.n	80072c6 <memset+0xa>
 80072c4:	4770      	bx	lr
 80072c6:	f803 1b01 	strb.w	r1, [r3], #1
 80072ca:	e7f9      	b.n	80072c0 <memset+0x4>

080072cc <_close_r>:
 80072cc:	b538      	push	{r3, r4, r5, lr}
 80072ce:	4d06      	ldr	r5, [pc, #24]	@ (80072e8 <_close_r+0x1c>)
 80072d0:	2300      	movs	r3, #0
 80072d2:	4604      	mov	r4, r0
 80072d4:	4608      	mov	r0, r1
 80072d6:	602b      	str	r3, [r5, #0]
 80072d8:	f7fb ff3c 	bl	8003154 <_close>
 80072dc:	1c43      	adds	r3, r0, #1
 80072de:	d102      	bne.n	80072e6 <_close_r+0x1a>
 80072e0:	682b      	ldr	r3, [r5, #0]
 80072e2:	b103      	cbz	r3, 80072e6 <_close_r+0x1a>
 80072e4:	6023      	str	r3, [r4, #0]
 80072e6:	bd38      	pop	{r3, r4, r5, pc}
 80072e8:	200004f8 	.word	0x200004f8

080072ec <_lseek_r>:
 80072ec:	b538      	push	{r3, r4, r5, lr}
 80072ee:	4d07      	ldr	r5, [pc, #28]	@ (800730c <_lseek_r+0x20>)
 80072f0:	4604      	mov	r4, r0
 80072f2:	4608      	mov	r0, r1
 80072f4:	4611      	mov	r1, r2
 80072f6:	2200      	movs	r2, #0
 80072f8:	602a      	str	r2, [r5, #0]
 80072fa:	461a      	mov	r2, r3
 80072fc:	f7fb ff51 	bl	80031a2 <_lseek>
 8007300:	1c43      	adds	r3, r0, #1
 8007302:	d102      	bne.n	800730a <_lseek_r+0x1e>
 8007304:	682b      	ldr	r3, [r5, #0]
 8007306:	b103      	cbz	r3, 800730a <_lseek_r+0x1e>
 8007308:	6023      	str	r3, [r4, #0]
 800730a:	bd38      	pop	{r3, r4, r5, pc}
 800730c:	200004f8 	.word	0x200004f8

08007310 <_read_r>:
 8007310:	b538      	push	{r3, r4, r5, lr}
 8007312:	4d07      	ldr	r5, [pc, #28]	@ (8007330 <_read_r+0x20>)
 8007314:	4604      	mov	r4, r0
 8007316:	4608      	mov	r0, r1
 8007318:	4611      	mov	r1, r2
 800731a:	2200      	movs	r2, #0
 800731c:	602a      	str	r2, [r5, #0]
 800731e:	461a      	mov	r2, r3
 8007320:	f7fb fedf 	bl	80030e2 <_read>
 8007324:	1c43      	adds	r3, r0, #1
 8007326:	d102      	bne.n	800732e <_read_r+0x1e>
 8007328:	682b      	ldr	r3, [r5, #0]
 800732a:	b103      	cbz	r3, 800732e <_read_r+0x1e>
 800732c:	6023      	str	r3, [r4, #0]
 800732e:	bd38      	pop	{r3, r4, r5, pc}
 8007330:	200004f8 	.word	0x200004f8

08007334 <_write_r>:
 8007334:	b538      	push	{r3, r4, r5, lr}
 8007336:	4d07      	ldr	r5, [pc, #28]	@ (8007354 <_write_r+0x20>)
 8007338:	4604      	mov	r4, r0
 800733a:	4608      	mov	r0, r1
 800733c:	4611      	mov	r1, r2
 800733e:	2200      	movs	r2, #0
 8007340:	602a      	str	r2, [r5, #0]
 8007342:	461a      	mov	r2, r3
 8007344:	f7fb feea 	bl	800311c <_write>
 8007348:	1c43      	adds	r3, r0, #1
 800734a:	d102      	bne.n	8007352 <_write_r+0x1e>
 800734c:	682b      	ldr	r3, [r5, #0]
 800734e:	b103      	cbz	r3, 8007352 <_write_r+0x1e>
 8007350:	6023      	str	r3, [r4, #0]
 8007352:	bd38      	pop	{r3, r4, r5, pc}
 8007354:	200004f8 	.word	0x200004f8

08007358 <__errno>:
 8007358:	4b01      	ldr	r3, [pc, #4]	@ (8007360 <__errno+0x8>)
 800735a:	6818      	ldr	r0, [r3, #0]
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	20000018 	.word	0x20000018

08007364 <__libc_init_array>:
 8007364:	b570      	push	{r4, r5, r6, lr}
 8007366:	4d0d      	ldr	r5, [pc, #52]	@ (800739c <__libc_init_array+0x38>)
 8007368:	4c0d      	ldr	r4, [pc, #52]	@ (80073a0 <__libc_init_array+0x3c>)
 800736a:	1b64      	subs	r4, r4, r5
 800736c:	10a4      	asrs	r4, r4, #2
 800736e:	2600      	movs	r6, #0
 8007370:	42a6      	cmp	r6, r4
 8007372:	d109      	bne.n	8007388 <__libc_init_array+0x24>
 8007374:	4d0b      	ldr	r5, [pc, #44]	@ (80073a4 <__libc_init_array+0x40>)
 8007376:	4c0c      	ldr	r4, [pc, #48]	@ (80073a8 <__libc_init_array+0x44>)
 8007378:	f000 fd24 	bl	8007dc4 <_init>
 800737c:	1b64      	subs	r4, r4, r5
 800737e:	10a4      	asrs	r4, r4, #2
 8007380:	2600      	movs	r6, #0
 8007382:	42a6      	cmp	r6, r4
 8007384:	d105      	bne.n	8007392 <__libc_init_array+0x2e>
 8007386:	bd70      	pop	{r4, r5, r6, pc}
 8007388:	f855 3b04 	ldr.w	r3, [r5], #4
 800738c:	4798      	blx	r3
 800738e:	3601      	adds	r6, #1
 8007390:	e7ee      	b.n	8007370 <__libc_init_array+0xc>
 8007392:	f855 3b04 	ldr.w	r3, [r5], #4
 8007396:	4798      	blx	r3
 8007398:	3601      	adds	r6, #1
 800739a:	e7f2      	b.n	8007382 <__libc_init_array+0x1e>
 800739c:	0800800c 	.word	0x0800800c
 80073a0:	0800800c 	.word	0x0800800c
 80073a4:	0800800c 	.word	0x0800800c
 80073a8:	08008010 	.word	0x08008010

080073ac <__retarget_lock_init_recursive>:
 80073ac:	4770      	bx	lr

080073ae <__retarget_lock_acquire_recursive>:
 80073ae:	4770      	bx	lr

080073b0 <__retarget_lock_release_recursive>:
 80073b0:	4770      	bx	lr
	...

080073b4 <_free_r>:
 80073b4:	b538      	push	{r3, r4, r5, lr}
 80073b6:	4605      	mov	r5, r0
 80073b8:	2900      	cmp	r1, #0
 80073ba:	d041      	beq.n	8007440 <_free_r+0x8c>
 80073bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073c0:	1f0c      	subs	r4, r1, #4
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	bfb8      	it	lt
 80073c6:	18e4      	addlt	r4, r4, r3
 80073c8:	f000 f8e0 	bl	800758c <__malloc_lock>
 80073cc:	4a1d      	ldr	r2, [pc, #116]	@ (8007444 <_free_r+0x90>)
 80073ce:	6813      	ldr	r3, [r2, #0]
 80073d0:	b933      	cbnz	r3, 80073e0 <_free_r+0x2c>
 80073d2:	6063      	str	r3, [r4, #4]
 80073d4:	6014      	str	r4, [r2, #0]
 80073d6:	4628      	mov	r0, r5
 80073d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073dc:	f000 b8dc 	b.w	8007598 <__malloc_unlock>
 80073e0:	42a3      	cmp	r3, r4
 80073e2:	d908      	bls.n	80073f6 <_free_r+0x42>
 80073e4:	6820      	ldr	r0, [r4, #0]
 80073e6:	1821      	adds	r1, r4, r0
 80073e8:	428b      	cmp	r3, r1
 80073ea:	bf01      	itttt	eq
 80073ec:	6819      	ldreq	r1, [r3, #0]
 80073ee:	685b      	ldreq	r3, [r3, #4]
 80073f0:	1809      	addeq	r1, r1, r0
 80073f2:	6021      	streq	r1, [r4, #0]
 80073f4:	e7ed      	b.n	80073d2 <_free_r+0x1e>
 80073f6:	461a      	mov	r2, r3
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	b10b      	cbz	r3, 8007400 <_free_r+0x4c>
 80073fc:	42a3      	cmp	r3, r4
 80073fe:	d9fa      	bls.n	80073f6 <_free_r+0x42>
 8007400:	6811      	ldr	r1, [r2, #0]
 8007402:	1850      	adds	r0, r2, r1
 8007404:	42a0      	cmp	r0, r4
 8007406:	d10b      	bne.n	8007420 <_free_r+0x6c>
 8007408:	6820      	ldr	r0, [r4, #0]
 800740a:	4401      	add	r1, r0
 800740c:	1850      	adds	r0, r2, r1
 800740e:	4283      	cmp	r3, r0
 8007410:	6011      	str	r1, [r2, #0]
 8007412:	d1e0      	bne.n	80073d6 <_free_r+0x22>
 8007414:	6818      	ldr	r0, [r3, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	6053      	str	r3, [r2, #4]
 800741a:	4408      	add	r0, r1
 800741c:	6010      	str	r0, [r2, #0]
 800741e:	e7da      	b.n	80073d6 <_free_r+0x22>
 8007420:	d902      	bls.n	8007428 <_free_r+0x74>
 8007422:	230c      	movs	r3, #12
 8007424:	602b      	str	r3, [r5, #0]
 8007426:	e7d6      	b.n	80073d6 <_free_r+0x22>
 8007428:	6820      	ldr	r0, [r4, #0]
 800742a:	1821      	adds	r1, r4, r0
 800742c:	428b      	cmp	r3, r1
 800742e:	bf04      	itt	eq
 8007430:	6819      	ldreq	r1, [r3, #0]
 8007432:	685b      	ldreq	r3, [r3, #4]
 8007434:	6063      	str	r3, [r4, #4]
 8007436:	bf04      	itt	eq
 8007438:	1809      	addeq	r1, r1, r0
 800743a:	6021      	streq	r1, [r4, #0]
 800743c:	6054      	str	r4, [r2, #4]
 800743e:	e7ca      	b.n	80073d6 <_free_r+0x22>
 8007440:	bd38      	pop	{r3, r4, r5, pc}
 8007442:	bf00      	nop
 8007444:	20000504 	.word	0x20000504

08007448 <sbrk_aligned>:
 8007448:	b570      	push	{r4, r5, r6, lr}
 800744a:	4e0f      	ldr	r6, [pc, #60]	@ (8007488 <sbrk_aligned+0x40>)
 800744c:	460c      	mov	r4, r1
 800744e:	6831      	ldr	r1, [r6, #0]
 8007450:	4605      	mov	r5, r0
 8007452:	b911      	cbnz	r1, 800745a <sbrk_aligned+0x12>
 8007454:	f000 fca6 	bl	8007da4 <_sbrk_r>
 8007458:	6030      	str	r0, [r6, #0]
 800745a:	4621      	mov	r1, r4
 800745c:	4628      	mov	r0, r5
 800745e:	f000 fca1 	bl	8007da4 <_sbrk_r>
 8007462:	1c43      	adds	r3, r0, #1
 8007464:	d103      	bne.n	800746e <sbrk_aligned+0x26>
 8007466:	f04f 34ff 	mov.w	r4, #4294967295
 800746a:	4620      	mov	r0, r4
 800746c:	bd70      	pop	{r4, r5, r6, pc}
 800746e:	1cc4      	adds	r4, r0, #3
 8007470:	f024 0403 	bic.w	r4, r4, #3
 8007474:	42a0      	cmp	r0, r4
 8007476:	d0f8      	beq.n	800746a <sbrk_aligned+0x22>
 8007478:	1a21      	subs	r1, r4, r0
 800747a:	4628      	mov	r0, r5
 800747c:	f000 fc92 	bl	8007da4 <_sbrk_r>
 8007480:	3001      	adds	r0, #1
 8007482:	d1f2      	bne.n	800746a <sbrk_aligned+0x22>
 8007484:	e7ef      	b.n	8007466 <sbrk_aligned+0x1e>
 8007486:	bf00      	nop
 8007488:	20000500 	.word	0x20000500

0800748c <_malloc_r>:
 800748c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007490:	1ccd      	adds	r5, r1, #3
 8007492:	f025 0503 	bic.w	r5, r5, #3
 8007496:	3508      	adds	r5, #8
 8007498:	2d0c      	cmp	r5, #12
 800749a:	bf38      	it	cc
 800749c:	250c      	movcc	r5, #12
 800749e:	2d00      	cmp	r5, #0
 80074a0:	4606      	mov	r6, r0
 80074a2:	db01      	blt.n	80074a8 <_malloc_r+0x1c>
 80074a4:	42a9      	cmp	r1, r5
 80074a6:	d904      	bls.n	80074b2 <_malloc_r+0x26>
 80074a8:	230c      	movs	r3, #12
 80074aa:	6033      	str	r3, [r6, #0]
 80074ac:	2000      	movs	r0, #0
 80074ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007588 <_malloc_r+0xfc>
 80074b6:	f000 f869 	bl	800758c <__malloc_lock>
 80074ba:	f8d8 3000 	ldr.w	r3, [r8]
 80074be:	461c      	mov	r4, r3
 80074c0:	bb44      	cbnz	r4, 8007514 <_malloc_r+0x88>
 80074c2:	4629      	mov	r1, r5
 80074c4:	4630      	mov	r0, r6
 80074c6:	f7ff ffbf 	bl	8007448 <sbrk_aligned>
 80074ca:	1c43      	adds	r3, r0, #1
 80074cc:	4604      	mov	r4, r0
 80074ce:	d158      	bne.n	8007582 <_malloc_r+0xf6>
 80074d0:	f8d8 4000 	ldr.w	r4, [r8]
 80074d4:	4627      	mov	r7, r4
 80074d6:	2f00      	cmp	r7, #0
 80074d8:	d143      	bne.n	8007562 <_malloc_r+0xd6>
 80074da:	2c00      	cmp	r4, #0
 80074dc:	d04b      	beq.n	8007576 <_malloc_r+0xea>
 80074de:	6823      	ldr	r3, [r4, #0]
 80074e0:	4639      	mov	r1, r7
 80074e2:	4630      	mov	r0, r6
 80074e4:	eb04 0903 	add.w	r9, r4, r3
 80074e8:	f000 fc5c 	bl	8007da4 <_sbrk_r>
 80074ec:	4581      	cmp	r9, r0
 80074ee:	d142      	bne.n	8007576 <_malloc_r+0xea>
 80074f0:	6821      	ldr	r1, [r4, #0]
 80074f2:	1a6d      	subs	r5, r5, r1
 80074f4:	4629      	mov	r1, r5
 80074f6:	4630      	mov	r0, r6
 80074f8:	f7ff ffa6 	bl	8007448 <sbrk_aligned>
 80074fc:	3001      	adds	r0, #1
 80074fe:	d03a      	beq.n	8007576 <_malloc_r+0xea>
 8007500:	6823      	ldr	r3, [r4, #0]
 8007502:	442b      	add	r3, r5
 8007504:	6023      	str	r3, [r4, #0]
 8007506:	f8d8 3000 	ldr.w	r3, [r8]
 800750a:	685a      	ldr	r2, [r3, #4]
 800750c:	bb62      	cbnz	r2, 8007568 <_malloc_r+0xdc>
 800750e:	f8c8 7000 	str.w	r7, [r8]
 8007512:	e00f      	b.n	8007534 <_malloc_r+0xa8>
 8007514:	6822      	ldr	r2, [r4, #0]
 8007516:	1b52      	subs	r2, r2, r5
 8007518:	d420      	bmi.n	800755c <_malloc_r+0xd0>
 800751a:	2a0b      	cmp	r2, #11
 800751c:	d917      	bls.n	800754e <_malloc_r+0xc2>
 800751e:	1961      	adds	r1, r4, r5
 8007520:	42a3      	cmp	r3, r4
 8007522:	6025      	str	r5, [r4, #0]
 8007524:	bf18      	it	ne
 8007526:	6059      	strne	r1, [r3, #4]
 8007528:	6863      	ldr	r3, [r4, #4]
 800752a:	bf08      	it	eq
 800752c:	f8c8 1000 	streq.w	r1, [r8]
 8007530:	5162      	str	r2, [r4, r5]
 8007532:	604b      	str	r3, [r1, #4]
 8007534:	4630      	mov	r0, r6
 8007536:	f000 f82f 	bl	8007598 <__malloc_unlock>
 800753a:	f104 000b 	add.w	r0, r4, #11
 800753e:	1d23      	adds	r3, r4, #4
 8007540:	f020 0007 	bic.w	r0, r0, #7
 8007544:	1ac2      	subs	r2, r0, r3
 8007546:	bf1c      	itt	ne
 8007548:	1a1b      	subne	r3, r3, r0
 800754a:	50a3      	strne	r3, [r4, r2]
 800754c:	e7af      	b.n	80074ae <_malloc_r+0x22>
 800754e:	6862      	ldr	r2, [r4, #4]
 8007550:	42a3      	cmp	r3, r4
 8007552:	bf0c      	ite	eq
 8007554:	f8c8 2000 	streq.w	r2, [r8]
 8007558:	605a      	strne	r2, [r3, #4]
 800755a:	e7eb      	b.n	8007534 <_malloc_r+0xa8>
 800755c:	4623      	mov	r3, r4
 800755e:	6864      	ldr	r4, [r4, #4]
 8007560:	e7ae      	b.n	80074c0 <_malloc_r+0x34>
 8007562:	463c      	mov	r4, r7
 8007564:	687f      	ldr	r7, [r7, #4]
 8007566:	e7b6      	b.n	80074d6 <_malloc_r+0x4a>
 8007568:	461a      	mov	r2, r3
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	42a3      	cmp	r3, r4
 800756e:	d1fb      	bne.n	8007568 <_malloc_r+0xdc>
 8007570:	2300      	movs	r3, #0
 8007572:	6053      	str	r3, [r2, #4]
 8007574:	e7de      	b.n	8007534 <_malloc_r+0xa8>
 8007576:	230c      	movs	r3, #12
 8007578:	6033      	str	r3, [r6, #0]
 800757a:	4630      	mov	r0, r6
 800757c:	f000 f80c 	bl	8007598 <__malloc_unlock>
 8007580:	e794      	b.n	80074ac <_malloc_r+0x20>
 8007582:	6005      	str	r5, [r0, #0]
 8007584:	e7d6      	b.n	8007534 <_malloc_r+0xa8>
 8007586:	bf00      	nop
 8007588:	20000504 	.word	0x20000504

0800758c <__malloc_lock>:
 800758c:	4801      	ldr	r0, [pc, #4]	@ (8007594 <__malloc_lock+0x8>)
 800758e:	f7ff bf0e 	b.w	80073ae <__retarget_lock_acquire_recursive>
 8007592:	bf00      	nop
 8007594:	200004fc 	.word	0x200004fc

08007598 <__malloc_unlock>:
 8007598:	4801      	ldr	r0, [pc, #4]	@ (80075a0 <__malloc_unlock+0x8>)
 800759a:	f7ff bf09 	b.w	80073b0 <__retarget_lock_release_recursive>
 800759e:	bf00      	nop
 80075a0:	200004fc 	.word	0x200004fc

080075a4 <__sfputc_r>:
 80075a4:	6893      	ldr	r3, [r2, #8]
 80075a6:	3b01      	subs	r3, #1
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	b410      	push	{r4}
 80075ac:	6093      	str	r3, [r2, #8]
 80075ae:	da08      	bge.n	80075c2 <__sfputc_r+0x1e>
 80075b0:	6994      	ldr	r4, [r2, #24]
 80075b2:	42a3      	cmp	r3, r4
 80075b4:	db01      	blt.n	80075ba <__sfputc_r+0x16>
 80075b6:	290a      	cmp	r1, #10
 80075b8:	d103      	bne.n	80075c2 <__sfputc_r+0x1e>
 80075ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075be:	f7ff bde8 	b.w	8007192 <__swbuf_r>
 80075c2:	6813      	ldr	r3, [r2, #0]
 80075c4:	1c58      	adds	r0, r3, #1
 80075c6:	6010      	str	r0, [r2, #0]
 80075c8:	7019      	strb	r1, [r3, #0]
 80075ca:	4608      	mov	r0, r1
 80075cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075d0:	4770      	bx	lr

080075d2 <__sfputs_r>:
 80075d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075d4:	4606      	mov	r6, r0
 80075d6:	460f      	mov	r7, r1
 80075d8:	4614      	mov	r4, r2
 80075da:	18d5      	adds	r5, r2, r3
 80075dc:	42ac      	cmp	r4, r5
 80075de:	d101      	bne.n	80075e4 <__sfputs_r+0x12>
 80075e0:	2000      	movs	r0, #0
 80075e2:	e007      	b.n	80075f4 <__sfputs_r+0x22>
 80075e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075e8:	463a      	mov	r2, r7
 80075ea:	4630      	mov	r0, r6
 80075ec:	f7ff ffda 	bl	80075a4 <__sfputc_r>
 80075f0:	1c43      	adds	r3, r0, #1
 80075f2:	d1f3      	bne.n	80075dc <__sfputs_r+0xa>
 80075f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075f8 <_vfiprintf_r>:
 80075f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075fc:	460d      	mov	r5, r1
 80075fe:	b09d      	sub	sp, #116	@ 0x74
 8007600:	4614      	mov	r4, r2
 8007602:	4698      	mov	r8, r3
 8007604:	4606      	mov	r6, r0
 8007606:	b118      	cbz	r0, 8007610 <_vfiprintf_r+0x18>
 8007608:	6a03      	ldr	r3, [r0, #32]
 800760a:	b90b      	cbnz	r3, 8007610 <_vfiprintf_r+0x18>
 800760c:	f7ff fcd8 	bl	8006fc0 <__sinit>
 8007610:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007612:	07d9      	lsls	r1, r3, #31
 8007614:	d405      	bmi.n	8007622 <_vfiprintf_r+0x2a>
 8007616:	89ab      	ldrh	r3, [r5, #12]
 8007618:	059a      	lsls	r2, r3, #22
 800761a:	d402      	bmi.n	8007622 <_vfiprintf_r+0x2a>
 800761c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800761e:	f7ff fec6 	bl	80073ae <__retarget_lock_acquire_recursive>
 8007622:	89ab      	ldrh	r3, [r5, #12]
 8007624:	071b      	lsls	r3, r3, #28
 8007626:	d501      	bpl.n	800762c <_vfiprintf_r+0x34>
 8007628:	692b      	ldr	r3, [r5, #16]
 800762a:	b99b      	cbnz	r3, 8007654 <_vfiprintf_r+0x5c>
 800762c:	4629      	mov	r1, r5
 800762e:	4630      	mov	r0, r6
 8007630:	f7ff fdee 	bl	8007210 <__swsetup_r>
 8007634:	b170      	cbz	r0, 8007654 <_vfiprintf_r+0x5c>
 8007636:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007638:	07dc      	lsls	r4, r3, #31
 800763a:	d504      	bpl.n	8007646 <_vfiprintf_r+0x4e>
 800763c:	f04f 30ff 	mov.w	r0, #4294967295
 8007640:	b01d      	add	sp, #116	@ 0x74
 8007642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007646:	89ab      	ldrh	r3, [r5, #12]
 8007648:	0598      	lsls	r0, r3, #22
 800764a:	d4f7      	bmi.n	800763c <_vfiprintf_r+0x44>
 800764c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800764e:	f7ff feaf 	bl	80073b0 <__retarget_lock_release_recursive>
 8007652:	e7f3      	b.n	800763c <_vfiprintf_r+0x44>
 8007654:	2300      	movs	r3, #0
 8007656:	9309      	str	r3, [sp, #36]	@ 0x24
 8007658:	2320      	movs	r3, #32
 800765a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800765e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007662:	2330      	movs	r3, #48	@ 0x30
 8007664:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007814 <_vfiprintf_r+0x21c>
 8007668:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800766c:	f04f 0901 	mov.w	r9, #1
 8007670:	4623      	mov	r3, r4
 8007672:	469a      	mov	sl, r3
 8007674:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007678:	b10a      	cbz	r2, 800767e <_vfiprintf_r+0x86>
 800767a:	2a25      	cmp	r2, #37	@ 0x25
 800767c:	d1f9      	bne.n	8007672 <_vfiprintf_r+0x7a>
 800767e:	ebba 0b04 	subs.w	fp, sl, r4
 8007682:	d00b      	beq.n	800769c <_vfiprintf_r+0xa4>
 8007684:	465b      	mov	r3, fp
 8007686:	4622      	mov	r2, r4
 8007688:	4629      	mov	r1, r5
 800768a:	4630      	mov	r0, r6
 800768c:	f7ff ffa1 	bl	80075d2 <__sfputs_r>
 8007690:	3001      	adds	r0, #1
 8007692:	f000 80a7 	beq.w	80077e4 <_vfiprintf_r+0x1ec>
 8007696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007698:	445a      	add	r2, fp
 800769a:	9209      	str	r2, [sp, #36]	@ 0x24
 800769c:	f89a 3000 	ldrb.w	r3, [sl]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f000 809f 	beq.w	80077e4 <_vfiprintf_r+0x1ec>
 80076a6:	2300      	movs	r3, #0
 80076a8:	f04f 32ff 	mov.w	r2, #4294967295
 80076ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076b0:	f10a 0a01 	add.w	sl, sl, #1
 80076b4:	9304      	str	r3, [sp, #16]
 80076b6:	9307      	str	r3, [sp, #28]
 80076b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80076be:	4654      	mov	r4, sl
 80076c0:	2205      	movs	r2, #5
 80076c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076c6:	4853      	ldr	r0, [pc, #332]	@ (8007814 <_vfiprintf_r+0x21c>)
 80076c8:	f7f8 fd8a 	bl	80001e0 <memchr>
 80076cc:	9a04      	ldr	r2, [sp, #16]
 80076ce:	b9d8      	cbnz	r0, 8007708 <_vfiprintf_r+0x110>
 80076d0:	06d1      	lsls	r1, r2, #27
 80076d2:	bf44      	itt	mi
 80076d4:	2320      	movmi	r3, #32
 80076d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076da:	0713      	lsls	r3, r2, #28
 80076dc:	bf44      	itt	mi
 80076de:	232b      	movmi	r3, #43	@ 0x2b
 80076e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076e4:	f89a 3000 	ldrb.w	r3, [sl]
 80076e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80076ea:	d015      	beq.n	8007718 <_vfiprintf_r+0x120>
 80076ec:	9a07      	ldr	r2, [sp, #28]
 80076ee:	4654      	mov	r4, sl
 80076f0:	2000      	movs	r0, #0
 80076f2:	f04f 0c0a 	mov.w	ip, #10
 80076f6:	4621      	mov	r1, r4
 80076f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076fc:	3b30      	subs	r3, #48	@ 0x30
 80076fe:	2b09      	cmp	r3, #9
 8007700:	d94b      	bls.n	800779a <_vfiprintf_r+0x1a2>
 8007702:	b1b0      	cbz	r0, 8007732 <_vfiprintf_r+0x13a>
 8007704:	9207      	str	r2, [sp, #28]
 8007706:	e014      	b.n	8007732 <_vfiprintf_r+0x13a>
 8007708:	eba0 0308 	sub.w	r3, r0, r8
 800770c:	fa09 f303 	lsl.w	r3, r9, r3
 8007710:	4313      	orrs	r3, r2
 8007712:	9304      	str	r3, [sp, #16]
 8007714:	46a2      	mov	sl, r4
 8007716:	e7d2      	b.n	80076be <_vfiprintf_r+0xc6>
 8007718:	9b03      	ldr	r3, [sp, #12]
 800771a:	1d19      	adds	r1, r3, #4
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	9103      	str	r1, [sp, #12]
 8007720:	2b00      	cmp	r3, #0
 8007722:	bfbb      	ittet	lt
 8007724:	425b      	neglt	r3, r3
 8007726:	f042 0202 	orrlt.w	r2, r2, #2
 800772a:	9307      	strge	r3, [sp, #28]
 800772c:	9307      	strlt	r3, [sp, #28]
 800772e:	bfb8      	it	lt
 8007730:	9204      	strlt	r2, [sp, #16]
 8007732:	7823      	ldrb	r3, [r4, #0]
 8007734:	2b2e      	cmp	r3, #46	@ 0x2e
 8007736:	d10a      	bne.n	800774e <_vfiprintf_r+0x156>
 8007738:	7863      	ldrb	r3, [r4, #1]
 800773a:	2b2a      	cmp	r3, #42	@ 0x2a
 800773c:	d132      	bne.n	80077a4 <_vfiprintf_r+0x1ac>
 800773e:	9b03      	ldr	r3, [sp, #12]
 8007740:	1d1a      	adds	r2, r3, #4
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	9203      	str	r2, [sp, #12]
 8007746:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800774a:	3402      	adds	r4, #2
 800774c:	9305      	str	r3, [sp, #20]
 800774e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007824 <_vfiprintf_r+0x22c>
 8007752:	7821      	ldrb	r1, [r4, #0]
 8007754:	2203      	movs	r2, #3
 8007756:	4650      	mov	r0, sl
 8007758:	f7f8 fd42 	bl	80001e0 <memchr>
 800775c:	b138      	cbz	r0, 800776e <_vfiprintf_r+0x176>
 800775e:	9b04      	ldr	r3, [sp, #16]
 8007760:	eba0 000a 	sub.w	r0, r0, sl
 8007764:	2240      	movs	r2, #64	@ 0x40
 8007766:	4082      	lsls	r2, r0
 8007768:	4313      	orrs	r3, r2
 800776a:	3401      	adds	r4, #1
 800776c:	9304      	str	r3, [sp, #16]
 800776e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007772:	4829      	ldr	r0, [pc, #164]	@ (8007818 <_vfiprintf_r+0x220>)
 8007774:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007778:	2206      	movs	r2, #6
 800777a:	f7f8 fd31 	bl	80001e0 <memchr>
 800777e:	2800      	cmp	r0, #0
 8007780:	d03f      	beq.n	8007802 <_vfiprintf_r+0x20a>
 8007782:	4b26      	ldr	r3, [pc, #152]	@ (800781c <_vfiprintf_r+0x224>)
 8007784:	bb1b      	cbnz	r3, 80077ce <_vfiprintf_r+0x1d6>
 8007786:	9b03      	ldr	r3, [sp, #12]
 8007788:	3307      	adds	r3, #7
 800778a:	f023 0307 	bic.w	r3, r3, #7
 800778e:	3308      	adds	r3, #8
 8007790:	9303      	str	r3, [sp, #12]
 8007792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007794:	443b      	add	r3, r7
 8007796:	9309      	str	r3, [sp, #36]	@ 0x24
 8007798:	e76a      	b.n	8007670 <_vfiprintf_r+0x78>
 800779a:	fb0c 3202 	mla	r2, ip, r2, r3
 800779e:	460c      	mov	r4, r1
 80077a0:	2001      	movs	r0, #1
 80077a2:	e7a8      	b.n	80076f6 <_vfiprintf_r+0xfe>
 80077a4:	2300      	movs	r3, #0
 80077a6:	3401      	adds	r4, #1
 80077a8:	9305      	str	r3, [sp, #20]
 80077aa:	4619      	mov	r1, r3
 80077ac:	f04f 0c0a 	mov.w	ip, #10
 80077b0:	4620      	mov	r0, r4
 80077b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077b6:	3a30      	subs	r2, #48	@ 0x30
 80077b8:	2a09      	cmp	r2, #9
 80077ba:	d903      	bls.n	80077c4 <_vfiprintf_r+0x1cc>
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d0c6      	beq.n	800774e <_vfiprintf_r+0x156>
 80077c0:	9105      	str	r1, [sp, #20]
 80077c2:	e7c4      	b.n	800774e <_vfiprintf_r+0x156>
 80077c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80077c8:	4604      	mov	r4, r0
 80077ca:	2301      	movs	r3, #1
 80077cc:	e7f0      	b.n	80077b0 <_vfiprintf_r+0x1b8>
 80077ce:	ab03      	add	r3, sp, #12
 80077d0:	9300      	str	r3, [sp, #0]
 80077d2:	462a      	mov	r2, r5
 80077d4:	4b12      	ldr	r3, [pc, #72]	@ (8007820 <_vfiprintf_r+0x228>)
 80077d6:	a904      	add	r1, sp, #16
 80077d8:	4630      	mov	r0, r6
 80077da:	f3af 8000 	nop.w
 80077de:	4607      	mov	r7, r0
 80077e0:	1c78      	adds	r0, r7, #1
 80077e2:	d1d6      	bne.n	8007792 <_vfiprintf_r+0x19a>
 80077e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077e6:	07d9      	lsls	r1, r3, #31
 80077e8:	d405      	bmi.n	80077f6 <_vfiprintf_r+0x1fe>
 80077ea:	89ab      	ldrh	r3, [r5, #12]
 80077ec:	059a      	lsls	r2, r3, #22
 80077ee:	d402      	bmi.n	80077f6 <_vfiprintf_r+0x1fe>
 80077f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077f2:	f7ff fddd 	bl	80073b0 <__retarget_lock_release_recursive>
 80077f6:	89ab      	ldrh	r3, [r5, #12]
 80077f8:	065b      	lsls	r3, r3, #25
 80077fa:	f53f af1f 	bmi.w	800763c <_vfiprintf_r+0x44>
 80077fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007800:	e71e      	b.n	8007640 <_vfiprintf_r+0x48>
 8007802:	ab03      	add	r3, sp, #12
 8007804:	9300      	str	r3, [sp, #0]
 8007806:	462a      	mov	r2, r5
 8007808:	4b05      	ldr	r3, [pc, #20]	@ (8007820 <_vfiprintf_r+0x228>)
 800780a:	a904      	add	r1, sp, #16
 800780c:	4630      	mov	r0, r6
 800780e:	f000 f879 	bl	8007904 <_printf_i>
 8007812:	e7e4      	b.n	80077de <_vfiprintf_r+0x1e6>
 8007814:	08007fd0 	.word	0x08007fd0
 8007818:	08007fda 	.word	0x08007fda
 800781c:	00000000 	.word	0x00000000
 8007820:	080075d3 	.word	0x080075d3
 8007824:	08007fd6 	.word	0x08007fd6

08007828 <_printf_common>:
 8007828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800782c:	4616      	mov	r6, r2
 800782e:	4698      	mov	r8, r3
 8007830:	688a      	ldr	r2, [r1, #8]
 8007832:	690b      	ldr	r3, [r1, #16]
 8007834:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007838:	4293      	cmp	r3, r2
 800783a:	bfb8      	it	lt
 800783c:	4613      	movlt	r3, r2
 800783e:	6033      	str	r3, [r6, #0]
 8007840:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007844:	4607      	mov	r7, r0
 8007846:	460c      	mov	r4, r1
 8007848:	b10a      	cbz	r2, 800784e <_printf_common+0x26>
 800784a:	3301      	adds	r3, #1
 800784c:	6033      	str	r3, [r6, #0]
 800784e:	6823      	ldr	r3, [r4, #0]
 8007850:	0699      	lsls	r1, r3, #26
 8007852:	bf42      	ittt	mi
 8007854:	6833      	ldrmi	r3, [r6, #0]
 8007856:	3302      	addmi	r3, #2
 8007858:	6033      	strmi	r3, [r6, #0]
 800785a:	6825      	ldr	r5, [r4, #0]
 800785c:	f015 0506 	ands.w	r5, r5, #6
 8007860:	d106      	bne.n	8007870 <_printf_common+0x48>
 8007862:	f104 0a19 	add.w	sl, r4, #25
 8007866:	68e3      	ldr	r3, [r4, #12]
 8007868:	6832      	ldr	r2, [r6, #0]
 800786a:	1a9b      	subs	r3, r3, r2
 800786c:	42ab      	cmp	r3, r5
 800786e:	dc26      	bgt.n	80078be <_printf_common+0x96>
 8007870:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007874:	6822      	ldr	r2, [r4, #0]
 8007876:	3b00      	subs	r3, #0
 8007878:	bf18      	it	ne
 800787a:	2301      	movne	r3, #1
 800787c:	0692      	lsls	r2, r2, #26
 800787e:	d42b      	bmi.n	80078d8 <_printf_common+0xb0>
 8007880:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007884:	4641      	mov	r1, r8
 8007886:	4638      	mov	r0, r7
 8007888:	47c8      	blx	r9
 800788a:	3001      	adds	r0, #1
 800788c:	d01e      	beq.n	80078cc <_printf_common+0xa4>
 800788e:	6823      	ldr	r3, [r4, #0]
 8007890:	6922      	ldr	r2, [r4, #16]
 8007892:	f003 0306 	and.w	r3, r3, #6
 8007896:	2b04      	cmp	r3, #4
 8007898:	bf02      	ittt	eq
 800789a:	68e5      	ldreq	r5, [r4, #12]
 800789c:	6833      	ldreq	r3, [r6, #0]
 800789e:	1aed      	subeq	r5, r5, r3
 80078a0:	68a3      	ldr	r3, [r4, #8]
 80078a2:	bf0c      	ite	eq
 80078a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078a8:	2500      	movne	r5, #0
 80078aa:	4293      	cmp	r3, r2
 80078ac:	bfc4      	itt	gt
 80078ae:	1a9b      	subgt	r3, r3, r2
 80078b0:	18ed      	addgt	r5, r5, r3
 80078b2:	2600      	movs	r6, #0
 80078b4:	341a      	adds	r4, #26
 80078b6:	42b5      	cmp	r5, r6
 80078b8:	d11a      	bne.n	80078f0 <_printf_common+0xc8>
 80078ba:	2000      	movs	r0, #0
 80078bc:	e008      	b.n	80078d0 <_printf_common+0xa8>
 80078be:	2301      	movs	r3, #1
 80078c0:	4652      	mov	r2, sl
 80078c2:	4641      	mov	r1, r8
 80078c4:	4638      	mov	r0, r7
 80078c6:	47c8      	blx	r9
 80078c8:	3001      	adds	r0, #1
 80078ca:	d103      	bne.n	80078d4 <_printf_common+0xac>
 80078cc:	f04f 30ff 	mov.w	r0, #4294967295
 80078d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078d4:	3501      	adds	r5, #1
 80078d6:	e7c6      	b.n	8007866 <_printf_common+0x3e>
 80078d8:	18e1      	adds	r1, r4, r3
 80078da:	1c5a      	adds	r2, r3, #1
 80078dc:	2030      	movs	r0, #48	@ 0x30
 80078de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80078e2:	4422      	add	r2, r4
 80078e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80078e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80078ec:	3302      	adds	r3, #2
 80078ee:	e7c7      	b.n	8007880 <_printf_common+0x58>
 80078f0:	2301      	movs	r3, #1
 80078f2:	4622      	mov	r2, r4
 80078f4:	4641      	mov	r1, r8
 80078f6:	4638      	mov	r0, r7
 80078f8:	47c8      	blx	r9
 80078fa:	3001      	adds	r0, #1
 80078fc:	d0e6      	beq.n	80078cc <_printf_common+0xa4>
 80078fe:	3601      	adds	r6, #1
 8007900:	e7d9      	b.n	80078b6 <_printf_common+0x8e>
	...

08007904 <_printf_i>:
 8007904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007908:	7e0f      	ldrb	r7, [r1, #24]
 800790a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800790c:	2f78      	cmp	r7, #120	@ 0x78
 800790e:	4691      	mov	r9, r2
 8007910:	4680      	mov	r8, r0
 8007912:	460c      	mov	r4, r1
 8007914:	469a      	mov	sl, r3
 8007916:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800791a:	d807      	bhi.n	800792c <_printf_i+0x28>
 800791c:	2f62      	cmp	r7, #98	@ 0x62
 800791e:	d80a      	bhi.n	8007936 <_printf_i+0x32>
 8007920:	2f00      	cmp	r7, #0
 8007922:	f000 80d2 	beq.w	8007aca <_printf_i+0x1c6>
 8007926:	2f58      	cmp	r7, #88	@ 0x58
 8007928:	f000 80b9 	beq.w	8007a9e <_printf_i+0x19a>
 800792c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007930:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007934:	e03a      	b.n	80079ac <_printf_i+0xa8>
 8007936:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800793a:	2b15      	cmp	r3, #21
 800793c:	d8f6      	bhi.n	800792c <_printf_i+0x28>
 800793e:	a101      	add	r1, pc, #4	@ (adr r1, 8007944 <_printf_i+0x40>)
 8007940:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007944:	0800799d 	.word	0x0800799d
 8007948:	080079b1 	.word	0x080079b1
 800794c:	0800792d 	.word	0x0800792d
 8007950:	0800792d 	.word	0x0800792d
 8007954:	0800792d 	.word	0x0800792d
 8007958:	0800792d 	.word	0x0800792d
 800795c:	080079b1 	.word	0x080079b1
 8007960:	0800792d 	.word	0x0800792d
 8007964:	0800792d 	.word	0x0800792d
 8007968:	0800792d 	.word	0x0800792d
 800796c:	0800792d 	.word	0x0800792d
 8007970:	08007ab1 	.word	0x08007ab1
 8007974:	080079db 	.word	0x080079db
 8007978:	08007a6b 	.word	0x08007a6b
 800797c:	0800792d 	.word	0x0800792d
 8007980:	0800792d 	.word	0x0800792d
 8007984:	08007ad3 	.word	0x08007ad3
 8007988:	0800792d 	.word	0x0800792d
 800798c:	080079db 	.word	0x080079db
 8007990:	0800792d 	.word	0x0800792d
 8007994:	0800792d 	.word	0x0800792d
 8007998:	08007a73 	.word	0x08007a73
 800799c:	6833      	ldr	r3, [r6, #0]
 800799e:	1d1a      	adds	r2, r3, #4
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	6032      	str	r2, [r6, #0]
 80079a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80079ac:	2301      	movs	r3, #1
 80079ae:	e09d      	b.n	8007aec <_printf_i+0x1e8>
 80079b0:	6833      	ldr	r3, [r6, #0]
 80079b2:	6820      	ldr	r0, [r4, #0]
 80079b4:	1d19      	adds	r1, r3, #4
 80079b6:	6031      	str	r1, [r6, #0]
 80079b8:	0606      	lsls	r6, r0, #24
 80079ba:	d501      	bpl.n	80079c0 <_printf_i+0xbc>
 80079bc:	681d      	ldr	r5, [r3, #0]
 80079be:	e003      	b.n	80079c8 <_printf_i+0xc4>
 80079c0:	0645      	lsls	r5, r0, #25
 80079c2:	d5fb      	bpl.n	80079bc <_printf_i+0xb8>
 80079c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80079c8:	2d00      	cmp	r5, #0
 80079ca:	da03      	bge.n	80079d4 <_printf_i+0xd0>
 80079cc:	232d      	movs	r3, #45	@ 0x2d
 80079ce:	426d      	negs	r5, r5
 80079d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079d4:	4859      	ldr	r0, [pc, #356]	@ (8007b3c <_printf_i+0x238>)
 80079d6:	230a      	movs	r3, #10
 80079d8:	e011      	b.n	80079fe <_printf_i+0xfa>
 80079da:	6821      	ldr	r1, [r4, #0]
 80079dc:	6833      	ldr	r3, [r6, #0]
 80079de:	0608      	lsls	r0, r1, #24
 80079e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80079e4:	d402      	bmi.n	80079ec <_printf_i+0xe8>
 80079e6:	0649      	lsls	r1, r1, #25
 80079e8:	bf48      	it	mi
 80079ea:	b2ad      	uxthmi	r5, r5
 80079ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80079ee:	4853      	ldr	r0, [pc, #332]	@ (8007b3c <_printf_i+0x238>)
 80079f0:	6033      	str	r3, [r6, #0]
 80079f2:	bf14      	ite	ne
 80079f4:	230a      	movne	r3, #10
 80079f6:	2308      	moveq	r3, #8
 80079f8:	2100      	movs	r1, #0
 80079fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80079fe:	6866      	ldr	r6, [r4, #4]
 8007a00:	60a6      	str	r6, [r4, #8]
 8007a02:	2e00      	cmp	r6, #0
 8007a04:	bfa2      	ittt	ge
 8007a06:	6821      	ldrge	r1, [r4, #0]
 8007a08:	f021 0104 	bicge.w	r1, r1, #4
 8007a0c:	6021      	strge	r1, [r4, #0]
 8007a0e:	b90d      	cbnz	r5, 8007a14 <_printf_i+0x110>
 8007a10:	2e00      	cmp	r6, #0
 8007a12:	d04b      	beq.n	8007aac <_printf_i+0x1a8>
 8007a14:	4616      	mov	r6, r2
 8007a16:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a1a:	fb03 5711 	mls	r7, r3, r1, r5
 8007a1e:	5dc7      	ldrb	r7, [r0, r7]
 8007a20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a24:	462f      	mov	r7, r5
 8007a26:	42bb      	cmp	r3, r7
 8007a28:	460d      	mov	r5, r1
 8007a2a:	d9f4      	bls.n	8007a16 <_printf_i+0x112>
 8007a2c:	2b08      	cmp	r3, #8
 8007a2e:	d10b      	bne.n	8007a48 <_printf_i+0x144>
 8007a30:	6823      	ldr	r3, [r4, #0]
 8007a32:	07df      	lsls	r7, r3, #31
 8007a34:	d508      	bpl.n	8007a48 <_printf_i+0x144>
 8007a36:	6923      	ldr	r3, [r4, #16]
 8007a38:	6861      	ldr	r1, [r4, #4]
 8007a3a:	4299      	cmp	r1, r3
 8007a3c:	bfde      	ittt	le
 8007a3e:	2330      	movle	r3, #48	@ 0x30
 8007a40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a44:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a48:	1b92      	subs	r2, r2, r6
 8007a4a:	6122      	str	r2, [r4, #16]
 8007a4c:	f8cd a000 	str.w	sl, [sp]
 8007a50:	464b      	mov	r3, r9
 8007a52:	aa03      	add	r2, sp, #12
 8007a54:	4621      	mov	r1, r4
 8007a56:	4640      	mov	r0, r8
 8007a58:	f7ff fee6 	bl	8007828 <_printf_common>
 8007a5c:	3001      	adds	r0, #1
 8007a5e:	d14a      	bne.n	8007af6 <_printf_i+0x1f2>
 8007a60:	f04f 30ff 	mov.w	r0, #4294967295
 8007a64:	b004      	add	sp, #16
 8007a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a6a:	6823      	ldr	r3, [r4, #0]
 8007a6c:	f043 0320 	orr.w	r3, r3, #32
 8007a70:	6023      	str	r3, [r4, #0]
 8007a72:	4833      	ldr	r0, [pc, #204]	@ (8007b40 <_printf_i+0x23c>)
 8007a74:	2778      	movs	r7, #120	@ 0x78
 8007a76:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a7a:	6823      	ldr	r3, [r4, #0]
 8007a7c:	6831      	ldr	r1, [r6, #0]
 8007a7e:	061f      	lsls	r7, r3, #24
 8007a80:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a84:	d402      	bmi.n	8007a8c <_printf_i+0x188>
 8007a86:	065f      	lsls	r7, r3, #25
 8007a88:	bf48      	it	mi
 8007a8a:	b2ad      	uxthmi	r5, r5
 8007a8c:	6031      	str	r1, [r6, #0]
 8007a8e:	07d9      	lsls	r1, r3, #31
 8007a90:	bf44      	itt	mi
 8007a92:	f043 0320 	orrmi.w	r3, r3, #32
 8007a96:	6023      	strmi	r3, [r4, #0]
 8007a98:	b11d      	cbz	r5, 8007aa2 <_printf_i+0x19e>
 8007a9a:	2310      	movs	r3, #16
 8007a9c:	e7ac      	b.n	80079f8 <_printf_i+0xf4>
 8007a9e:	4827      	ldr	r0, [pc, #156]	@ (8007b3c <_printf_i+0x238>)
 8007aa0:	e7e9      	b.n	8007a76 <_printf_i+0x172>
 8007aa2:	6823      	ldr	r3, [r4, #0]
 8007aa4:	f023 0320 	bic.w	r3, r3, #32
 8007aa8:	6023      	str	r3, [r4, #0]
 8007aaa:	e7f6      	b.n	8007a9a <_printf_i+0x196>
 8007aac:	4616      	mov	r6, r2
 8007aae:	e7bd      	b.n	8007a2c <_printf_i+0x128>
 8007ab0:	6833      	ldr	r3, [r6, #0]
 8007ab2:	6825      	ldr	r5, [r4, #0]
 8007ab4:	6961      	ldr	r1, [r4, #20]
 8007ab6:	1d18      	adds	r0, r3, #4
 8007ab8:	6030      	str	r0, [r6, #0]
 8007aba:	062e      	lsls	r6, r5, #24
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	d501      	bpl.n	8007ac4 <_printf_i+0x1c0>
 8007ac0:	6019      	str	r1, [r3, #0]
 8007ac2:	e002      	b.n	8007aca <_printf_i+0x1c6>
 8007ac4:	0668      	lsls	r0, r5, #25
 8007ac6:	d5fb      	bpl.n	8007ac0 <_printf_i+0x1bc>
 8007ac8:	8019      	strh	r1, [r3, #0]
 8007aca:	2300      	movs	r3, #0
 8007acc:	6123      	str	r3, [r4, #16]
 8007ace:	4616      	mov	r6, r2
 8007ad0:	e7bc      	b.n	8007a4c <_printf_i+0x148>
 8007ad2:	6833      	ldr	r3, [r6, #0]
 8007ad4:	1d1a      	adds	r2, r3, #4
 8007ad6:	6032      	str	r2, [r6, #0]
 8007ad8:	681e      	ldr	r6, [r3, #0]
 8007ada:	6862      	ldr	r2, [r4, #4]
 8007adc:	2100      	movs	r1, #0
 8007ade:	4630      	mov	r0, r6
 8007ae0:	f7f8 fb7e 	bl	80001e0 <memchr>
 8007ae4:	b108      	cbz	r0, 8007aea <_printf_i+0x1e6>
 8007ae6:	1b80      	subs	r0, r0, r6
 8007ae8:	6060      	str	r0, [r4, #4]
 8007aea:	6863      	ldr	r3, [r4, #4]
 8007aec:	6123      	str	r3, [r4, #16]
 8007aee:	2300      	movs	r3, #0
 8007af0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007af4:	e7aa      	b.n	8007a4c <_printf_i+0x148>
 8007af6:	6923      	ldr	r3, [r4, #16]
 8007af8:	4632      	mov	r2, r6
 8007afa:	4649      	mov	r1, r9
 8007afc:	4640      	mov	r0, r8
 8007afe:	47d0      	blx	sl
 8007b00:	3001      	adds	r0, #1
 8007b02:	d0ad      	beq.n	8007a60 <_printf_i+0x15c>
 8007b04:	6823      	ldr	r3, [r4, #0]
 8007b06:	079b      	lsls	r3, r3, #30
 8007b08:	d413      	bmi.n	8007b32 <_printf_i+0x22e>
 8007b0a:	68e0      	ldr	r0, [r4, #12]
 8007b0c:	9b03      	ldr	r3, [sp, #12]
 8007b0e:	4298      	cmp	r0, r3
 8007b10:	bfb8      	it	lt
 8007b12:	4618      	movlt	r0, r3
 8007b14:	e7a6      	b.n	8007a64 <_printf_i+0x160>
 8007b16:	2301      	movs	r3, #1
 8007b18:	4632      	mov	r2, r6
 8007b1a:	4649      	mov	r1, r9
 8007b1c:	4640      	mov	r0, r8
 8007b1e:	47d0      	blx	sl
 8007b20:	3001      	adds	r0, #1
 8007b22:	d09d      	beq.n	8007a60 <_printf_i+0x15c>
 8007b24:	3501      	adds	r5, #1
 8007b26:	68e3      	ldr	r3, [r4, #12]
 8007b28:	9903      	ldr	r1, [sp, #12]
 8007b2a:	1a5b      	subs	r3, r3, r1
 8007b2c:	42ab      	cmp	r3, r5
 8007b2e:	dcf2      	bgt.n	8007b16 <_printf_i+0x212>
 8007b30:	e7eb      	b.n	8007b0a <_printf_i+0x206>
 8007b32:	2500      	movs	r5, #0
 8007b34:	f104 0619 	add.w	r6, r4, #25
 8007b38:	e7f5      	b.n	8007b26 <_printf_i+0x222>
 8007b3a:	bf00      	nop
 8007b3c:	08007fe1 	.word	0x08007fe1
 8007b40:	08007ff2 	.word	0x08007ff2

08007b44 <__sflush_r>:
 8007b44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b4c:	0716      	lsls	r6, r2, #28
 8007b4e:	4605      	mov	r5, r0
 8007b50:	460c      	mov	r4, r1
 8007b52:	d454      	bmi.n	8007bfe <__sflush_r+0xba>
 8007b54:	684b      	ldr	r3, [r1, #4]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	dc02      	bgt.n	8007b60 <__sflush_r+0x1c>
 8007b5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	dd48      	ble.n	8007bf2 <__sflush_r+0xae>
 8007b60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b62:	2e00      	cmp	r6, #0
 8007b64:	d045      	beq.n	8007bf2 <__sflush_r+0xae>
 8007b66:	2300      	movs	r3, #0
 8007b68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b6c:	682f      	ldr	r7, [r5, #0]
 8007b6e:	6a21      	ldr	r1, [r4, #32]
 8007b70:	602b      	str	r3, [r5, #0]
 8007b72:	d030      	beq.n	8007bd6 <__sflush_r+0x92>
 8007b74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b76:	89a3      	ldrh	r3, [r4, #12]
 8007b78:	0759      	lsls	r1, r3, #29
 8007b7a:	d505      	bpl.n	8007b88 <__sflush_r+0x44>
 8007b7c:	6863      	ldr	r3, [r4, #4]
 8007b7e:	1ad2      	subs	r2, r2, r3
 8007b80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b82:	b10b      	cbz	r3, 8007b88 <__sflush_r+0x44>
 8007b84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b86:	1ad2      	subs	r2, r2, r3
 8007b88:	2300      	movs	r3, #0
 8007b8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b8c:	6a21      	ldr	r1, [r4, #32]
 8007b8e:	4628      	mov	r0, r5
 8007b90:	47b0      	blx	r6
 8007b92:	1c43      	adds	r3, r0, #1
 8007b94:	89a3      	ldrh	r3, [r4, #12]
 8007b96:	d106      	bne.n	8007ba6 <__sflush_r+0x62>
 8007b98:	6829      	ldr	r1, [r5, #0]
 8007b9a:	291d      	cmp	r1, #29
 8007b9c:	d82b      	bhi.n	8007bf6 <__sflush_r+0xb2>
 8007b9e:	4a2a      	ldr	r2, [pc, #168]	@ (8007c48 <__sflush_r+0x104>)
 8007ba0:	410a      	asrs	r2, r1
 8007ba2:	07d6      	lsls	r6, r2, #31
 8007ba4:	d427      	bmi.n	8007bf6 <__sflush_r+0xb2>
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	6062      	str	r2, [r4, #4]
 8007baa:	04d9      	lsls	r1, r3, #19
 8007bac:	6922      	ldr	r2, [r4, #16]
 8007bae:	6022      	str	r2, [r4, #0]
 8007bb0:	d504      	bpl.n	8007bbc <__sflush_r+0x78>
 8007bb2:	1c42      	adds	r2, r0, #1
 8007bb4:	d101      	bne.n	8007bba <__sflush_r+0x76>
 8007bb6:	682b      	ldr	r3, [r5, #0]
 8007bb8:	b903      	cbnz	r3, 8007bbc <__sflush_r+0x78>
 8007bba:	6560      	str	r0, [r4, #84]	@ 0x54
 8007bbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bbe:	602f      	str	r7, [r5, #0]
 8007bc0:	b1b9      	cbz	r1, 8007bf2 <__sflush_r+0xae>
 8007bc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007bc6:	4299      	cmp	r1, r3
 8007bc8:	d002      	beq.n	8007bd0 <__sflush_r+0x8c>
 8007bca:	4628      	mov	r0, r5
 8007bcc:	f7ff fbf2 	bl	80073b4 <_free_r>
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bd4:	e00d      	b.n	8007bf2 <__sflush_r+0xae>
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	4628      	mov	r0, r5
 8007bda:	47b0      	blx	r6
 8007bdc:	4602      	mov	r2, r0
 8007bde:	1c50      	adds	r0, r2, #1
 8007be0:	d1c9      	bne.n	8007b76 <__sflush_r+0x32>
 8007be2:	682b      	ldr	r3, [r5, #0]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d0c6      	beq.n	8007b76 <__sflush_r+0x32>
 8007be8:	2b1d      	cmp	r3, #29
 8007bea:	d001      	beq.n	8007bf0 <__sflush_r+0xac>
 8007bec:	2b16      	cmp	r3, #22
 8007bee:	d11e      	bne.n	8007c2e <__sflush_r+0xea>
 8007bf0:	602f      	str	r7, [r5, #0]
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	e022      	b.n	8007c3c <__sflush_r+0xf8>
 8007bf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bfa:	b21b      	sxth	r3, r3
 8007bfc:	e01b      	b.n	8007c36 <__sflush_r+0xf2>
 8007bfe:	690f      	ldr	r7, [r1, #16]
 8007c00:	2f00      	cmp	r7, #0
 8007c02:	d0f6      	beq.n	8007bf2 <__sflush_r+0xae>
 8007c04:	0793      	lsls	r3, r2, #30
 8007c06:	680e      	ldr	r6, [r1, #0]
 8007c08:	bf08      	it	eq
 8007c0a:	694b      	ldreq	r3, [r1, #20]
 8007c0c:	600f      	str	r7, [r1, #0]
 8007c0e:	bf18      	it	ne
 8007c10:	2300      	movne	r3, #0
 8007c12:	eba6 0807 	sub.w	r8, r6, r7
 8007c16:	608b      	str	r3, [r1, #8]
 8007c18:	f1b8 0f00 	cmp.w	r8, #0
 8007c1c:	dde9      	ble.n	8007bf2 <__sflush_r+0xae>
 8007c1e:	6a21      	ldr	r1, [r4, #32]
 8007c20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007c22:	4643      	mov	r3, r8
 8007c24:	463a      	mov	r2, r7
 8007c26:	4628      	mov	r0, r5
 8007c28:	47b0      	blx	r6
 8007c2a:	2800      	cmp	r0, #0
 8007c2c:	dc08      	bgt.n	8007c40 <__sflush_r+0xfc>
 8007c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c36:	81a3      	strh	r3, [r4, #12]
 8007c38:	f04f 30ff 	mov.w	r0, #4294967295
 8007c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c40:	4407      	add	r7, r0
 8007c42:	eba8 0800 	sub.w	r8, r8, r0
 8007c46:	e7e7      	b.n	8007c18 <__sflush_r+0xd4>
 8007c48:	dfbffffe 	.word	0xdfbffffe

08007c4c <_fflush_r>:
 8007c4c:	b538      	push	{r3, r4, r5, lr}
 8007c4e:	690b      	ldr	r3, [r1, #16]
 8007c50:	4605      	mov	r5, r0
 8007c52:	460c      	mov	r4, r1
 8007c54:	b913      	cbnz	r3, 8007c5c <_fflush_r+0x10>
 8007c56:	2500      	movs	r5, #0
 8007c58:	4628      	mov	r0, r5
 8007c5a:	bd38      	pop	{r3, r4, r5, pc}
 8007c5c:	b118      	cbz	r0, 8007c66 <_fflush_r+0x1a>
 8007c5e:	6a03      	ldr	r3, [r0, #32]
 8007c60:	b90b      	cbnz	r3, 8007c66 <_fflush_r+0x1a>
 8007c62:	f7ff f9ad 	bl	8006fc0 <__sinit>
 8007c66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d0f3      	beq.n	8007c56 <_fflush_r+0xa>
 8007c6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c70:	07d0      	lsls	r0, r2, #31
 8007c72:	d404      	bmi.n	8007c7e <_fflush_r+0x32>
 8007c74:	0599      	lsls	r1, r3, #22
 8007c76:	d402      	bmi.n	8007c7e <_fflush_r+0x32>
 8007c78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c7a:	f7ff fb98 	bl	80073ae <__retarget_lock_acquire_recursive>
 8007c7e:	4628      	mov	r0, r5
 8007c80:	4621      	mov	r1, r4
 8007c82:	f7ff ff5f 	bl	8007b44 <__sflush_r>
 8007c86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c88:	07da      	lsls	r2, r3, #31
 8007c8a:	4605      	mov	r5, r0
 8007c8c:	d4e4      	bmi.n	8007c58 <_fflush_r+0xc>
 8007c8e:	89a3      	ldrh	r3, [r4, #12]
 8007c90:	059b      	lsls	r3, r3, #22
 8007c92:	d4e1      	bmi.n	8007c58 <_fflush_r+0xc>
 8007c94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c96:	f7ff fb8b 	bl	80073b0 <__retarget_lock_release_recursive>
 8007c9a:	e7dd      	b.n	8007c58 <_fflush_r+0xc>

08007c9c <__swhatbuf_r>:
 8007c9c:	b570      	push	{r4, r5, r6, lr}
 8007c9e:	460c      	mov	r4, r1
 8007ca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ca4:	2900      	cmp	r1, #0
 8007ca6:	b096      	sub	sp, #88	@ 0x58
 8007ca8:	4615      	mov	r5, r2
 8007caa:	461e      	mov	r6, r3
 8007cac:	da0d      	bge.n	8007cca <__swhatbuf_r+0x2e>
 8007cae:	89a3      	ldrh	r3, [r4, #12]
 8007cb0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007cb4:	f04f 0100 	mov.w	r1, #0
 8007cb8:	bf14      	ite	ne
 8007cba:	2340      	movne	r3, #64	@ 0x40
 8007cbc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007cc0:	2000      	movs	r0, #0
 8007cc2:	6031      	str	r1, [r6, #0]
 8007cc4:	602b      	str	r3, [r5, #0]
 8007cc6:	b016      	add	sp, #88	@ 0x58
 8007cc8:	bd70      	pop	{r4, r5, r6, pc}
 8007cca:	466a      	mov	r2, sp
 8007ccc:	f000 f848 	bl	8007d60 <_fstat_r>
 8007cd0:	2800      	cmp	r0, #0
 8007cd2:	dbec      	blt.n	8007cae <__swhatbuf_r+0x12>
 8007cd4:	9901      	ldr	r1, [sp, #4]
 8007cd6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007cda:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007cde:	4259      	negs	r1, r3
 8007ce0:	4159      	adcs	r1, r3
 8007ce2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ce6:	e7eb      	b.n	8007cc0 <__swhatbuf_r+0x24>

08007ce8 <__smakebuf_r>:
 8007ce8:	898b      	ldrh	r3, [r1, #12]
 8007cea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cec:	079d      	lsls	r5, r3, #30
 8007cee:	4606      	mov	r6, r0
 8007cf0:	460c      	mov	r4, r1
 8007cf2:	d507      	bpl.n	8007d04 <__smakebuf_r+0x1c>
 8007cf4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007cf8:	6023      	str	r3, [r4, #0]
 8007cfa:	6123      	str	r3, [r4, #16]
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	6163      	str	r3, [r4, #20]
 8007d00:	b003      	add	sp, #12
 8007d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d04:	ab01      	add	r3, sp, #4
 8007d06:	466a      	mov	r2, sp
 8007d08:	f7ff ffc8 	bl	8007c9c <__swhatbuf_r>
 8007d0c:	9f00      	ldr	r7, [sp, #0]
 8007d0e:	4605      	mov	r5, r0
 8007d10:	4639      	mov	r1, r7
 8007d12:	4630      	mov	r0, r6
 8007d14:	f7ff fbba 	bl	800748c <_malloc_r>
 8007d18:	b948      	cbnz	r0, 8007d2e <__smakebuf_r+0x46>
 8007d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d1e:	059a      	lsls	r2, r3, #22
 8007d20:	d4ee      	bmi.n	8007d00 <__smakebuf_r+0x18>
 8007d22:	f023 0303 	bic.w	r3, r3, #3
 8007d26:	f043 0302 	orr.w	r3, r3, #2
 8007d2a:	81a3      	strh	r3, [r4, #12]
 8007d2c:	e7e2      	b.n	8007cf4 <__smakebuf_r+0xc>
 8007d2e:	89a3      	ldrh	r3, [r4, #12]
 8007d30:	6020      	str	r0, [r4, #0]
 8007d32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d36:	81a3      	strh	r3, [r4, #12]
 8007d38:	9b01      	ldr	r3, [sp, #4]
 8007d3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d3e:	b15b      	cbz	r3, 8007d58 <__smakebuf_r+0x70>
 8007d40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d44:	4630      	mov	r0, r6
 8007d46:	f000 f81d 	bl	8007d84 <_isatty_r>
 8007d4a:	b128      	cbz	r0, 8007d58 <__smakebuf_r+0x70>
 8007d4c:	89a3      	ldrh	r3, [r4, #12]
 8007d4e:	f023 0303 	bic.w	r3, r3, #3
 8007d52:	f043 0301 	orr.w	r3, r3, #1
 8007d56:	81a3      	strh	r3, [r4, #12]
 8007d58:	89a3      	ldrh	r3, [r4, #12]
 8007d5a:	431d      	orrs	r5, r3
 8007d5c:	81a5      	strh	r5, [r4, #12]
 8007d5e:	e7cf      	b.n	8007d00 <__smakebuf_r+0x18>

08007d60 <_fstat_r>:
 8007d60:	b538      	push	{r3, r4, r5, lr}
 8007d62:	4d07      	ldr	r5, [pc, #28]	@ (8007d80 <_fstat_r+0x20>)
 8007d64:	2300      	movs	r3, #0
 8007d66:	4604      	mov	r4, r0
 8007d68:	4608      	mov	r0, r1
 8007d6a:	4611      	mov	r1, r2
 8007d6c:	602b      	str	r3, [r5, #0]
 8007d6e:	f7fb f9fd 	bl	800316c <_fstat>
 8007d72:	1c43      	adds	r3, r0, #1
 8007d74:	d102      	bne.n	8007d7c <_fstat_r+0x1c>
 8007d76:	682b      	ldr	r3, [r5, #0]
 8007d78:	b103      	cbz	r3, 8007d7c <_fstat_r+0x1c>
 8007d7a:	6023      	str	r3, [r4, #0]
 8007d7c:	bd38      	pop	{r3, r4, r5, pc}
 8007d7e:	bf00      	nop
 8007d80:	200004f8 	.word	0x200004f8

08007d84 <_isatty_r>:
 8007d84:	b538      	push	{r3, r4, r5, lr}
 8007d86:	4d06      	ldr	r5, [pc, #24]	@ (8007da0 <_isatty_r+0x1c>)
 8007d88:	2300      	movs	r3, #0
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	4608      	mov	r0, r1
 8007d8e:	602b      	str	r3, [r5, #0]
 8007d90:	f7fb f9fc 	bl	800318c <_isatty>
 8007d94:	1c43      	adds	r3, r0, #1
 8007d96:	d102      	bne.n	8007d9e <_isatty_r+0x1a>
 8007d98:	682b      	ldr	r3, [r5, #0]
 8007d9a:	b103      	cbz	r3, 8007d9e <_isatty_r+0x1a>
 8007d9c:	6023      	str	r3, [r4, #0]
 8007d9e:	bd38      	pop	{r3, r4, r5, pc}
 8007da0:	200004f8 	.word	0x200004f8

08007da4 <_sbrk_r>:
 8007da4:	b538      	push	{r3, r4, r5, lr}
 8007da6:	4d06      	ldr	r5, [pc, #24]	@ (8007dc0 <_sbrk_r+0x1c>)
 8007da8:	2300      	movs	r3, #0
 8007daa:	4604      	mov	r4, r0
 8007dac:	4608      	mov	r0, r1
 8007dae:	602b      	str	r3, [r5, #0]
 8007db0:	f7fb fa04 	bl	80031bc <_sbrk>
 8007db4:	1c43      	adds	r3, r0, #1
 8007db6:	d102      	bne.n	8007dbe <_sbrk_r+0x1a>
 8007db8:	682b      	ldr	r3, [r5, #0]
 8007dba:	b103      	cbz	r3, 8007dbe <_sbrk_r+0x1a>
 8007dbc:	6023      	str	r3, [r4, #0]
 8007dbe:	bd38      	pop	{r3, r4, r5, pc}
 8007dc0:	200004f8 	.word	0x200004f8

08007dc4 <_init>:
 8007dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dc6:	bf00      	nop
 8007dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dca:	bc08      	pop	{r3}
 8007dcc:	469e      	mov	lr, r3
 8007dce:	4770      	bx	lr

08007dd0 <_fini>:
 8007dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dd2:	bf00      	nop
 8007dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dd6:	bc08      	pop	{r3}
 8007dd8:	469e      	mov	lr, r3
 8007dda:	4770      	bx	lr
