{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706552979409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706552979410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 13:29:39 2024 " "Processing started: Mon Jan 29 13:29:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706552979410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706552979410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706552979410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706552979998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706552979998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706552988917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706552988917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706552988921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706552988921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/and_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706552988925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706552988925 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_gate_tb.v(38) " "Verilog HDL information at and_gate_tb.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "and_gate_tb.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/and_gate_tb.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1706552988929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_tb " "Found entity 1: and_gate_tb" {  } { { "and_gate_tb.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/and_gate_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706552988930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706552988930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R0in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R1in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R2in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R3in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R4in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R5in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R6in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R7in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R8in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R9in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R10in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R11in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R12in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R13in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R14in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in Bus.v(14) " "Verilog HDL Implicit Net warning at Bus.v(14): created implicit net for \"R15in\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin Bus.v(15) " "Verilog HDL Implicit Net warning at Bus.v(15): created implicit net for \"HIin\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin Bus.v(15) " "Verilog HDL Implicit Net warning at Bus.v(15): created implicit net for \"LOin\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zlowin Bus.v(15) " "Verilog HDL Implicit Net warning at Bus.v(15): created implicit net for \"Zlowin\"" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInPC Datapath.v(40) " "Verilog HDL Implicit Net warning at Datapath.v(40): created implicit net for \"busInPC\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMAR Datapath.v(42) " "Verilog HDL Implicit Net warning at Datapath.v(42): created implicit net for \"busInMAR\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMDR Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"busInMDR\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRread Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"MDRread\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "YData Datapath.v(47) " "Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for \"YData\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInZ Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"busInZ\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZReg Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZReg\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLowout Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZLowout\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHighout Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZHighout\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"A\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxOut Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"BusMuxOut\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zregin Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"zregin\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rzin Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"Rzin\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRz Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"BusMuxInRz\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Pout\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "In_Portout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"In_Portout\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Cout\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pin Datapath.v(60) " "Verilog HDL Implicit Net warning at Datapath.v(60): created implicit net for \"Pin\"" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Datapath.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Zlowin Bus.v(6) " "Verilog HDL error at Bus.v(6): object \"Zlowin\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "In_portOut Bus.v(10) " "Verilog HDL error at Bus.v(10): object \"In_portOut\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "20 mux Bus.v(15) " "SystemVerilog error at Bus.v(15): can't resolve aggregate expression in connection to port 20 on instance \"mux\" because the instance has no module binding" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 15 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "21 mux Bus.v(15) " "SystemVerilog error at Bus.v(15): can't resolve aggregate expression in connection to port 21 on instance \"mux\" because the instance has no module binding" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 15 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "22 mux Bus.v(15) " "SystemVerilog error at Bus.v(15): can't resolve aggregate expression in connection to port 22 on instance \"mux\" because the instance has no module binding" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 15 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "23 mux Bus.v(15) " "SystemVerilog error at Bus.v(15): can't resolve aggregate expression in connection to port 23 on instance \"mux\" because the instance has no module binding" {  } { { "Bus.v" "" { Text "C:/Users/19cmb13/CPU/CPU-G2/Bus.v" 15 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1706552988932 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/19cmb13/CPU/CPU-G2/output_files/CPU-G2.map.smsg " "Generated suppressed messages file C:/Users/19cmb13/CPU/CPU-G2/output_files/CPU-G2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706552988955 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 38 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706552988998 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 29 13:29:48 2024 " "Processing ended: Mon Jan 29 13:29:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706552988998 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706552988998 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706552988998 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706552988998 ""}
