Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:41:15 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 131 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.344        0.000                      0                10463        0.039        0.000                      0                10463        3.225        0.000                       0                  4567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.344        0.000                      0                10463        0.039        0.000                      0                10463        3.225        0.000                       0                  4567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 cond_stored13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.278ns (27.555%)  route 3.360ns (72.445%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    cond_stored13/clk
    SLICE_X22Y42         FDRE                                         r  cond_stored13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_stored13/out_reg[0]/Q
                         net (fo=7, routed)           0.352     0.483    fsm9/cond_stored13_out
    SLICE_X21Y42         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.678 f  fsm9/out[3]_i_7__4/O
                         net (fo=1, routed)           0.247     0.925    fsm10/out_reg[2]
    SLICE_X21Y42         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.099 f  fsm10/out[3]_i_4__8/O
                         net (fo=10, routed)          0.231     1.330    fsm9/out_reg[1]_5
    SLICE_X20Y39         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.394 f  fsm9/out[31]_i_5__1/O
                         net (fo=40, routed)          0.256     1.650    i01/mem[11][0][31]_i_5__0
    SLICE_X23Y39         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     1.798 r  i01/mem[11][0][31]_i_11__1/O
                         net (fo=1, routed)           0.164     1.962    A0_1/mem_reg[1][0][31]_0
    SLICE_X23Y42         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.078 r  A0_1/mem[11][0][31]_i_5__0/O
                         net (fo=216, routed)         0.968     3.046    A0_1/A0_1_addr0[0]
    SLICE_X34Y54         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     3.084 r  A0_1/out[4]_i_6__0/O
                         net (fo=1, routed)           0.027     3.111    A0_1/out[4]_i_6__0_n_0
    SLICE_X34Y54         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.201 r  A0_1/out_reg[4]_i_3__0/O
                         net (fo=1, routed)           0.232     3.433    A0_1/out_reg[4]_i_3__0_n_0
    SLICE_X33Y55         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.612 r  A0_1/out[4]_i_1__0/O
                         net (fo=3, routed)           0.826     4.438    fsm9/A0_1_read_data[4]
    SLICE_X23Y26         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     4.616 r  fsm9/out[4]_i_1__3/O
                         net (fo=1, routed)           0.057     4.673    A_sh_read0_0/D[4]
    SLICE_X23Y26         FDRE                                         r  A_sh_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X23Y26         FDRE                                         r  A_sh_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y26         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 cond_stored13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.159ns (26.063%)  route 3.288ns (73.937%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    cond_stored13/clk
    SLICE_X22Y42         FDRE                                         r  cond_stored13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_stored13/out_reg[0]/Q
                         net (fo=7, routed)           0.352     0.483    fsm9/cond_stored13_out
    SLICE_X21Y42         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.678 f  fsm9/out[3]_i_7__4/O
                         net (fo=1, routed)           0.247     0.925    fsm10/out_reg[2]
    SLICE_X21Y42         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.099 f  fsm10/out[3]_i_4__8/O
                         net (fo=10, routed)          0.231     1.330    fsm9/out_reg[1]_5
    SLICE_X20Y39         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.394 f  fsm9/out[31]_i_5__1/O
                         net (fo=40, routed)          0.256     1.650    i01/mem[11][0][31]_i_5__0
    SLICE_X23Y39         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     1.798 r  i01/mem[11][0][31]_i_11__1/O
                         net (fo=1, routed)           0.164     1.962    A0_1/mem_reg[1][0][31]_0
    SLICE_X23Y42         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.078 r  A0_1/mem[11][0][31]_i_5__0/O
                         net (fo=216, routed)         0.963     3.041    A0_1/A0_1_addr0[0]
    SLICE_X34Y50         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     3.103 r  A0_1/out[1]_i_8__0/O
                         net (fo=1, routed)           0.027     3.130    A0_1/out[1]_i_8__0_n_0
    SLICE_X34Y50         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.220 r  A0_1/out_reg[1]_i_5__0/O
                         net (fo=1, routed)           0.320     3.540    A0_1/out_reg[1]_i_5__0_n_0
    SLICE_X32Y50         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     3.656 r  A0_1/out[1]_i_1__0/O
                         net (fo=3, routed)           0.668     4.324    fsm9/A0_1_read_data[1]
    SLICE_X22Y27         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     4.422 r  fsm9/out[1]_i_1__3/O
                         net (fo=1, routed)           0.060     4.482    A_sh_read0_0/D[1]
    SLICE_X22Y27         FDRE                                         r  A_sh_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X22Y27         FDRE                                         r  A_sh_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y27         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 cond_stored13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.273ns (28.866%)  route 3.137ns (71.134%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    cond_stored13/clk
    SLICE_X22Y42         FDRE                                         r  cond_stored13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_stored13/out_reg[0]/Q
                         net (fo=7, routed)           0.352     0.483    fsm9/cond_stored13_out
    SLICE_X21Y42         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.678 f  fsm9/out[3]_i_7__4/O
                         net (fo=1, routed)           0.247     0.925    fsm10/out_reg[2]
    SLICE_X21Y42         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.099 f  fsm10/out[3]_i_4__8/O
                         net (fo=10, routed)          0.231     1.330    fsm9/out_reg[1]_5
    SLICE_X20Y39         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.394 f  fsm9/out[31]_i_5__1/O
                         net (fo=40, routed)          0.256     1.650    i01/mem[11][0][31]_i_5__0
    SLICE_X23Y39         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     1.798 r  i01/mem[11][0][31]_i_11__1/O
                         net (fo=1, routed)           0.164     1.962    A0_1/mem_reg[1][0][31]_0
    SLICE_X23Y42         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.078 r  A0_1/mem[11][0][31]_i_5__0/O
                         net (fo=216, routed)         0.839     2.917    A0_1/A0_1_addr0[0]
    SLICE_X31Y60         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     3.015 r  A0_1/out[3]_i_8__0/O
                         net (fo=1, routed)           0.027     3.042    A0_1/out[3]_i_8__0_n_0
    SLICE_X31Y60         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.132 r  A0_1/out_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.353     3.485    A0_1/out_reg[3]_i_5__0_n_0
    SLICE_X33Y56         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     3.664 r  A0_1/out[3]_i_1__0/O
                         net (fo=3, routed)           0.609     4.273    fsm9/A0_1_read_data[3]
    SLICE_X22Y31         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     4.386 r  fsm9/out[3]_i_1__3/O
                         net (fo=1, routed)           0.059     4.445    A_sh_read0_0/D[3]
    SLICE_X22Y31         FDRE                                         r  A_sh_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X22Y31         FDRE                                         r  A_sh_read0_0/out_reg[3]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y31         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 cond_stored13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 1.286ns (29.294%)  route 3.104ns (70.706%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    cond_stored13/clk
    SLICE_X22Y42         FDRE                                         r  cond_stored13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_stored13/out_reg[0]/Q
                         net (fo=7, routed)           0.352     0.483    fsm9/cond_stored13_out
    SLICE_X21Y42         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.678 f  fsm9/out[3]_i_7__4/O
                         net (fo=1, routed)           0.247     0.925    fsm10/out_reg[2]
    SLICE_X21Y42         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.099 f  fsm10/out[3]_i_4__8/O
                         net (fo=10, routed)          0.125     1.224    A_sh_read0_0/out_reg[31]_1
    SLICE_X21Y40         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.287 f  A_sh_read0_0/out[31]_i_3__4/O
                         net (fo=40, routed)          0.186     1.473    fsm6/out_reg[0]_32
    SLICE_X23Y39         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     1.650 f  fsm6/mem[11][0][31]_i_12__0/O
                         net (fo=1, routed)           0.108     1.758    fsm6/mem[11][0][31]_i_12__0_n_0
    SLICE_X23Y41         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     1.797 r  fsm6/mem[11][0][31]_i_5/O
                         net (fo=216, routed)         1.185     2.982    A0_0/A0_0_addr0[1]
    SLICE_X17Y59         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     3.020 r  A0_0/out[11]_i_9/O
                         net (fo=2, routed)           0.068     3.088    A0_0/out[11]_i_9_n_0
    SLICE_X17Y59         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     3.265 r  A0_0/out[11]_i_5/O
                         net (fo=1, routed)           0.156     3.421    A0_0/mem[11]
    SLICE_X18Y59         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.570 r  A0_0/out[11]_i_2__3/O
                         net (fo=1, routed)           0.620     4.190    fsm9/out_reg[11]
    SLICE_X21Y30         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     4.368 r  fsm9/out[11]_i_1__3/O
                         net (fo=1, routed)           0.057     4.425    A_sh_read0_0/D[11]
    SLICE_X21Y30         FDRE                                         r  A_sh_read0_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X21Y30         FDRE                                         r  A_sh_read0_0/out_reg[11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y30         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 fsm7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_2/mem_reg[3][0][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.057ns (24.564%)  route 3.246ns (75.436%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm7/clk
    SLICE_X25Y40         FDRE                                         r  fsm7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm7/out_reg[0]/Q
                         net (fo=11, routed)          0.247     0.379    fsm7/out_reg_n_0_[0]
    SLICE_X25Y39         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     0.515 f  fsm7/out[0]_i_4__4/O
                         net (fo=1, routed)           0.204     0.719    fsm7/out[0]_i_4__4_n_0
    SLICE_X24Y40         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     0.896 r  fsm7/out[0]_i_2__5/O
                         net (fo=9, routed)           0.245     1.141    fsm6/out_reg[0]_31
    SLICE_X23Y38         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.241 f  fsm6/out[31]_i_2__4/O
                         net (fo=23, routed)          0.076     1.317    fsm6/out_reg[0]_3
    SLICE_X23Y38         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     1.466 r  fsm6/out[31]_i_12__3/O
                         net (fo=2, routed)           0.236     1.702    k0/out_reg[0]_4
    SLICE_X23Y41         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     1.802 f  k0/out[31]_i_7__0/O
                         net (fo=66, routed)          0.966     2.768    k0/out_reg[0]_0
    SLICE_X31Y34         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     2.918 r  k0/mem[11][0][31]_i_2__0/O
                         net (fo=12, routed)          0.275     3.193    fsm6/mem_reg[0][0]_0
    SLICE_X33Y33         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     3.341 r  fsm6/mem[3][0][31]_i_1__1/O
                         net (fo=32, routed)          0.997     4.338    A0_2/mem_reg[3][0][0]_0
    SLICE_X26Y18         FDRE                                         r  A0_2/mem_reg[3][0][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.024     7.024    A0_2/clk
    SLICE_X26Y18         FDRE                                         r  A0_2/mem_reg[3][0][17]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y18         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     6.947    A0_2/mem_reg[3][0][17]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 fsm7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_2/mem_reg[3][0][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.057ns (24.564%)  route 3.246ns (75.436%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm7/clk
    SLICE_X25Y40         FDRE                                         r  fsm7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm7/out_reg[0]/Q
                         net (fo=11, routed)          0.247     0.379    fsm7/out_reg_n_0_[0]
    SLICE_X25Y39         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     0.515 f  fsm7/out[0]_i_4__4/O
                         net (fo=1, routed)           0.204     0.719    fsm7/out[0]_i_4__4_n_0
    SLICE_X24Y40         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     0.896 r  fsm7/out[0]_i_2__5/O
                         net (fo=9, routed)           0.245     1.141    fsm6/out_reg[0]_31
    SLICE_X23Y38         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.241 f  fsm6/out[31]_i_2__4/O
                         net (fo=23, routed)          0.076     1.317    fsm6/out_reg[0]_3
    SLICE_X23Y38         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     1.466 r  fsm6/out[31]_i_12__3/O
                         net (fo=2, routed)           0.236     1.702    k0/out_reg[0]_4
    SLICE_X23Y41         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     1.802 f  k0/out[31]_i_7__0/O
                         net (fo=66, routed)          0.966     2.768    k0/out_reg[0]_0
    SLICE_X31Y34         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     2.918 r  k0/mem[11][0][31]_i_2__0/O
                         net (fo=12, routed)          0.275     3.193    fsm6/mem_reg[0][0]_0
    SLICE_X33Y33         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     3.341 r  fsm6/mem[3][0][31]_i_1__1/O
                         net (fo=32, routed)          0.997     4.338    A0_2/mem_reg[3][0][0]_0
    SLICE_X26Y18         FDRE                                         r  A0_2/mem_reg[3][0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.024     7.024    A0_2/clk
    SLICE_X26Y18         FDRE                                         r  A0_2/mem_reg[3][0][4]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y18         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042     6.947    A0_2/mem_reg[3][0][4]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 cond_stored13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.160ns (26.581%)  route 3.204ns (73.419%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    cond_stored13/clk
    SLICE_X22Y42         FDRE                                         r  cond_stored13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_stored13/out_reg[0]/Q
                         net (fo=7, routed)           0.352     0.483    fsm9/cond_stored13_out
    SLICE_X21Y42         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.678 f  fsm9/out[3]_i_7__4/O
                         net (fo=1, routed)           0.247     0.925    fsm10/out_reg[2]
    SLICE_X21Y42         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.099 f  fsm10/out[3]_i_4__8/O
                         net (fo=10, routed)          0.231     1.330    fsm9/out_reg[1]_5
    SLICE_X20Y39         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.394 f  fsm9/out[31]_i_5__1/O
                         net (fo=40, routed)          0.256     1.650    i01/mem[11][0][31]_i_5__0
    SLICE_X23Y39         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     1.798 r  i01/mem[11][0][31]_i_11__1/O
                         net (fo=1, routed)           0.164     1.962    A0_1/mem_reg[1][0][31]_0
    SLICE_X23Y42         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.078 r  A0_1/mem[11][0][31]_i_5__0/O
                         net (fo=216, routed)         0.967     3.045    A0_1/A0_1_addr0[0]
    SLICE_X35Y51         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     3.108 r  A0_1/out[19]_i_7__0/O
                         net (fo=1, routed)           0.011     3.119    A0_1/out[19]_i_7__0_n_0
    SLICE_X35Y51         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.202 r  A0_1/out_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.177     3.379    A0_1/out_reg[19]_i_3__0_n_0
    SLICE_X34Y51         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.561 r  A0_1/out[19]_i_1__0/O
                         net (fo=3, routed)           0.741     4.302    fsm9/A0_1_read_data[19]
    SLICE_X23Y25         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     4.341 r  fsm9/out[19]_i_1__3/O
                         net (fo=1, routed)           0.058     4.399    A_sh_read0_0/D[19]
    SLICE_X23Y25         FDRE                                         r  A_sh_read0_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X23Y25         FDRE                                         r  A_sh_read0_0/out_reg[19]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y25         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 cond_stored13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.238ns (28.421%)  route 3.118ns (71.579%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    cond_stored13/clk
    SLICE_X22Y42         FDRE                                         r  cond_stored13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  cond_stored13/out_reg[0]/Q
                         net (fo=7, routed)           0.352     0.483    fsm9/cond_stored13_out
    SLICE_X21Y42         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.195     0.678 f  fsm9/out[3]_i_7__4/O
                         net (fo=1, routed)           0.247     0.925    fsm10/out_reg[2]
    SLICE_X21Y42         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.099 f  fsm10/out[3]_i_4__8/O
                         net (fo=10, routed)          0.231     1.330    fsm9/out_reg[1]_5
    SLICE_X20Y39         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     1.394 f  fsm9/out[31]_i_5__1/O
                         net (fo=40, routed)          0.256     1.650    i01/mem[11][0][31]_i_5__0
    SLICE_X23Y39         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     1.798 r  i01/mem[11][0][31]_i_11__1/O
                         net (fo=1, routed)           0.164     1.962    A0_1/mem_reg[1][0][31]_0
    SLICE_X23Y42         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.078 r  A0_1/mem[11][0][31]_i_5__0/O
                         net (fo=216, routed)         1.017     3.095    A0_1/A0_1_addr0[0]
    SLICE_X35Y50         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     3.195 r  A0_1/out[6]_i_9__0/O
                         net (fo=1, routed)           0.011     3.206    A0_1/out[6]_i_9__0_n_0
    SLICE_X35Y50         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.289 r  A0_1/out_reg[6]_i_5__0/O
                         net (fo=1, routed)           0.225     3.514    A0_1/out_reg[6]_i_5__0_n_0
    SLICE_X33Y50         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.663 r  A0_1/out[6]_i_1__0/O
                         net (fo=3, routed)           0.556     4.219    fsm9/A0_1_read_data[6]
    SLICE_X23Y34         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     4.332 r  fsm9/out[6]_i_1__3/O
                         net (fo=1, routed)           0.059     4.391    A_sh_read0_0/D[6]
    SLICE_X23Y34         FDRE                                         r  A_sh_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X23Y34         FDRE                                         r  A_sh_read0_0/out_reg[6]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y34         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 fsm7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_2/mem_reg[3][0][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.057ns (24.719%)  route 3.219ns (75.281%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm7/clk
    SLICE_X25Y40         FDRE                                         r  fsm7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm7/out_reg[0]/Q
                         net (fo=11, routed)          0.247     0.379    fsm7/out_reg_n_0_[0]
    SLICE_X25Y39         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     0.515 f  fsm7/out[0]_i_4__4/O
                         net (fo=1, routed)           0.204     0.719    fsm7/out[0]_i_4__4_n_0
    SLICE_X24Y40         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     0.896 r  fsm7/out[0]_i_2__5/O
                         net (fo=9, routed)           0.245     1.141    fsm6/out_reg[0]_31
    SLICE_X23Y38         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.241 f  fsm6/out[31]_i_2__4/O
                         net (fo=23, routed)          0.076     1.317    fsm6/out_reg[0]_3
    SLICE_X23Y38         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     1.466 r  fsm6/out[31]_i_12__3/O
                         net (fo=2, routed)           0.236     1.702    k0/out_reg[0]_4
    SLICE_X23Y41         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     1.802 f  k0/out[31]_i_7__0/O
                         net (fo=66, routed)          0.966     2.768    k0/out_reg[0]_0
    SLICE_X31Y34         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     2.918 r  k0/mem[11][0][31]_i_2__0/O
                         net (fo=12, routed)          0.275     3.193    fsm6/mem_reg[0][0]_0
    SLICE_X33Y33         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     3.341 r  fsm6/mem[3][0][31]_i_1__1/O
                         net (fo=32, routed)          0.970     4.311    A0_2/mem_reg[3][0][0]_0
    SLICE_X29Y21         FDRE                                         r  A0_2/mem_reg[3][0][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.026     7.026    A0_2/clk
    SLICE_X29Y21         FDRE                                         r  A0_2/mem_reg[3][0][16]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y21         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     6.948    A0_2/mem_reg[3][0][16]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 fsm7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_2/mem_reg[7][1][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.035ns (24.216%)  route 3.239ns (75.784%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm7/clk
    SLICE_X25Y40         FDRE                                         r  fsm7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm7/out_reg[0]/Q
                         net (fo=11, routed)          0.247     0.379    fsm7/out_reg_n_0_[0]
    SLICE_X25Y39         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     0.515 f  fsm7/out[0]_i_4__4/O
                         net (fo=1, routed)           0.204     0.719    fsm7/out[0]_i_4__4_n_0
    SLICE_X24Y40         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     0.896 r  fsm7/out[0]_i_2__5/O
                         net (fo=9, routed)           0.245     1.141    fsm6/out_reg[0]_31
    SLICE_X23Y38         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     1.241 f  fsm6/out[31]_i_2__4/O
                         net (fo=23, routed)          0.076     1.317    fsm6/out_reg[0]_3
    SLICE_X23Y38         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     1.466 r  fsm6/out[31]_i_12__3/O
                         net (fo=2, routed)           0.236     1.702    k0/out_reg[0]_4
    SLICE_X23Y41         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     1.802 r  k0/out[31]_i_7__0/O
                         net (fo=66, routed)          0.966     2.768    k0/out_reg[0]_0
    SLICE_X31Y34         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     2.944 r  k0/mem[11][1][31]_i_2/O
                         net (fo=12, routed)          0.351     3.295    fsm6/mem_reg[0][1][0]
    SLICE_X31Y30         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.395 r  fsm6/mem[7][1][31]_i_1__1/O
                         net (fo=32, routed)          0.914     4.309    A0_2/mem_reg[7][1][0]_0
    SLICE_X26Y15         FDRE                                         r  A0_2/mem_reg[7][1][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.025     7.025    A0_2/clk
    SLICE_X26Y15         FDRE                                         r  A0_2/mem_reg[7][1][15]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y15         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     6.948    A0_2/mem_reg[7][1][15]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  2.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.217%)  route 0.032ns (34.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    k0/clk
    SLICE_X25Y39         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  k0/out_reg[2]/Q
                         net (fo=3, routed)           0.025     0.076    k0/k0_out[2]
    SLICE_X25Y39         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     0.097 r  k0/out[3]_i_2__4/O
                         net (fo=1, routed)           0.007     0.104    k0/k0_in[3]
    SLICE_X25Y39         FDRE                                         r  k0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    k0/clk
    SLICE_X25Y39         FDRE                                         r  k0/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y39         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    k0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 j01/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j01/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.013     0.013    j01/clk
    SLICE_X22Y42         FDRE                                         r  j01/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j01/out_reg[2]/Q
                         net (fo=7, routed)           0.027     0.079    j01/out_reg[3]_1[0]
    SLICE_X22Y42         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.099 r  j01/out[3]_i_3__6/O
                         net (fo=1, routed)           0.006     0.105    j01/out[3]_i_3__6_n_0
    SLICE_X22Y42         FDRE                                         r  j01/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.019     0.019    j01/clk
    SLICE_X22Y42         FDRE                                         r  j01/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y42         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    j01/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X29Y35         FDRE                                         r  mult_pipe0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[1]/Q
                         net (fo=1, routed)           0.058     0.108    bin_read0_0/Q[1]
    SLICE_X30Y35         FDRE                                         r  bin_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X30Y35         FDRE                                         r  bin_read0_0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y35         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe6/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read6_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    mult_pipe6/clk
    SLICE_X26Y33         FDRE                                         r  mult_pipe6/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe6/out_reg[3]/Q
                         net (fo=1, routed)           0.056     0.107    bin_read6_0/Q[3]
    SLICE_X25Y33         FDRE                                         r  bin_read6_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    bin_read6_0/clk
    SLICE_X25Y33         FDRE                                         r  bin_read6_0/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y33         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read6_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe7/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read7_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    mult_pipe7/clk
    SLICE_X18Y23         FDRE                                         r  mult_pipe7/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe7/out_reg[6]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read7_0/Q[6]
    SLICE_X18Y23         FDRE                                         r  bin_read7_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.019     0.019    bin_read7_0/clk
    SLICE_X18Y23         FDRE                                         r  bin_read7_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y23         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read7_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    cond_stored9/clk
    SLICE_X21Y40         FDRE                                         r  cond_stored9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored9/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    j01/cond_stored9_out
    SLICE_X21Y40         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.093 r  j01/out[0]_i_1__71/O
                         net (fo=1, routed)           0.015     0.108    cond_stored9/out_reg[0]_0
    SLICE_X21Y40         FDRE                                         r  cond_stored9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    cond_stored9/clk
    SLICE_X21Y40         FDRE                                         r  cond_stored9/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y40         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    par_done_reg8/clk
    SLICE_X23Y37         FDRE                                         r  par_done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset1/par_done_reg8_out
    SLICE_X23Y37         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset1/out[0]_i_1__52/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg8/out_reg[0]_0
    SLICE_X23Y37         FDRE                                         r  par_done_reg8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    par_done_reg8/clk
    SLICE_X23Y37         FDRE                                         r  par_done_reg8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y37         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe6/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe6/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.013     0.013    mult_pipe6/clk
    SLICE_X25Y31         FDRE                                         r  mult_pipe6/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe6/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.058     0.111    mult_pipe6/p_1_in[7]
    SLICE_X25Y32         FDRE                                         r  mult_pipe6/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    mult_pipe6/clk
    SLICE_X25Y32         FDRE                                         r  mult_pipe6/out_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y32         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe6/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    cond_stored2/clk
    SLICE_X21Y43         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored2/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    j00/cond_stored2_out
    SLICE_X21Y43         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.093 r  j00/out[0]_i_1__35/O
                         net (fo=1, routed)           0.017     0.110    cond_stored2/out_reg[0]_0
    SLICE_X21Y43         FDRE                                         r  cond_stored2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    cond_stored2/clk
    SLICE_X21Y43         FDRE                                         r  cond_stored2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y43         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X18Y42         FDRE                                         r  mult_pipe1/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.060     0.112    mult_pipe1/p_1_in[1]
    SLICE_X18Y43         FDRE                                         r  mult_pipe1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X18Y43         FDRE                                         r  mult_pipe1/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y43         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y12  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y18  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y21  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y20  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y15  mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y9   mult_pipe5/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y13  mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y9   mult_pipe7/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y10  mult_pipe8/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y45   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y45   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y46   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y51   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y59   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y46   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y57   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y60   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y48   A0_0/mem_reg[0][0][15]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y51   A0_0/mem_reg[0][0][16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y45   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y45   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y46   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y46   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y51   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y51   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y59   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y59   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y46   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y46   A0_0/mem_reg[0][0][12]/C



