# RTL2UVM
Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.
