// Seed: 2602480818
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    output supply0 id_8,
    output uwire id_9,
    input tri id_10,
    input wor id_11,
    output wand id_12,
    input supply0 id_13,
    output wor id_14,
    output wand id_15,
    output supply1 id_16
    , id_19,
    input tri1 id_17
);
  wire id_20 = id_6;
endmodule
module module_1 #(
    parameter id_20 = 32'd37
) (
    input tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    input wire id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input wand id_8,
    input tri1 id_9,
    input supply0 id_10,
    output tri0 id_11,
    output wire id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    output supply1 id_17,
    input supply1 id_18,
    output wire id_19,
    output uwire _id_20,
    output uwire id_21,
    input tri id_22
    , id_30,
    output tri id_23,
    input tri0 id_24,
    inout tri1 id_25,
    input tri0 id_26,
    input tri0 id_27
    , id_31,
    input supply1 id_28
);
  logic [id_20 : 1 'b0] id_32;
  ;
  module_0 modCall_1 (
      id_6,
      id_25,
      id_5,
      id_15,
      id_13,
      id_0,
      id_26,
      id_3,
      id_19,
      id_23,
      id_8,
      id_22,
      id_17,
      id_28,
      id_2,
      id_21,
      id_12,
      id_8
  );
  assign modCall_1.id_14 = 0;
  assign id_23 = 1;
endmodule
