<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="shujuxuanzheqi.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/shujuxuanzeqi_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/shujuxuanzeqi_synthesis.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="shujuxuanzeqi.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="shujuxuanzeqi.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="shujuxuanzeqi.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="shujuxuanzeqi.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="shujuxuanzeqi.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="shujuxuanzeqi.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="shujuxuanzeqi.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="shujuxuanzeqi.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="shujuxuanzeqi.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="shujuxuanzeqi.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="shujuxuanzeqi.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="shujuxuanzeqi.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="shujuxuanzeqi.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shujuxuanzeqi.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="shujuxuanzeqi.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="shujuxuanzeqi.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="shujuxuanzeqi.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="shujuxuanzeqi.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="shujuxuanzeqi.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="shujuxuanzeqi.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="shujuxuanzeqi.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="shujuxuanzeqi.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="shujuxuanzeqi.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shujuxuanzeqi_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="shujuxuanzeqi_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="shujuxuanzeqi_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="shujuxuanzeqi_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="shujuxuanzeqi_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="shujuxuanzeqi_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shujuxuanzeqi_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shujuxuanzeqi_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="shujuxuanzeqi_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="shujuxuanzeqi_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shujuxuanzeqi_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shujuxuanzeqi_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="shujuxuanzeqi_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="shujuxuanzeqi_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shujuxuanzeqi_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1637147477" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1637147477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637149709" xil_pn:in_ck="2944990515586867660" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1637149709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="shujuxuanzeqi.v"/>
      <outfile xil_pn:name="test.v"/>
    </transform>
    <transform xil_pn:end_ts="1637147477" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4846834790194202313" xil_pn:start_ts="1637147477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637147477" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1119169853662409259" xil_pn:start_ts="1637147477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637147477" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3965515577696522230" xil_pn:start_ts="1637147477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637149709" xil_pn:in_ck="2944990515586867660" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1637149709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="shujuxuanzeqi.v"/>
      <outfile xil_pn:name="test.v"/>
    </transform>
    <transform xil_pn:end_ts="1637149711" xil_pn:in_ck="2944990515586867660" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3886462792435381443" xil_pn:start_ts="1637149709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_beh.prj"/>
      <outfile xil_pn:name="test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1637149712" xil_pn:in_ck="4140465173363612911" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3146704178770760256" xil_pn:start_ts="1637149711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1637147197" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1637147197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637147197" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7002779593655349849" xil_pn:start_ts="1637147197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637147197" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3965515577696522230" xil_pn:start_ts="1637147197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637147197" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1637147197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637147197" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8498852842787759547" xil_pn:start_ts="1637147197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637147197" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529613026076843" xil_pn:start_ts="1637147197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637147197" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2807838131735003668" xil_pn:start_ts="1637147197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637149507" xil_pn:in_ck="9137695671812670600" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6351685344113205145" xil_pn:start_ts="1637149498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="shujuxuanzeqi.lso"/>
      <outfile xil_pn:name="shujuxuanzeqi.ngc"/>
      <outfile xil_pn:name="shujuxuanzeqi.ngr"/>
      <outfile xil_pn:name="shujuxuanzeqi.prj"/>
      <outfile xil_pn:name="shujuxuanzeqi.stx"/>
      <outfile xil_pn:name="shujuxuanzeqi.syr"/>
      <outfile xil_pn:name="shujuxuanzeqi.xst"/>
      <outfile xil_pn:name="shujuxuanzeqi_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1638330720" xil_pn:in_ck="8155530874549964656" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4416826542162837478" xil_pn:start_ts="1638330720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638330731" xil_pn:in_ck="5024952481807063770" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2697926406699847035" xil_pn:start_ts="1638330724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="shujuxuanzeqi.bld"/>
      <outfile xil_pn:name="shujuxuanzeqi.ngd"/>
      <outfile xil_pn:name="shujuxuanzeqi_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1638330747" xil_pn:in_ck="7916300855738498299" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-3356044330833714826" xil_pn:start_ts="1638330731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="shujuxuanzeqi.pcf"/>
      <outfile xil_pn:name="shujuxuanzeqi_map.map"/>
      <outfile xil_pn:name="shujuxuanzeqi_map.mrp"/>
      <outfile xil_pn:name="shujuxuanzeqi_map.ncd"/>
      <outfile xil_pn:name="shujuxuanzeqi_map.ngm"/>
      <outfile xil_pn:name="shujuxuanzeqi_map.xrpt"/>
      <outfile xil_pn:name="shujuxuanzeqi_summary.xml"/>
      <outfile xil_pn:name="shujuxuanzeqi_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1638330773" xil_pn:in_ck="-6965612147491998668" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1638330747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="shujuxuanzeqi.ncd"/>
      <outfile xil_pn:name="shujuxuanzeqi.pad"/>
      <outfile xil_pn:name="shujuxuanzeqi.par"/>
      <outfile xil_pn:name="shujuxuanzeqi.ptwx"/>
      <outfile xil_pn:name="shujuxuanzeqi.unroutes"/>
      <outfile xil_pn:name="shujuxuanzeqi.xpi"/>
      <outfile xil_pn:name="shujuxuanzeqi_pad.csv"/>
      <outfile xil_pn:name="shujuxuanzeqi_pad.txt"/>
      <outfile xil_pn:name="shujuxuanzeqi_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1638330806" xil_pn:in_ck="8155530874549957031" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="-1515489902325417289" xil_pn:start_ts="1638330785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="shujuxuanzeqi.bgn"/>
      <outfile xil_pn:name="shujuxuanzeqi.bit"/>
      <outfile xil_pn:name="shujuxuanzeqi.drc"/>
      <outfile xil_pn:name="shujuxuanzeqi.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1638330773" xil_pn:in_ck="-4806803029019827209" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1638330763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="shujuxuanzeqi.twr"/>
      <outfile xil_pn:name="shujuxuanzeqi.twx"/>
    </transform>
    <transform xil_pn:end_ts="1638330723" xil_pn:in_ck="8155530874549957162" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-7178131235654216648" xil_pn:start_ts="1638330720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/shujuxuanzeqi_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/shujuxuanzeqi_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
