Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Sep  6 12:21:00 2019
| Host         : BoomBoom running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file microblaze_MCU_wrapper_timing_summary_routed.rpt -pb microblaze_MCU_wrapper_timing_summary_routed.pb -rpx microblaze_MCU_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : microblaze_MCU_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: microblaze_MCU_i/ps2_keyboard_0/inst/ps2_keyboard_v1_0_S00_AXI_inst/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: microblaze_MCU_i/ps2_keyboard_0/inst/ps2_keyboard_v1_0_S00_AXI_inst/uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 6150 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.758        0.000                      0                38429        0.021        0.000                      0                38357        3.000        0.000                       0                  6430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                             ------------       ----------      --------------
clk                                                               {0.000 5.000}      10.000          100.000         
  clk_out1_microblaze_MCU_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clk_out2_microblaze_MCU_clk_wiz_1_0                             {0.000 12.500}     25.000          40.000          
  clkfbout_microblaze_MCU_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                       {0.000 5.000}      10.000          100.000         
  clk_out1_microblaze_MCU_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clk_out2_microblaze_MCU_clk_wiz_1_0_1                           {0.000 12.500}     25.000          40.000          
  clkfbout_microblaze_MCU_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_microblaze_MCU_clk_wiz_1_0                                   1.758        0.000                      0                 5001        0.109        0.000                      0                 5001        3.750        0.000                       0                  1465  
  clk_out2_microblaze_MCU_clk_wiz_1_0                                   7.494        0.000                      0                33088        0.108        0.000                      0                33088       11.250        0.000                       0                  4689  
  clkfbout_microblaze_MCU_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.734        0.000                      0                  222        0.111        0.000                      0                  222       15.686        0.000                       0                   233  
microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.298        0.000                      0                   46        0.527        0.000                      0                   46       16.166        0.000                       0                    39  
sys_clk_pin                                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_microblaze_MCU_clk_wiz_1_0_1                                 1.758        0.000                      0                 5001        0.109        0.000                      0                 5001        3.750        0.000                       0                  1465  
  clk_out2_microblaze_MCU_clk_wiz_1_0_1                                 7.496        0.000                      0                33088        0.108        0.000                      0                33088       11.250        0.000                       0                  4689  
  clkfbout_microblaze_MCU_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_microblaze_MCU_clk_wiz_1_0    clk_out1_microblaze_MCU_clk_wiz_1_0         28.361        0.000                      0                   32                                                                        
clk_out1_microblaze_MCU_clk_wiz_1_0_1  clk_out1_microblaze_MCU_clk_wiz_1_0          1.758        0.000                      0                 5001        0.035        0.000                      0                 5001  
clk_out2_microblaze_MCU_clk_wiz_1_0_1  clk_out1_microblaze_MCU_clk_wiz_1_0         28.361        0.000                      0                   32                                                                        
clk_out1_microblaze_MCU_clk_wiz_1_0    clk_out2_microblaze_MCU_clk_wiz_1_0         73.494        0.000                      0                   40                                                                        
clk_out1_microblaze_MCU_clk_wiz_1_0_1  clk_out2_microblaze_MCU_clk_wiz_1_0         73.494        0.000                      0                   40                                                                        
clk_out2_microblaze_MCU_clk_wiz_1_0_1  clk_out2_microblaze_MCU_clk_wiz_1_0          7.494        0.000                      0                33088        0.021        0.000                      0                33088  
clk_out1_microblaze_MCU_clk_wiz_1_0    clk_out1_microblaze_MCU_clk_wiz_1_0_1        1.758        0.000                      0                 5001        0.035        0.000                      0                 5001  
clk_out2_microblaze_MCU_clk_wiz_1_0    clk_out1_microblaze_MCU_clk_wiz_1_0_1       28.361        0.000                      0                   32                                                                        
clk_out2_microblaze_MCU_clk_wiz_1_0_1  clk_out1_microblaze_MCU_clk_wiz_1_0_1       28.361        0.000                      0                   32                                                                        
clk_out1_microblaze_MCU_clk_wiz_1_0    clk_out2_microblaze_MCU_clk_wiz_1_0_1       73.494        0.000                      0                   40                                                                        
clk_out2_microblaze_MCU_clk_wiz_1_0    clk_out2_microblaze_MCU_clk_wiz_1_0_1        7.494        0.000                      0                33088        0.021        0.000                      0                33088  
clk_out1_microblaze_MCU_clk_wiz_1_0_1  clk_out2_microblaze_MCU_clk_wiz_1_0_1       73.494        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0
  To Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.113ns (28.698%)  route 5.250ns (71.302%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y62         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.415     0.908    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.032 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.032    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.433    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.547 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.547    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.661 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.661    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.775 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.775    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.889 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.889    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.003 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.003    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.238 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=8, routed)           1.543     3.781    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.327     4.108 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           2.292     6.400    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.478     8.482    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.966    
                         clock uncertainty           -0.074     8.892    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     8.158    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 2.030ns (27.851%)  route 5.259ns (72.149%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.591     6.326    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.109    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 2.030ns (28.088%)  route 5.197ns (71.912%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.530     6.264    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.486     8.490    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.105    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 2.126ns (28.231%)  route 5.405ns (71.769%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.643     2.568    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.373     2.941 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=36, routed)          2.807     5.748    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.872 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_63_LOPT_REMAP/O
                         net (fo=1, routed)           0.696     6.568    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_32
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.461    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 1.880ns (25.174%)  route 5.588ns (74.826%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.560    -0.952    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X53Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.436    -0.097    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.299     0.202 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=3, routed)           0.428     0.630    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.124     0.754 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__26/O
                         net (fo=1, routed)           1.308     2.062    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X36Y65         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.529     2.591 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     2.591    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/E[0]
    SLICE_X36Y65         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     2.976 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.250     4.226    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.350 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=10, routed)          2.167     6.516    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.484     8.488    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.455    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.126ns (28.460%)  route 5.344ns (71.540%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.643     2.568    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.373     2.941 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=36, routed)          2.810     5.751    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.875 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7_LOPT_REMAP/O
                         net (fo=1, routed)           0.632     6.507    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.486     8.490    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.457    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 2.027ns (28.532%)  route 5.077ns (71.468%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.156     3.080    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.398     3.478 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          2.664     6.141    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.774     8.130    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.030ns (28.903%)  route 4.994ns (71.097%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.326     6.061    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.481     8.485    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.100    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 2.113ns (29.998%)  route 4.931ns (70.002%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y62         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.415     0.908    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.032 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.032    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.433    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.547 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.547    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.661 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.661    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.775 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.775    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.889 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.889    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.003 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.003    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.238 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=8, routed)           1.543     3.781    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.327     4.108 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           1.973     6.081    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y13         RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.472     8.477    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.491     8.967    
                         clock uncertainty           -0.074     8.893    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     8.159    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 2.030ns (29.134%)  route 4.938ns (70.866%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.270     6.005    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.487     8.491    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.975    
                         clock uncertainty           -0.074     8.901    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.106    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  2.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.098%)  route 0.186ns (56.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.561    -0.620    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y59         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/Q
                         net (fo=4, routed)           0.186    -0.293    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S117_in
    SLICE_X42Y59         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.830    -0.860    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y59         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.275    -0.585    
    SLICE_X42Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.402    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.567    -0.614    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.417    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.835    -0.854    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.614    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.075    -0.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.567    -0.614    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.417    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.838    -0.852    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.237    -0.614    
    SLICE_X55Y47         FDRE (Hold_fdre_C_D)         0.075    -0.539    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.565    -0.616    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.419    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.836    -0.854    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.075    -0.541    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.338%)  route 0.184ns (56.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.562    -0.619    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y54         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/Q
                         net (fo=4, routed)           0.184    -0.294    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S37_in
    SLICE_X46Y54         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.831    -0.858    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X46Y54         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.420    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.979%)  route 0.141ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.563    -0.618    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y52         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDSE (Prop_fdse_C_Q)         0.141    -0.477 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/Q
                         net (fo=4, routed)           0.141    -0.336    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S12_in
    SLICE_X42Y52         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.832    -0.858    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y52         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/CLK
                         clock pessimism              0.275    -0.583    
    SLICE_X42Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.466    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.566    -0.615    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.409    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.836    -0.854    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.075    -0.540    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.593    -0.588    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.382    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.863    -0.827    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.588    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.075    -0.513    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.594    -0.587    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.381    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.864    -0.825    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.587    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.075    -0.512    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.560    -0.621    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/Q
                         net (fo=1, routed)           0.051    -0.429    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_1
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.384 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1/O
                         net (fo=1, routed)           0.000    -0.384    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.827    -0.862    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/C
                         clock pessimism              0.254    -0.608    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092    -0.516    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblaze_MCU_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y57     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y57     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0
  To Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 1.513ns (8.754%)  route 15.770ns (91.246%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 23.433 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.711    13.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.415 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_103/O
                         net (fo=1, routed)           0.000    13.415    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_103_n_0
    SLICE_X7Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.632 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    13.632    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_47_n_0
    SLICE_X7Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.726 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_19/O
                         net (fo=1, routed)           2.060    15.786    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_19_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I5_O)        0.316    16.102 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_6/O
                         net (fo=1, routed)           0.000    16.102    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_6_n_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    16.314 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    16.314    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_3_n_0
    SLICE_X32Y25         MUXF8 (Prop_muxf8_I1_O)      0.094    16.408 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.408    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[1]
    SLICE_X32Y25         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.428    23.433    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X32Y25         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/C
                         clock pessimism              0.492    23.924    
                         clock uncertainty           -0.087    23.837    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.064    23.901    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]
  -------------------------------------------------------------------
                         required time                         23.901    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.900ns  (logic 1.551ns (9.178%)  route 15.349ns (90.822%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.704    13.285    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_101/O
                         net (fo=1, routed)           0.000    13.409    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_101_n_0
    SLICE_X3Y39          MUXF7 (Prop_muxf7_I1_O)      0.245    13.654 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_46/O
                         net (fo=1, routed)           0.000    13.654    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_46_n_0
    SLICE_X3Y39          MUXF8 (Prop_muxf8_I0_O)      0.104    13.758 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_19/O
                         net (fo=1, routed)           1.644    15.402    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_19_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.718 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_6/O
                         net (fo=1, routed)           0.000    15.718    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.930 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    15.930    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_3_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.024 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.024    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[2]
    SLICE_X31Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X31Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/C
                         clock pessimism              0.492    23.926    
                         clock uncertainty           -0.087    23.839    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)        0.064    23.903    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -16.024    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.583ns  (logic 1.551ns (9.353%)  route 15.032ns (90.647%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.115    12.696    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.820 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_101/O
                         net (fo=1, routed)           0.000    12.820    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_101_n_0
    SLICE_X4Y37          MUXF7 (Prop_muxf7_I1_O)      0.245    13.065 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_46/O
                         net (fo=1, routed)           0.000    13.065    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_46_n_0
    SLICE_X4Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    13.169 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_19/O
                         net (fo=1, routed)           1.916    15.085    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_19_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.401 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_6/O
                         net (fo=1, routed)           0.000    15.401    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_6_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.613 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    15.613    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_3_n_0
    SLICE_X37Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.707 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    15.707    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/C
                         clock pessimism              0.564    23.998    
                         clock uncertainty           -0.087    23.911    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.064    23.975    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.368ns  (logic 1.551ns (9.476%)  route 14.817ns (90.524%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.822    12.403    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124    12.527 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_101/O
                         net (fo=1, routed)           0.000    12.527    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_101_n_0
    SLICE_X3Y38          MUXF7 (Prop_muxf7_I1_O)      0.245    12.772 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_46/O
                         net (fo=1, routed)           0.000    12.772    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_46_n_0
    SLICE_X3Y38          MUXF8 (Prop_muxf8_I0_O)      0.104    12.876 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_19/O
                         net (fo=1, routed)           1.995    14.870    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_19_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.316    15.186 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_6/O
                         net (fo=1, routed)           0.000    15.186    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_6_n_0
    SLICE_X37Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.398 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    15.398    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_3_n_0
    SLICE_X37Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.492 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    15.492    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/C
                         clock pessimism              0.564    23.999    
                         clock uncertainty           -0.087    23.912    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.064    23.976    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]
  -------------------------------------------------------------------
                         required time                         23.976    
                         arrival time                         -15.492    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.271ns  (logic 1.513ns (9.299%)  route 14.758ns (90.701%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.013    12.593    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124    12.717 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_103/O
                         net (fo=1, routed)           0.000    12.717    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_103_n_0
    SLICE_X9Y41          MUXF7 (Prop_muxf7_I1_O)      0.217    12.934 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_47/O
                         net (fo=1, routed)           0.000    12.934    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_47_n_0
    SLICE_X9Y41          MUXF8 (Prop_muxf8_I1_O)      0.094    13.028 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_19/O
                         net (fo=1, routed)           1.745    14.773    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_19_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.316    15.089 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_6/O
                         net (fo=1, routed)           0.000    15.089    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_6_n_0
    SLICE_X31Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.301 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.301    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_3_n_0
    SLICE_X31Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.395 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.395    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X31Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.087    23.840    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)        0.064    23.904    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.514ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.264ns  (logic 1.551ns (9.536%)  route 14.713ns (90.464%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.083    12.663    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X11Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.787 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_101/O
                         net (fo=1, routed)           0.000    12.787    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_101_n_0
    SLICE_X11Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    13.032 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_46/O
                         net (fo=1, routed)           0.000    13.032    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_46_n_0
    SLICE_X11Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    13.136 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_19/O
                         net (fo=1, routed)           1.630    14.766    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_19_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.082 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_6/O
                         net (fo=1, routed)           0.000    15.082    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_6_n_0
    SLICE_X35Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.294 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.294    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_3_n_0
    SLICE_X35Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.388 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.388    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.429    23.434    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X35Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/C
                         clock pessimism              0.492    23.925    
                         clock uncertainty           -0.087    23.838    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.064    23.902    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         23.902    
                         arrival time                         -15.388    
  -------------------------------------------------------------------
                         slack                                  8.514    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 1.551ns (9.512%)  route 14.755ns (90.488%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.148    12.729    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.853 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_101/O
                         net (fo=1, routed)           0.000    12.853    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_101_n_0
    SLICE_X3Y37          MUXF7 (Prop_muxf7_I1_O)      0.245    13.098 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_46/O
                         net (fo=1, routed)           0.000    13.098    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_46_n_0
    SLICE_X3Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    13.202 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_19/O
                         net (fo=1, routed)           1.607    14.809    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_19_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316    15.125 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_6/O
                         net (fo=1, routed)           0.000    15.125    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_6_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    15.337 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.337    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_3_n_0
    SLICE_X37Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    15.431 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.431    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[0]
    SLICE_X37Y28         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.433    23.438    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y28         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/C
                         clock pessimism              0.564    24.001    
                         clock uncertainty           -0.087    23.914    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.064    23.978    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]
  -------------------------------------------------------------------
                         required time                         23.978    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.219ns  (logic 1.551ns (9.563%)  route 14.668ns (90.437%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.823    12.404    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X4Y39          LUT6 (Prop_lut6_I4_O)        0.124    12.528 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_105/O
                         net (fo=1, routed)           0.000    12.528    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_105_n_0
    SLICE_X4Y39          MUXF7 (Prop_muxf7_I1_O)      0.245    12.773 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    12.773    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_50_n_0
    SLICE_X4Y39          MUXF8 (Prop_muxf8_I0_O)      0.104    12.877 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_23/O
                         net (fo=1, routed)           1.845    14.721    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_23_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.037 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_10/O
                         net (fo=1, routed)           0.000    15.037    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_10_n_0
    SLICE_X36Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.249 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    15.249    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_6_n_0
    SLICE_X36Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.343 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    15.343    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[3]
    SLICE_X36Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X36Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/C
                         clock pessimism              0.564    23.998    
                         clock uncertainty           -0.087    23.911    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)        0.064    23.975    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.083ns  (logic 1.551ns (9.644%)  route 14.532ns (90.356%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.672    12.252    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    12.376 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_101/O
                         net (fo=1, routed)           0.000    12.376    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_101_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.245    12.621 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_46/O
                         net (fo=1, routed)           0.000    12.621    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_46_n_0
    SLICE_X9Y43          MUXF8 (Prop_muxf8_I0_O)      0.104    12.725 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_19/O
                         net (fo=1, routed)           1.860    14.585    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_19_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.316    14.901 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_6/O
                         net (fo=1, routed)           0.000    14.901    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_6_n_0
    SLICE_X33Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.113 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    15.113    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_3_n_0
    SLICE_X33Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.207 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    15.207    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X33Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.087    23.840    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.064    23.904    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.842ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.938ns  (logic 1.551ns (9.732%)  route 14.387ns (90.268%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.309    11.889    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.013 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_97/O
                         net (fo=1, routed)           0.000    12.013    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_97_n_0
    SLICE_X11Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    12.258 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    12.258    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_44_n_0
    SLICE_X11Y51         MUXF8 (Prop_muxf8_I0_O)      0.104    12.362 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_18/O
                         net (fo=1, routed)           2.078    14.440    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_18_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.316    14.756 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_6/O
                         net (fo=1, routed)           0.000    14.756    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_6_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    14.968 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    14.968    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_3_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.062 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    15.062    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X32Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.087    23.840    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.064    23.904    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -15.062    
  -------------------------------------------------------------------
                         slack                                  8.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/CLK
                         clock pessimism              0.274    -0.588    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.334    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/CLK
                         clock pessimism              0.274    -0.588    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.334    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/CLK
                         clock pessimism              0.274    -0.588    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.334    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/CLK
                         clock pessimism              0.274    -0.588    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.334    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/CLK
                         clock pessimism              0.250    -0.601    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/CLK
                         clock pessimism              0.250    -0.601    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/CLK
                         clock pessimism              0.250    -0.601    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/CLK
                         clock pessimism              0.250    -0.601    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.632%)  route 0.319ns (69.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.564    -0.617    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y39         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/Q
                         net (fo=320, routed)         0.319    -0.157    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/ADDRD0
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.835    -0.855    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/WCLK
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/CLK
                         clock pessimism              0.274    -0.580    
    SLICE_X10Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.270    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.632%)  route 0.319ns (69.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.564    -0.617    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y39         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/Q
                         net (fo=320, routed)         0.319    -0.157    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/ADDRD0
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.835    -0.855    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/WCLK
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/CLK
                         clock pessimism              0.274    -0.580    
    SLICE_X10Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.270    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_microblaze_MCU_clk_wiz_1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X59Y44     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X63Y43     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X63Y43     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X63Y43     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X63Y43     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X62Y44     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X62Y44     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X62Y44     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X50Y24     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12800_12863_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X50Y24     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12800_12863_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X50Y24     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12800_12863_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X50Y24     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12800_12863_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y23     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12864_12927_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y23     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12864_12927_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y23     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12864_12927_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y23     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12864_12927_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X60Y12     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_14784_14847_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X60Y12     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_14784_14847_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y71     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_10816_10879_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y71     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_10816_10879_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y71     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_10816_10879_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y71     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_10816_10879_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X60Y0      microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_14720_14783_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y57     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_1920_1983_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y57     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_1920_1983_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y57     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_1920_1983_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X54Y37     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_384_447_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X54Y37     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_384_447_6_8/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microblaze_MCU_clk_wiz_1_0
  To Clock:  clkfbout_microblaze_MCU_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microblaze_MCU_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    microblaze_MCU_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.734ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.840ns  (logic 0.800ns (28.174%)  route 2.040ns (71.827%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.632ns = ( 20.299 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625    20.299    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y55         FDRE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.524    20.823 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.646    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.216    22.986    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.152    23.138 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.138    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X55Y56         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.506    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y56         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.354    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X55Y56         FDCE (Setup_fdce_C_D)        0.047    36.872    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                         -23.138    
  -------------------------------------------------------------------
                         slack                                 13.734    

Slack (MET) :             13.739ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.704ns (26.193%)  route 1.984ns (73.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 19.905 - 16.667 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911     1.911    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.007 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626     3.633    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y55         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.456     4.089 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.117     5.207    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[4]
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.331 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.395     5.726    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I0_O)        0.124     5.850 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.471     6.321    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X60Y55         FDRE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    18.307    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.398 f  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508    19.905    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y55         FDRE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.354    20.260    
                         clock uncertainty           -0.035    20.224    
    SLICE_X60Y55         FDRE (Setup_fdre_C_CE)      -0.164    20.060    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.060    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                 13.739    

Slack (MET) :             13.817ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.757ns  (logic 0.798ns (28.942%)  route 1.959ns (71.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.507 - 33.333 ) 
    Source Clock Delay      (SCD):    3.632ns = ( 20.299 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625    20.299    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y55         FDRE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.524    20.823 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.646    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.136    22.906    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y55         LUT4 (Prop_lut4_I3_O)        0.150    23.056 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.056    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X57Y55         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.507    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y55         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.354    36.861    
                         clock uncertainty           -0.035    36.826    
    SLICE_X57Y55         FDCE (Setup_fdce_C_D)        0.047    36.873    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.873    
                         arrival time                         -23.056    
  -------------------------------------------------------------------
                         slack                                 13.817    

Slack (MET) :             13.893ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.665ns  (logic 0.772ns (28.965%)  route 1.893ns (71.035%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.507 - 33.333 ) 
    Source Clock Delay      (SCD):    3.632ns = ( 20.299 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625    20.299    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y55         FDRE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.524    20.823 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.646    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.070    22.840    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.124    22.964 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.964    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X57Y56         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.507    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y56         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.354    36.861    
                         clock uncertainty           -0.035    36.826    
    SLICE_X57Y56         FDCE (Setup_fdce_C_D)        0.031    36.857    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                         -22.964    
  -------------------------------------------------------------------
                         slack                                 13.893    

Slack (MET) :             13.920ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.714ns  (logic 0.772ns (28.441%)  route 1.942ns (71.559%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 36.571 - 33.333 ) 
    Source Clock Delay      (SCD):    3.632ns = ( 20.299 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625    20.299    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y55         FDRE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.524    20.823 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.136    21.959    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.083 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.806    22.889    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.124    23.013 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    23.013    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X61Y58         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.571    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y58         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.368    36.939    
                         clock uncertainty           -0.035    36.904    
    SLICE_X61Y58         FDCE (Setup_fdce_C_D)        0.029    36.933    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                         -23.013    
  -------------------------------------------------------------------
                         slack                                 13.920    

Slack (MET) :             13.923ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.713ns  (logic 0.772ns (28.451%)  route 1.941ns (71.549%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 36.571 - 33.333 ) 
    Source Clock Delay      (SCD):    3.632ns = ( 20.299 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625    20.299    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y55         FDRE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.524    20.823 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.136    21.959    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.083 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.805    22.888    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X61Y58         LUT6 (Prop_lut6_I1_O)        0.124    23.012 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.012    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X61Y58         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.571    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y58         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.368    36.939    
                         clock uncertainty           -0.035    36.904    
    SLICE_X61Y58         FDCE (Setup_fdce_C_D)        0.031    36.935    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -23.012    
  -------------------------------------------------------------------
                         slack                                 13.923    

Slack (MET) :             13.971ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.587ns  (logic 0.772ns (29.847%)  route 1.815ns (70.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.632ns = ( 20.299 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625    20.299    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y55         FDRE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.524    20.823 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.646    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.991    22.761    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    22.885 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.885    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X55Y56         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.506    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y56         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.354    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X55Y56         FDCE (Setup_fdce_C_D)        0.031    36.856    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                         -22.885    
  -------------------------------------------------------------------
                         slack                                 13.971    

Slack (MET) :             13.995ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.563ns  (logic 0.772ns (30.118%)  route 1.791ns (69.882%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.507 - 33.333 ) 
    Source Clock Delay      (SCD):    3.632ns = ( 20.299 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625    20.299    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y55         FDRE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.524    20.823 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.646    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.968    22.738    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    22.862 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.862    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X57Y55         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.507    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y55         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.354    36.861    
                         clock uncertainty           -0.035    36.826    
    SLICE_X57Y55         FDCE (Setup_fdce_C_D)        0.031    36.857    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                         -22.862    
  -------------------------------------------------------------------
                         slack                                 13.995    

Slack (MET) :             14.044ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.558ns  (logic 0.767ns (29.981%)  route 1.791ns (70.019%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.507 - 33.333 ) 
    Source Clock Delay      (SCD):    3.632ns = ( 20.299 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625    20.299    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y55         FDRE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.524    20.823 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.646    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.968    22.738    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y55         LUT3 (Prop_lut3_I2_O)        0.119    22.857 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.857    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X57Y55         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.507    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y55         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.354    36.861    
                         clock uncertainty           -0.035    36.826    
    SLICE_X57Y55         FDCE (Setup_fdce_C_D)        0.075    36.901    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.901    
                         arrival time                         -22.857    
  -------------------------------------------------------------------
                         slack                                 14.044    

Slack (MET) :             14.130ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.428ns  (logic 0.772ns (31.792%)  route 1.656ns (68.208%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.507 - 33.333 ) 
    Source Clock Delay      (SCD):    3.632ns = ( 20.299 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.911    18.578    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.674 f  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.625    20.299    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X60Y55         FDRE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.524    20.823 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.646    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.833    22.603    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.124    22.727 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.727    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X57Y56         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.064 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.507    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y56         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.354    36.861    
                         clock uncertainty           -0.035    36.826    
    SLICE_X57Y56         FDCE (Setup_fdce_C_D)        0.031    36.857    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                         -22.727    
  -------------------------------------------------------------------
                         slack                                 14.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.594     1.377    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y50         FDPE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.518 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.120     1.638    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X60Y50         SRL16E                                       r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.769    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y50         SRL16E                                       r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.357     1.412    
    SLICE_X60Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.527    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.376    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y50         FDPE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.504 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.059     1.563    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X60Y50         SRL16E                                       r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.769    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X60Y50         SRL16E                                       r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.380     1.389    
    SLICE_X60Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.444    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.376    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y50         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141     1.517 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.573    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X61Y50         FDPE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.769    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y50         FDPE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.393     1.376    
    SLICE_X61Y50         FDPE (Hold_fdpe_C_D)         0.075     1.451    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.348    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X57Y58         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDCE (Prop_fdce_C_Q)         0.141     1.489 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.115     1.604    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X55Y57         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.740    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y57         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.357     1.383    
    SLICE_X55Y57         FDCE (Hold_fdce_C_D)         0.071     1.454    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.592     1.375    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X65Y59         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.141     1.516 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/Q
                         net (fo=2, routed)           0.098     1.614    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[11]
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.045     1.659 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.000     1.659    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[11]
    SLICE_X64Y59         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.862     1.769    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X64Y59         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                         clock pessimism             -0.381     1.388    
    SLICE_X64Y59         FDCE (Hold_fdce_C_D)         0.120     1.508    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.755%)  route 0.126ns (47.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.341    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y62         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.126     1.608    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X31Y62         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.732    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y62         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.357     1.375    
    SLICE_X31Y62         FDCE (Hold_fdce_C_D)         0.078     1.453    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.060%)  route 0.079ns (29.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.592     1.375    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y59         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDCE (Prop_fdce_C_Q)         0.141     1.516 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/Q
                         net (fo=3, routed)           0.079     1.595    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][8]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.640 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     1.640    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[7]
    SLICE_X62Y59         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.862     1.769    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y59         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.381     1.388    
    SLICE_X62Y59         FDCE (Hold_fdce_C_D)         0.092     1.480    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.511%)  route 0.128ns (47.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.343    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y58         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.128     1.611    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X29Y59         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.736    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y59         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.357     1.379    
    SLICE_X29Y59         FDCE (Hold_fdce_C_D)         0.070     1.449    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.479%)  route 0.128ns (47.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.343    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y59         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.128     1.612    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X28Y59         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.736    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y59         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.357     1.379    
    SLICE_X28Y59         FDCE (Hold_fdce_C_D)         0.070     1.449    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.811%)  route 0.131ns (48.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.783 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.343    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y59         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.131     1.615    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X29Y59         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.906 r  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.736    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y59         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.357     1.379    
    SLICE_X29Y59         FDCE (Hold_fdce_C_D)         0.072     1.451    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  microblaze_MCU_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X60Y55   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X61Y56   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y59   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X64Y59   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X64Y59   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X64Y59   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X64Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X64Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X64Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y56   microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y57   microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y58   microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y61   microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X50Y63   microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y58   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y50   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y50   microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.298ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.146ns  (logic 0.942ns (18.305%)  route 4.204ns (81.695%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns = ( 35.800 - 33.333 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 20.350 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.684    20.350    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.340    20.690 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.116    21.807    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.152    21.959 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.847    22.806    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.326    23.132 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.830    23.962    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.086 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.411    25.497    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y62         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.467    35.800    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y62         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.328    36.128    
                         clock uncertainty           -0.035    36.093    
    SLICE_X53Y62         FDCE (Setup_fdce_C_CE)      -0.298    35.795    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.795    
                         arrival time                         -25.497    
  -------------------------------------------------------------------
                         slack                                 10.298    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.154ns  (logic 0.942ns (18.275%)  route 4.212ns (81.725%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 36.427 - 33.333 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 20.350 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.684    20.350    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.340    20.690 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.116    21.807    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.152    21.959 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.847    22.806    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.326    23.132 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.830    23.962    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.086 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.419    25.505    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y68         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.094    36.427    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y68         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.328    36.755    
                         clock uncertainty           -0.035    36.720    
    SLICE_X50Y68         FDCE (Setup_fdce_C_CE)      -0.295    36.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.425    
                         arrival time                         -25.505    
  -------------------------------------------------------------------
                         slack                                 10.920    

Slack (MET) :             10.943ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.005ns  (logic 0.942ns (18.820%)  route 4.063ns (81.180%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 36.304 - 33.333 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 20.350 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.684    20.350    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.340    20.690 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.116    21.807    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.152    21.959 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.847    22.806    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.326    23.132 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.830    23.962    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.086 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.270    25.356    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y67         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.971    36.304    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y67         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.328    36.632    
                         clock uncertainty           -0.035    36.597    
    SLICE_X53Y67         FDCE (Setup_fdce_C_CE)      -0.298    36.299    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.299    
                         arrival time                         -25.356    
  -------------------------------------------------------------------
                         slack                                 10.943    

Slack (MET) :             10.967ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.862ns  (logic 0.942ns (19.374%)  route 3.920ns (80.626%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 36.185 - 33.333 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 20.350 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.684    20.350    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.340    20.690 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.116    21.807    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.152    21.959 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.847    22.806    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.326    23.132 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.830    23.962    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.086 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.127    25.213    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y65         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.852    36.185    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y65         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.328    36.513    
                         clock uncertainty           -0.035    36.478    
    SLICE_X53Y65         FDCE (Setup_fdce_C_CE)      -0.298    36.180    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.180    
                         arrival time                         -25.213    
  -------------------------------------------------------------------
                         slack                                 10.967    

Slack (MET) :             10.967ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.862ns  (logic 0.942ns (19.374%)  route 3.920ns (80.626%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 36.185 - 33.333 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 20.350 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.684    20.350    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.340    20.690 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.116    21.807    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.152    21.959 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.847    22.806    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.326    23.132 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.830    23.962    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.086 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.127    25.213    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y65         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.852    36.185    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y65         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.328    36.513    
                         clock uncertainty           -0.035    36.478    
    SLICE_X53Y65         FDCE (Setup_fdce_C_CE)      -0.298    36.180    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.180    
                         arrival time                         -25.213    
  -------------------------------------------------------------------
                         slack                                 10.967    

Slack (MET) :             10.967ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.862ns  (logic 0.942ns (19.374%)  route 3.920ns (80.626%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 36.185 - 33.333 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 20.350 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.684    20.350    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.340    20.690 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.116    21.807    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.152    21.959 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.847    22.806    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.326    23.132 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.830    23.962    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.086 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.127    25.213    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y65         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.852    36.185    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y65         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.328    36.513    
                         clock uncertainty           -0.035    36.478    
    SLICE_X53Y65         FDCE (Setup_fdce_C_CE)      -0.298    36.180    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.180    
                         arrival time                         -25.213    
  -------------------------------------------------------------------
                         slack                                 10.967    

Slack (MET) :             10.967ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.862ns  (logic 0.942ns (19.374%)  route 3.920ns (80.626%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 36.185 - 33.333 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 20.350 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.684    20.350    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.340    20.690 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.116    21.807    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.152    21.959 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.847    22.806    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.326    23.132 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.830    23.962    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.086 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.127    25.213    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y65         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.852    36.185    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y65         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.328    36.513    
                         clock uncertainty           -0.035    36.478    
    SLICE_X53Y65         FDCE (Setup_fdce_C_CE)      -0.298    36.180    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.180    
                         arrival time                         -25.213    
  -------------------------------------------------------------------
                         slack                                 10.967    

Slack (MET) :             11.255ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.030ns  (logic 0.942ns (23.377%)  route 3.088ns (76.623%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 35.619 - 33.333 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 20.350 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.684    20.350    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.340    20.690 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.116    21.807    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.152    21.959 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.847    22.806    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.326    23.132 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.771    23.902    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X57Y58         LUT5 (Prop_lut5_I0_O)        0.124    24.026 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.353    24.380    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X55Y58         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.286    35.619    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y58         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.349    35.968    
                         clock uncertainty           -0.035    35.933    
    SLICE_X55Y58         FDCE (Setup_fdce_C_CE)      -0.298    35.635    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.635    
                         arrival time                         -24.380    
  -------------------------------------------------------------------
                         slack                                 11.255    

Slack (MET) :             11.729ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.507ns  (logic 0.942ns (20.902%)  route 3.565ns (79.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.592 - 33.333 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 20.350 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.684    20.350    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.340    20.690 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.116    21.807    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.152    21.959 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.847    22.806    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.326    23.132 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.830    23.962    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.086 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.771    24.857    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X57Y64         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.259    36.592    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y64         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.328    36.920    
                         clock uncertainty           -0.035    36.884    
    SLICE_X57Y64         FDCE (Setup_fdce_C_CE)      -0.298    36.586    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.586    
                         arrival time                         -24.857    
  -------------------------------------------------------------------
                         slack                                 11.729    

Slack (MET) :             11.992ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.362ns  (logic 0.942ns (21.598%)  route 3.420ns (78.402%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 36.710 - 33.333 ) 
    Source Clock Delay      (SCD):    3.684ns = ( 20.350 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.684    20.350    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.340    20.690 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.116    21.807    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.152    21.959 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.847    22.806    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.326    23.132 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.771    23.902    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X57Y58         LUT5 (Prop_lut5_I0_O)        0.124    24.026 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.685    24.712    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X57Y63         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.377    36.710    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y63         FDCE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.328    37.038    
                         clock uncertainty           -0.035    37.002    
    SLICE_X57Y63         FDCE (Setup_fdce_C_CE)      -0.298    36.704    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.704    
                         arrival time                         -24.712    
  -------------------------------------------------------------------
                         slack                                 11.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.452ns  (logic 0.163ns (36.078%)  route 0.289ns (63.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 18.518 - 16.667 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 18.336 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.669    18.336    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y54         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.118    18.454 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.604    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    18.649 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.139    18.788    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.852    18.518    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.183    18.335    
    SLICE_X63Y56         FDCE (Hold_fdce_C_CE)       -0.075    18.260    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.260    
                         arrival time                          18.788    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.452ns  (logic 0.163ns (36.078%)  route 0.289ns (63.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 18.518 - 16.667 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 18.336 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.669    18.336    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y54         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.118    18.454 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.604    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    18.649 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.139    18.788    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.852    18.518    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.183    18.335    
    SLICE_X63Y56         FDCE (Hold_fdce_C_CE)       -0.075    18.260    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.260    
                         arrival time                          18.788    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.452ns  (logic 0.163ns (36.078%)  route 0.289ns (63.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 18.518 - 16.667 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 18.336 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.669    18.336    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y54         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.118    18.454 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.604    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    18.649 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.139    18.788    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.852    18.518    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.183    18.335    
    SLICE_X63Y56         FDCE (Hold_fdce_C_CE)       -0.075    18.260    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.260    
                         arrival time                          18.788    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.452ns  (logic 0.163ns (36.078%)  route 0.289ns (63.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 18.518 - 16.667 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 18.336 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.669    18.336    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y54         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.118    18.454 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.604    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    18.649 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.139    18.788    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.852    18.518    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.183    18.335    
    SLICE_X63Y56         FDCE (Hold_fdce_C_CE)       -0.075    18.260    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.260    
                         arrival time                          18.788    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.624ns  (logic 0.157ns (25.150%)  route 0.467ns (74.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 18.286 - 16.667 ) 
    Source Clock Delay      (SCD):    1.423ns = ( 18.090 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.423    18.090    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X59Y55         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.112    18.202 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.301    18.503    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X60Y55         LUT1 (Prop_lut1_I0_O)        0.045    18.548 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.166    18.714    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X59Y55         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.619    18.286    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X59Y55         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.196    18.090    
    SLICE_X59Y55         FDCE (Hold_fdce_C_D)         0.034    18.124    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.124    
                         arrival time                          18.714    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.157ns (23.696%)  route 0.506ns (76.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.423     1.423    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y55         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.112     1.535 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.506     2.041    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X58Y55         LUT3 (Prop_lut3_I2_O)        0.045     2.086 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.086    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X58Y55         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.619     1.619    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X58Y55         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.196     1.423    
    SLICE_X58Y55         FDCE (Hold_fdce_C_D)         0.055     1.478    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.536ns  (logic 0.163ns (30.435%)  route 0.373ns (69.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 18.518 - 16.667 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 18.336 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.669    18.336    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y54         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.118    18.454 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.604    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    18.649 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.223    18.872    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.852    18.518    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.183    18.335    
    SLICE_X62Y56         FDCE (Hold_fdce_C_CE)       -0.075    18.260    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.260    
                         arrival time                          18.872    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.536ns  (logic 0.163ns (30.435%)  route 0.373ns (69.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 18.518 - 16.667 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 18.336 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.669    18.336    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y54         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.118    18.454 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.604    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    18.649 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.223    18.872    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.852    18.518    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.183    18.335    
    SLICE_X62Y56         FDCE (Hold_fdce_C_CE)       -0.075    18.260    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.260    
                         arrival time                          18.872    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.536ns  (logic 0.163ns (30.435%)  route 0.373ns (69.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 18.518 - 16.667 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 18.336 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.669    18.336    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y54         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.118    18.454 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.604    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    18.649 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.223    18.872    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.852    18.518    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.183    18.335    
    SLICE_X62Y56         FDCE (Hold_fdce_C_CE)       -0.075    18.260    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.260    
                         arrival time                          18.872    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.536ns  (logic 0.163ns (30.435%)  route 0.373ns (69.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 18.518 - 16.667 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 18.336 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.669    18.336    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X64Y54         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.118    18.454 f  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.604    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    18.649 r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.223    18.872    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.852    18.518    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.183    18.335    
    SLICE_X62Y56         FDCE (Hold_fdce_C_CE)       -0.075    18.260    microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.260    
                         arrival time                          18.872    
  -------------------------------------------------------------------
                         slack                                  0.611    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { microblaze_MCU_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y55  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y55  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y55  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y55  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X58Y55  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y56  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y55  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X59Y55  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y55  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y55  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y55  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y55  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y54  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y54  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y54  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y54  microblaze_MCU_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0_1
  To Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.113ns (28.698%)  route 5.250ns (71.302%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y62         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.415     0.908    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.032 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.032    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.433    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.547 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.547    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.661 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.661    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.775 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.775    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.889 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.889    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.003 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.003    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.238 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=8, routed)           1.543     3.781    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.327     4.108 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           2.292     6.400    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.478     8.482    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.966    
                         clock uncertainty           -0.074     8.892    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     8.158    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 2.030ns (27.851%)  route 5.259ns (72.149%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.591     6.326    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.109    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 2.030ns (28.088%)  route 5.197ns (71.912%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.530     6.264    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.486     8.490    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.105    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 2.126ns (28.231%)  route 5.405ns (71.769%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.643     2.568    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.373     2.941 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=36, routed)          2.807     5.748    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.872 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_63_LOPT_REMAP/O
                         net (fo=1, routed)           0.696     6.568    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_32
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.461    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 1.880ns (25.174%)  route 5.588ns (74.826%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.560    -0.952    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X53Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.436    -0.097    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.299     0.202 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=3, routed)           0.428     0.630    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.124     0.754 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__26/O
                         net (fo=1, routed)           1.308     2.062    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X36Y65         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.529     2.591 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     2.591    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/E[0]
    SLICE_X36Y65         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     2.976 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.250     4.226    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.350 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=10, routed)          2.167     6.516    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.484     8.488    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.455    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.126ns (28.460%)  route 5.344ns (71.540%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.643     2.568    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.373     2.941 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=36, routed)          2.810     5.751    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.875 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7_LOPT_REMAP/O
                         net (fo=1, routed)           0.632     6.507    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.486     8.490    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.457    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 2.027ns (28.532%)  route 5.077ns (71.468%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.156     3.080    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.398     3.478 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          2.664     6.141    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.774     8.130    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.030ns (28.903%)  route 4.994ns (71.097%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.326     6.061    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.481     8.485    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.100    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 2.113ns (29.998%)  route 4.931ns (70.002%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y62         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.415     0.908    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.032 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.032    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.433    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.547 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.547    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.661 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.661    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.775 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.775    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.889 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.889    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.003 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.003    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.238 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=8, routed)           1.543     3.781    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.327     4.108 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           1.973     6.081    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y13         RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.472     8.477    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.491     8.967    
                         clock uncertainty           -0.074     8.894    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     8.160    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.160    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 2.030ns (29.134%)  route 4.938ns (70.866%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.270     6.005    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.487     8.491    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.975    
                         clock uncertainty           -0.074     8.901    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.106    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  2.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.098%)  route 0.186ns (56.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.561    -0.620    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y59         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/Q
                         net (fo=4, routed)           0.186    -0.293    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S117_in
    SLICE_X42Y59         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.830    -0.860    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y59         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.275    -0.585    
    SLICE_X42Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.402    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.567    -0.614    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.417    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.835    -0.854    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.614    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.075    -0.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.567    -0.614    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.417    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.838    -0.852    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.237    -0.614    
    SLICE_X55Y47         FDRE (Hold_fdre_C_D)         0.075    -0.539    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.565    -0.616    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.419    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.836    -0.854    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.075    -0.541    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.338%)  route 0.184ns (56.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.562    -0.619    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y54         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/Q
                         net (fo=4, routed)           0.184    -0.294    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S37_in
    SLICE_X46Y54         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.831    -0.858    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X46Y54         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.420    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.979%)  route 0.141ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.563    -0.618    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y52         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDSE (Prop_fdse_C_Q)         0.141    -0.477 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/Q
                         net (fo=4, routed)           0.141    -0.336    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S12_in
    SLICE_X42Y52         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.832    -0.858    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y52         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/CLK
                         clock pessimism              0.275    -0.583    
    SLICE_X42Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.466    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.566    -0.615    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.409    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.836    -0.854    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.075    -0.540    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.593    -0.588    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.382    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.863    -0.827    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.588    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.075    -0.513    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.594    -0.587    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.381    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.864    -0.825    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.587    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.075    -0.512    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.560    -0.621    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/Q
                         net (fo=1, routed)           0.051    -0.429    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_1
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.384 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1/O
                         net (fo=1, routed)           0.000    -0.384    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.827    -0.862    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/C
                         clock pessimism              0.254    -0.608    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092    -0.516    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblaze_MCU_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12     microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y56     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y61     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y57     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y57     microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0_1
  To Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 1.513ns (8.754%)  route 15.770ns (91.246%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 23.433 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.711    13.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.415 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_103/O
                         net (fo=1, routed)           0.000    13.415    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_103_n_0
    SLICE_X7Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.632 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    13.632    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_47_n_0
    SLICE_X7Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.726 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_19/O
                         net (fo=1, routed)           2.060    15.786    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_19_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I5_O)        0.316    16.102 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_6/O
                         net (fo=1, routed)           0.000    16.102    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_6_n_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    16.314 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    16.314    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_3_n_0
    SLICE_X32Y25         MUXF8 (Prop_muxf8_I1_O)      0.094    16.408 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.408    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[1]
    SLICE_X32Y25         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.428    23.433    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X32Y25         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/C
                         clock pessimism              0.492    23.924    
                         clock uncertainty           -0.085    23.840    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.064    23.904    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.900ns  (logic 1.551ns (9.178%)  route 15.349ns (90.822%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.704    13.285    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_101/O
                         net (fo=1, routed)           0.000    13.409    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_101_n_0
    SLICE_X3Y39          MUXF7 (Prop_muxf7_I1_O)      0.245    13.654 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_46/O
                         net (fo=1, routed)           0.000    13.654    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_46_n_0
    SLICE_X3Y39          MUXF8 (Prop_muxf8_I0_O)      0.104    13.758 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_19/O
                         net (fo=1, routed)           1.644    15.402    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_19_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.718 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_6/O
                         net (fo=1, routed)           0.000    15.718    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.930 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    15.930    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_3_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.024 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.024    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[2]
    SLICE_X31Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X31Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/C
                         clock pessimism              0.492    23.926    
                         clock uncertainty           -0.085    23.842    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)        0.064    23.906    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]
  -------------------------------------------------------------------
                         required time                         23.906    
                         arrival time                         -16.024    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.583ns  (logic 1.551ns (9.353%)  route 15.032ns (90.647%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.115    12.696    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.820 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_101/O
                         net (fo=1, routed)           0.000    12.820    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_101_n_0
    SLICE_X4Y37          MUXF7 (Prop_muxf7_I1_O)      0.245    13.065 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_46/O
                         net (fo=1, routed)           0.000    13.065    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_46_n_0
    SLICE_X4Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    13.169 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_19/O
                         net (fo=1, routed)           1.916    15.085    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_19_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.401 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_6/O
                         net (fo=1, routed)           0.000    15.401    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_6_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.613 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    15.613    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_3_n_0
    SLICE_X37Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.707 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    15.707    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/C
                         clock pessimism              0.564    23.998    
                         clock uncertainty           -0.085    23.914    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.064    23.978    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]
  -------------------------------------------------------------------
                         required time                         23.978    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.368ns  (logic 1.551ns (9.476%)  route 14.817ns (90.524%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.822    12.403    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124    12.527 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_101/O
                         net (fo=1, routed)           0.000    12.527    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_101_n_0
    SLICE_X3Y38          MUXF7 (Prop_muxf7_I1_O)      0.245    12.772 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_46/O
                         net (fo=1, routed)           0.000    12.772    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_46_n_0
    SLICE_X3Y38          MUXF8 (Prop_muxf8_I0_O)      0.104    12.876 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_19/O
                         net (fo=1, routed)           1.995    14.870    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_19_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.316    15.186 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_6/O
                         net (fo=1, routed)           0.000    15.186    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_6_n_0
    SLICE_X37Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.398 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    15.398    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_3_n_0
    SLICE_X37Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.492 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    15.492    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/C
                         clock pessimism              0.564    23.999    
                         clock uncertainty           -0.085    23.915    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.064    23.979    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]
  -------------------------------------------------------------------
                         required time                         23.979    
                         arrival time                         -15.492    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.512ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.271ns  (logic 1.513ns (9.299%)  route 14.758ns (90.701%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.013    12.593    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124    12.717 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_103/O
                         net (fo=1, routed)           0.000    12.717    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_103_n_0
    SLICE_X9Y41          MUXF7 (Prop_muxf7_I1_O)      0.217    12.934 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_47/O
                         net (fo=1, routed)           0.000    12.934    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_47_n_0
    SLICE_X9Y41          MUXF8 (Prop_muxf8_I1_O)      0.094    13.028 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_19/O
                         net (fo=1, routed)           1.745    14.773    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_19_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.316    15.089 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_6/O
                         net (fo=1, routed)           0.000    15.089    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_6_n_0
    SLICE_X31Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.301 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.301    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_3_n_0
    SLICE_X31Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.395 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.395    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X31Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.085    23.843    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)        0.064    23.907    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]
  -------------------------------------------------------------------
                         required time                         23.907    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                  8.512    

Slack (MET) :             8.516ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.264ns  (logic 1.551ns (9.536%)  route 14.713ns (90.464%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.083    12.663    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X11Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.787 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_101/O
                         net (fo=1, routed)           0.000    12.787    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_101_n_0
    SLICE_X11Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    13.032 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_46/O
                         net (fo=1, routed)           0.000    13.032    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_46_n_0
    SLICE_X11Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    13.136 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_19/O
                         net (fo=1, routed)           1.630    14.766    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_19_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.082 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_6/O
                         net (fo=1, routed)           0.000    15.082    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_6_n_0
    SLICE_X35Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.294 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.294    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_3_n_0
    SLICE_X35Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.388 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.388    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.429    23.434    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X35Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/C
                         clock pessimism              0.492    23.925    
                         clock uncertainty           -0.085    23.841    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.064    23.905    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         23.905    
                         arrival time                         -15.388    
  -------------------------------------------------------------------
                         slack                                  8.516    

Slack (MET) :             8.550ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 1.551ns (9.512%)  route 14.755ns (90.488%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.148    12.729    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.853 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_101/O
                         net (fo=1, routed)           0.000    12.853    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_101_n_0
    SLICE_X3Y37          MUXF7 (Prop_muxf7_I1_O)      0.245    13.098 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_46/O
                         net (fo=1, routed)           0.000    13.098    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_46_n_0
    SLICE_X3Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    13.202 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_19/O
                         net (fo=1, routed)           1.607    14.809    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_19_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316    15.125 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_6/O
                         net (fo=1, routed)           0.000    15.125    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_6_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    15.337 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.337    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_3_n_0
    SLICE_X37Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    15.431 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.431    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[0]
    SLICE_X37Y28         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.433    23.438    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y28         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/C
                         clock pessimism              0.564    24.001    
                         clock uncertainty           -0.085    23.917    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.064    23.981    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]
  -------------------------------------------------------------------
                         required time                         23.981    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                  8.550    

Slack (MET) :             8.634ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.219ns  (logic 1.551ns (9.563%)  route 14.668ns (90.437%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.823    12.404    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X4Y39          LUT6 (Prop_lut6_I4_O)        0.124    12.528 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_105/O
                         net (fo=1, routed)           0.000    12.528    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_105_n_0
    SLICE_X4Y39          MUXF7 (Prop_muxf7_I1_O)      0.245    12.773 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    12.773    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_50_n_0
    SLICE_X4Y39          MUXF8 (Prop_muxf8_I0_O)      0.104    12.877 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_23/O
                         net (fo=1, routed)           1.845    14.721    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_23_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.037 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_10/O
                         net (fo=1, routed)           0.000    15.037    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_10_n_0
    SLICE_X36Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.249 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    15.249    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_6_n_0
    SLICE_X36Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.343 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    15.343    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[3]
    SLICE_X36Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X36Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/C
                         clock pessimism              0.564    23.998    
                         clock uncertainty           -0.085    23.914    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)        0.064    23.978    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]
  -------------------------------------------------------------------
                         required time                         23.978    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  8.634    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.083ns  (logic 1.551ns (9.644%)  route 14.532ns (90.356%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.672    12.252    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    12.376 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_101/O
                         net (fo=1, routed)           0.000    12.376    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_101_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.245    12.621 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_46/O
                         net (fo=1, routed)           0.000    12.621    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_46_n_0
    SLICE_X9Y43          MUXF8 (Prop_muxf8_I0_O)      0.104    12.725 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_19/O
                         net (fo=1, routed)           1.860    14.585    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_19_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.316    14.901 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_6/O
                         net (fo=1, routed)           0.000    14.901    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_6_n_0
    SLICE_X33Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.113 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    15.113    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_3_n_0
    SLICE_X33Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.207 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    15.207    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X33Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.085    23.843    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.064    23.907    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         23.907    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.845ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.938ns  (logic 1.551ns (9.732%)  route 14.387ns (90.268%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.309    11.889    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.013 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_97/O
                         net (fo=1, routed)           0.000    12.013    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_97_n_0
    SLICE_X11Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    12.258 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    12.258    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_44_n_0
    SLICE_X11Y51         MUXF8 (Prop_muxf8_I0_O)      0.104    12.362 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_18/O
                         net (fo=1, routed)           2.078    14.440    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_18_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.316    14.756 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_6/O
                         net (fo=1, routed)           0.000    14.756    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_6_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    14.968 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    14.968    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_3_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.062 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    15.062    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X32Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.085    23.843    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.064    23.907    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]
  -------------------------------------------------------------------
                         required time                         23.907    
                         arrival time                         -15.062    
  -------------------------------------------------------------------
                         slack                                  8.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/CLK
                         clock pessimism              0.274    -0.588    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.334    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/CLK
                         clock pessimism              0.274    -0.588    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.334    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/CLK
                         clock pessimism              0.274    -0.588    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.334    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/CLK
                         clock pessimism              0.274    -0.588    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.334    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/CLK
                         clock pessimism              0.250    -0.601    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/CLK
                         clock pessimism              0.250    -0.601    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/CLK
                         clock pessimism              0.250    -0.601    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/CLK
                         clock pessimism              0.250    -0.601    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.632%)  route 0.319ns (69.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.564    -0.617    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y39         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/Q
                         net (fo=320, routed)         0.319    -0.157    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/ADDRD0
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.835    -0.855    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/WCLK
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/CLK
                         clock pessimism              0.274    -0.580    
    SLICE_X10Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.270    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.632%)  route 0.319ns (69.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.564    -0.617    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y39         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/Q
                         net (fo=320, routed)         0.319    -0.157    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/ADDRD0
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.835    -0.855    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/WCLK
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/CLK
                         clock pessimism              0.274    -0.580    
    SLICE_X10Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.270    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_microblaze_MCU_clk_wiz_1_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X59Y44     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X63Y43     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X63Y43     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X63Y43     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X63Y43     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X62Y44     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X62Y44     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X62Y44     microblaze_MCU_i/rst_clk_wiz_1_40M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X50Y24     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12800_12863_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X50Y24     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12800_12863_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X50Y24     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12800_12863_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X50Y24     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12800_12863_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y23     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12864_12927_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y23     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12864_12927_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y23     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12864_12927_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X46Y23     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_12864_12927_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X60Y12     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_14784_14847_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X60Y12     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_14784_14847_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y71     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_10816_10879_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y71     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_10816_10879_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y71     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_10816_10879_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y71     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_10816_10879_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X60Y0      microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_14720_14783_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y57     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_1920_1983_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y57     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_1920_1983_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X52Y57     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_1920_1983_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X54Y37     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_384_447_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X54Y37     microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_384_447_6_8/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microblaze_MCU_clk_wiz_1_0_1
  To Clock:  clkfbout_microblaze_MCU_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microblaze_MCU_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    microblaze_MCU_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0
  To Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       28.361ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.361ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.534ns  (logic 0.456ns (29.728%)  route 1.078ns (70.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           1.078     1.534    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[18]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.105    29.895    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                 28.361    

Slack (MET) :             28.681ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.236%)  route 0.802ns (63.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.802     1.258    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[22]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.061    29.939    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                 28.681    

Slack (MET) :             28.681ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.670%)  route 0.665ns (61.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.665     1.084    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.235    29.765    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.765    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 28.681    

Slack (MET) :             28.683ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.652%)  route 0.665ns (61.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.665     1.084    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.233    29.767    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 28.683    

Slack (MET) :             28.684ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.360%)  route 0.798ns (63.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.798     1.254    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[26]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.062    29.938    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         29.938    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 28.684    

Slack (MET) :             28.695ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.090ns  (logic 0.419ns (38.448%)  route 0.671ns (61.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.671     1.090    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[5]
    SLICE_X40Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)       -0.215    29.785    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         29.785    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 28.695    

Slack (MET) :             28.699ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.082ns  (logic 0.419ns (38.738%)  route 0.663ns (61.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.663     1.082    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X36Y49         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.219    29.781    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 28.699    

Slack (MET) :             28.714ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.067ns  (logic 0.419ns (39.287%)  route 0.648ns (60.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.648     1.067    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[19]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.219    29.781    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 28.714    

Slack (MET) :             28.721ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.065%)  route 0.627ns (59.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.627     1.046    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X36Y49         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.233    29.767    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 28.721    

Slack (MET) :             28.723ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.411%)  route 0.763ns (62.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.763     1.219    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[2]
    SLICE_X45Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y43         FDRE (Setup_fdre_C_D)       -0.058    29.942    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 28.723    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0_1
  To Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.113ns (28.698%)  route 5.250ns (71.302%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y62         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.415     0.908    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.032 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.032    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.433    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.547 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.547    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.661 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.661    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.775 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.775    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.889 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.889    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.003 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.003    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.238 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=8, routed)           1.543     3.781    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.327     4.108 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           2.292     6.400    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.478     8.482    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.966    
                         clock uncertainty           -0.074     8.892    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     8.158    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 2.030ns (27.851%)  route 5.259ns (72.149%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.591     6.326    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.109    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 2.030ns (28.088%)  route 5.197ns (71.912%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.530     6.264    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.486     8.490    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.105    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 2.126ns (28.231%)  route 5.405ns (71.769%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.643     2.568    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.373     2.941 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=36, routed)          2.807     5.748    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.872 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_63_LOPT_REMAP/O
                         net (fo=1, routed)           0.696     6.568    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_32
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.461    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 1.880ns (25.174%)  route 5.588ns (74.826%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.560    -0.952    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X53Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.436    -0.097    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.299     0.202 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=3, routed)           0.428     0.630    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.124     0.754 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__26/O
                         net (fo=1, routed)           1.308     2.062    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X36Y65         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.529     2.591 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     2.591    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/E[0]
    SLICE_X36Y65         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     2.976 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.250     4.226    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.350 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=10, routed)          2.167     6.516    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.484     8.488    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.455    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.126ns (28.460%)  route 5.344ns (71.540%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.643     2.568    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.373     2.941 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=36, routed)          2.810     5.751    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.875 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7_LOPT_REMAP/O
                         net (fo=1, routed)           0.632     6.507    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.486     8.490    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.457    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 2.027ns (28.532%)  route 5.077ns (71.468%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.156     3.080    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.398     3.478 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          2.664     6.141    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.774     8.130    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.030ns (28.903%)  route 4.994ns (71.097%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.326     6.061    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.481     8.485    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.100    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 2.113ns (29.998%)  route 4.931ns (70.002%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y62         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.415     0.908    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.032 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.032    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.433    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.547 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.547    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.661 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.661    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.775 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.775    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.889 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.889    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.003 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.003    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.238 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=8, routed)           1.543     3.781    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.327     4.108 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           1.973     6.081    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y13         RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.472     8.477    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.491     8.967    
                         clock uncertainty           -0.074     8.893    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     8.159    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 2.030ns (29.134%)  route 4.938ns (70.866%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.270     6.005    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.487     8.491    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.975    
                         clock uncertainty           -0.074     8.901    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.106    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  2.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.098%)  route 0.186ns (56.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.561    -0.620    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y59         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/Q
                         net (fo=4, routed)           0.186    -0.293    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S117_in
    SLICE_X42Y59         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.830    -0.860    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y59         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.275    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X42Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.328    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.567    -0.614    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.417    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.835    -0.854    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.075    -0.465    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.567    -0.614    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.417    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.838    -0.852    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.237    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X55Y47         FDRE (Hold_fdre_C_D)         0.075    -0.465    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.565    -0.616    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.419    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.836    -0.854    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.075    -0.467    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.338%)  route 0.184ns (56.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.562    -0.619    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y54         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/Q
                         net (fo=4, routed)           0.184    -0.294    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S37_in
    SLICE_X46Y54         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.831    -0.858    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X46Y54         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X46Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.346    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.979%)  route 0.141ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.563    -0.618    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y52         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDSE (Prop_fdse_C_Q)         0.141    -0.477 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/Q
                         net (fo=4, routed)           0.141    -0.336    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S12_in
    SLICE_X42Y52         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.832    -0.858    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y52         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/CLK
                         clock pessimism              0.275    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X42Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.392    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.566    -0.615    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.409    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.836    -0.854    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.075    -0.466    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.593    -0.588    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.382    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.863    -0.827    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.075    -0.439    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.594    -0.587    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.381    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.864    -0.825    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.075    -0.438    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.560    -0.621    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/Q
                         net (fo=1, routed)           0.051    -0.429    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_1
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.384 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1/O
                         net (fo=1, routed)           0.000    -0.384    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.827    -0.862    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092    -0.442    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0_1
  To Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       28.361ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.361ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.534ns  (logic 0.456ns (29.728%)  route 1.078ns (70.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           1.078     1.534    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[18]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.105    29.895    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                 28.361    

Slack (MET) :             28.681ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.236%)  route 0.802ns (63.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.802     1.258    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[22]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.061    29.939    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                 28.681    

Slack (MET) :             28.681ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.670%)  route 0.665ns (61.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.665     1.084    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.235    29.765    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.765    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 28.681    

Slack (MET) :             28.683ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.652%)  route 0.665ns (61.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.665     1.084    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.233    29.767    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 28.683    

Slack (MET) :             28.684ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.360%)  route 0.798ns (63.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.798     1.254    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[26]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.062    29.938    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         29.938    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 28.684    

Slack (MET) :             28.695ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.090ns  (logic 0.419ns (38.448%)  route 0.671ns (61.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.671     1.090    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[5]
    SLICE_X40Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)       -0.215    29.785    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         29.785    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 28.695    

Slack (MET) :             28.699ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.082ns  (logic 0.419ns (38.738%)  route 0.663ns (61.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.663     1.082    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X36Y49         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.219    29.781    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 28.699    

Slack (MET) :             28.714ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.067ns  (logic 0.419ns (39.287%)  route 0.648ns (60.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.648     1.067    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[19]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.219    29.781    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 28.714    

Slack (MET) :             28.721ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.065%)  route 0.627ns (59.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.627     1.046    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X36Y49         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.233    29.767    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 28.721    

Slack (MET) :             28.723ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.411%)  route 0.763ns (62.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.763     1.219    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[2]
    SLICE_X45Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y43         FDRE (Setup_fdre_C_D)       -0.058    29.942    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 28.723    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0
  To Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       73.494ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.494ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.552%)  route 0.945ns (67.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.945     1.401    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[14]
    SLICE_X44Y44         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.105    74.895    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         74.895    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 73.494    

Slack (MET) :             73.588ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.175ns  (logic 0.419ns (35.645%)  route 0.756ns (64.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.756     1.175    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[5]
    SLICE_X32Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.237    74.763    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         74.763    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 73.588    

Slack (MET) :             73.634ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.113ns  (logic 0.419ns (37.643%)  route 0.694ns (62.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.694     1.113    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[32]
    SLICE_X43Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.253    74.747    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         74.747    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 73.634    

Slack (MET) :             73.636ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.283ns  (logic 0.456ns (35.532%)  route 0.827ns (64.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.827     1.283    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[28]
    SLICE_X29Y48         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.081    74.919    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         74.919    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                 73.636    

Slack (MET) :             73.661ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.289%)  route 0.836ns (64.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.836     1.292    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X39Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)       -0.047    74.953    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         74.953    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                 73.661    

Slack (MET) :             73.697ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.068ns  (logic 0.419ns (39.221%)  route 0.649ns (60.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.649     1.068    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[33]
    SLICE_X44Y44         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.235    74.765    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         74.765    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 73.697    

Slack (MET) :             73.701ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.468%)  route 0.643ns (60.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.643     1.062    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[2]
    SLICE_X39Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)       -0.237    74.763    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         74.763    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 73.701    

Slack (MET) :             73.702ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.677%)  route 0.664ns (61.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.664     1.083    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[8]
    SLICE_X32Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.215    74.785    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         74.785    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 73.702    

Slack (MET) :             73.708ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.945%)  route 0.778ns (63.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.778     1.234    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X55Y52         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X55Y52         FDRE (Setup_fdre_C_D)       -0.058    74.942    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         74.942    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 73.708    

Slack (MET) :             73.711ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.798%)  route 0.634ns (60.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.634     1.053    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[30]
    SLICE_X29Y48         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.236    74.764    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         74.764    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 73.711    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0_1
  To Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       73.494ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.494ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.552%)  route 0.945ns (67.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.945     1.401    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[14]
    SLICE_X44Y44         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.105    74.895    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         74.895    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 73.494    

Slack (MET) :             73.588ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.175ns  (logic 0.419ns (35.645%)  route 0.756ns (64.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.756     1.175    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[5]
    SLICE_X32Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.237    74.763    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         74.763    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 73.588    

Slack (MET) :             73.634ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.113ns  (logic 0.419ns (37.643%)  route 0.694ns (62.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.694     1.113    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[32]
    SLICE_X43Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.253    74.747    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         74.747    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 73.634    

Slack (MET) :             73.636ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.283ns  (logic 0.456ns (35.532%)  route 0.827ns (64.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.827     1.283    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[28]
    SLICE_X29Y48         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.081    74.919    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         74.919    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                 73.636    

Slack (MET) :             73.661ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.289%)  route 0.836ns (64.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.836     1.292    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X39Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)       -0.047    74.953    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         74.953    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                 73.661    

Slack (MET) :             73.697ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.068ns  (logic 0.419ns (39.221%)  route 0.649ns (60.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.649     1.068    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[33]
    SLICE_X44Y44         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.235    74.765    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         74.765    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 73.697    

Slack (MET) :             73.701ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.468%)  route 0.643ns (60.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.643     1.062    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[2]
    SLICE_X39Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)       -0.237    74.763    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         74.763    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 73.701    

Slack (MET) :             73.702ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.677%)  route 0.664ns (61.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.664     1.083    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[8]
    SLICE_X32Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.215    74.785    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         74.785    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 73.702    

Slack (MET) :             73.708ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.945%)  route 0.778ns (63.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.778     1.234    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X55Y52         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X55Y52         FDRE (Setup_fdre_C_D)       -0.058    74.942    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         74.942    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 73.708    

Slack (MET) :             73.711ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.798%)  route 0.634ns (60.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.634     1.053    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[30]
    SLICE_X29Y48         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.236    74.764    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         74.764    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 73.711    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0_1
  To Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 1.513ns (8.754%)  route 15.770ns (91.246%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 23.433 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.711    13.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.415 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_103/O
                         net (fo=1, routed)           0.000    13.415    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_103_n_0
    SLICE_X7Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.632 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    13.632    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_47_n_0
    SLICE_X7Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.726 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_19/O
                         net (fo=1, routed)           2.060    15.786    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_19_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I5_O)        0.316    16.102 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_6/O
                         net (fo=1, routed)           0.000    16.102    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_6_n_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    16.314 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    16.314    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_3_n_0
    SLICE_X32Y25         MUXF8 (Prop_muxf8_I1_O)      0.094    16.408 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.408    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[1]
    SLICE_X32Y25         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.428    23.433    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X32Y25         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/C
                         clock pessimism              0.492    23.924    
                         clock uncertainty           -0.087    23.837    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.064    23.901    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]
  -------------------------------------------------------------------
                         required time                         23.901    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.900ns  (logic 1.551ns (9.178%)  route 15.349ns (90.822%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.704    13.285    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_101/O
                         net (fo=1, routed)           0.000    13.409    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_101_n_0
    SLICE_X3Y39          MUXF7 (Prop_muxf7_I1_O)      0.245    13.654 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_46/O
                         net (fo=1, routed)           0.000    13.654    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_46_n_0
    SLICE_X3Y39          MUXF8 (Prop_muxf8_I0_O)      0.104    13.758 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_19/O
                         net (fo=1, routed)           1.644    15.402    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_19_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.718 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_6/O
                         net (fo=1, routed)           0.000    15.718    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.930 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    15.930    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_3_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.024 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.024    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[2]
    SLICE_X31Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X31Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/C
                         clock pessimism              0.492    23.926    
                         clock uncertainty           -0.087    23.839    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)        0.064    23.903    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -16.024    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.583ns  (logic 1.551ns (9.353%)  route 15.032ns (90.647%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.115    12.696    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.820 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_101/O
                         net (fo=1, routed)           0.000    12.820    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_101_n_0
    SLICE_X4Y37          MUXF7 (Prop_muxf7_I1_O)      0.245    13.065 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_46/O
                         net (fo=1, routed)           0.000    13.065    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_46_n_0
    SLICE_X4Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    13.169 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_19/O
                         net (fo=1, routed)           1.916    15.085    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_19_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.401 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_6/O
                         net (fo=1, routed)           0.000    15.401    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_6_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.613 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    15.613    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_3_n_0
    SLICE_X37Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.707 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    15.707    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/C
                         clock pessimism              0.564    23.998    
                         clock uncertainty           -0.087    23.911    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.064    23.975    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.368ns  (logic 1.551ns (9.476%)  route 14.817ns (90.524%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.822    12.403    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124    12.527 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_101/O
                         net (fo=1, routed)           0.000    12.527    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_101_n_0
    SLICE_X3Y38          MUXF7 (Prop_muxf7_I1_O)      0.245    12.772 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_46/O
                         net (fo=1, routed)           0.000    12.772    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_46_n_0
    SLICE_X3Y38          MUXF8 (Prop_muxf8_I0_O)      0.104    12.876 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_19/O
                         net (fo=1, routed)           1.995    14.870    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_19_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.316    15.186 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_6/O
                         net (fo=1, routed)           0.000    15.186    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_6_n_0
    SLICE_X37Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.398 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    15.398    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_3_n_0
    SLICE_X37Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.492 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    15.492    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/C
                         clock pessimism              0.564    23.999    
                         clock uncertainty           -0.087    23.912    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.064    23.976    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]
  -------------------------------------------------------------------
                         required time                         23.976    
                         arrival time                         -15.492    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.271ns  (logic 1.513ns (9.299%)  route 14.758ns (90.701%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.013    12.593    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124    12.717 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_103/O
                         net (fo=1, routed)           0.000    12.717    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_103_n_0
    SLICE_X9Y41          MUXF7 (Prop_muxf7_I1_O)      0.217    12.934 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_47/O
                         net (fo=1, routed)           0.000    12.934    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_47_n_0
    SLICE_X9Y41          MUXF8 (Prop_muxf8_I1_O)      0.094    13.028 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_19/O
                         net (fo=1, routed)           1.745    14.773    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_19_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.316    15.089 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_6/O
                         net (fo=1, routed)           0.000    15.089    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_6_n_0
    SLICE_X31Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.301 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.301    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_3_n_0
    SLICE_X31Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.395 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.395    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X31Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.087    23.840    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)        0.064    23.904    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.514ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.264ns  (logic 1.551ns (9.536%)  route 14.713ns (90.464%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.083    12.663    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X11Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.787 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_101/O
                         net (fo=1, routed)           0.000    12.787    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_101_n_0
    SLICE_X11Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    13.032 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_46/O
                         net (fo=1, routed)           0.000    13.032    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_46_n_0
    SLICE_X11Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    13.136 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_19/O
                         net (fo=1, routed)           1.630    14.766    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_19_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.082 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_6/O
                         net (fo=1, routed)           0.000    15.082    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_6_n_0
    SLICE_X35Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.294 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.294    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_3_n_0
    SLICE_X35Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.388 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.388    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.429    23.434    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X35Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/C
                         clock pessimism              0.492    23.925    
                         clock uncertainty           -0.087    23.838    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.064    23.902    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         23.902    
                         arrival time                         -15.388    
  -------------------------------------------------------------------
                         slack                                  8.514    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 1.551ns (9.512%)  route 14.755ns (90.488%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.148    12.729    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.853 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_101/O
                         net (fo=1, routed)           0.000    12.853    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_101_n_0
    SLICE_X3Y37          MUXF7 (Prop_muxf7_I1_O)      0.245    13.098 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_46/O
                         net (fo=1, routed)           0.000    13.098    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_46_n_0
    SLICE_X3Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    13.202 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_19/O
                         net (fo=1, routed)           1.607    14.809    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_19_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316    15.125 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_6/O
                         net (fo=1, routed)           0.000    15.125    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_6_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    15.337 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.337    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_3_n_0
    SLICE_X37Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    15.431 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.431    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[0]
    SLICE_X37Y28         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.433    23.438    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y28         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/C
                         clock pessimism              0.564    24.001    
                         clock uncertainty           -0.087    23.914    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.064    23.978    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]
  -------------------------------------------------------------------
                         required time                         23.978    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.219ns  (logic 1.551ns (9.563%)  route 14.668ns (90.437%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.823    12.404    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X4Y39          LUT6 (Prop_lut6_I4_O)        0.124    12.528 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_105/O
                         net (fo=1, routed)           0.000    12.528    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_105_n_0
    SLICE_X4Y39          MUXF7 (Prop_muxf7_I1_O)      0.245    12.773 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    12.773    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_50_n_0
    SLICE_X4Y39          MUXF8 (Prop_muxf8_I0_O)      0.104    12.877 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_23/O
                         net (fo=1, routed)           1.845    14.721    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_23_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.037 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_10/O
                         net (fo=1, routed)           0.000    15.037    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_10_n_0
    SLICE_X36Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.249 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    15.249    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_6_n_0
    SLICE_X36Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.343 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    15.343    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[3]
    SLICE_X36Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X36Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/C
                         clock pessimism              0.564    23.998    
                         clock uncertainty           -0.087    23.911    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)        0.064    23.975    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        16.083ns  (logic 1.551ns (9.644%)  route 14.532ns (90.356%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.672    12.252    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    12.376 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_101/O
                         net (fo=1, routed)           0.000    12.376    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_101_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.245    12.621 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_46/O
                         net (fo=1, routed)           0.000    12.621    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_46_n_0
    SLICE_X9Y43          MUXF8 (Prop_muxf8_I0_O)      0.104    12.725 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_19/O
                         net (fo=1, routed)           1.860    14.585    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_19_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.316    14.901 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_6/O
                         net (fo=1, routed)           0.000    14.901    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_6_n_0
    SLICE_X33Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.113 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    15.113    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_3_n_0
    SLICE_X33Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.207 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    15.207    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X33Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.087    23.840    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.064    23.904    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.842ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.938ns  (logic 1.551ns (9.732%)  route 14.387ns (90.268%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.309    11.889    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.013 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_97/O
                         net (fo=1, routed)           0.000    12.013    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_97_n_0
    SLICE_X11Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    12.258 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    12.258    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_44_n_0
    SLICE_X11Y51         MUXF8 (Prop_muxf8_I0_O)      0.104    12.362 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_18/O
                         net (fo=1, routed)           2.078    14.440    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_18_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.316    14.756 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_6/O
                         net (fo=1, routed)           0.000    14.756    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_6_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    14.968 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    14.968    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_3_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.062 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    15.062    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X32Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.087    23.840    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.064    23.904    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -15.062    
  -------------------------------------------------------------------
                         slack                                  8.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/CLK
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.247    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/CLK
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.247    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/CLK
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.247    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/CLK
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.247    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/CLK
                         clock pessimism              0.250    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.204    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/CLK
                         clock pessimism              0.250    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.204    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/CLK
                         clock pessimism              0.250    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.204    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/CLK
                         clock pessimism              0.250    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.204    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.632%)  route 0.319ns (69.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.564    -0.617    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y39         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/Q
                         net (fo=320, routed)         0.319    -0.157    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/ADDRD0
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.835    -0.855    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/WCLK
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/CLK
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X10Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.632%)  route 0.319ns (69.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.564    -0.617    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y39         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/Q
                         net (fo=320, routed)         0.319    -0.157    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/ADDRD0
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.835    -0.855    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/WCLK
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/CLK
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X10Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0
  To Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.113ns (28.698%)  route 5.250ns (71.302%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y62         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.415     0.908    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.032 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.032    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.433    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.547 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.547    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.661 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.661    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.775 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.775    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.889 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.889    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.003 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.003    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.238 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=8, routed)           1.543     3.781    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.327     4.108 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           2.292     6.400    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.478     8.482    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.966    
                         clock uncertainty           -0.074     8.892    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     8.158    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 2.030ns (27.851%)  route 5.259ns (72.149%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.591     6.326    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.109    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 2.030ns (28.088%)  route 5.197ns (71.912%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.530     6.264    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.486     8.490    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.105    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 2.126ns (28.231%)  route 5.405ns (71.769%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.643     2.568    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.373     2.941 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=36, routed)          2.807     5.748    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.872 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_63_LOPT_REMAP/O
                         net (fo=1, routed)           0.696     6.568    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_32
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.461    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 1.880ns (25.174%)  route 5.588ns (74.826%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.560    -0.952    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X53Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.436    -0.097    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X53Y51         LUT2 (Prop_lut2_I1_O)        0.299     0.202 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=3, routed)           0.428     0.630    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.124     0.754 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__26/O
                         net (fo=1, routed)           1.308     2.062    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X36Y65         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.529     2.591 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     2.591    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/E[0]
    SLICE_X36Y65         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     2.976 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           1.250     4.226    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.124     4.350 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=10, routed)          2.167     6.516    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.484     8.488    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.455    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.126ns (28.460%)  route 5.344ns (71.540%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.643     2.568    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.373     2.941 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=36, routed)          2.810     5.751    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.875 r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7_LOPT_REMAP/O
                         net (fo=1, routed)           0.632     6.507    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.486     8.490    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.457    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 2.027ns (28.532%)  route 5.077ns (71.468%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.156     3.080    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.398     3.478 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          2.664     6.141    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.490     8.494    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.774     8.130    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.030ns (28.903%)  route 4.994ns (71.097%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.326     6.061    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.481     8.485    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.100    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 2.113ns (29.998%)  route 4.931ns (70.002%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X39Y62         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.415     0.908    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.032 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.032    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.433    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.547 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.547    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.661 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.661    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.775 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.775    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.889 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.889    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.003 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.003    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.238 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=8, routed)           1.543     3.781    microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.327     4.108 r  microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           1.973     6.081    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y13         RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.472     8.477    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.491     8.967    
                         clock uncertainty           -0.074     8.893    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     8.159    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@10.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 2.030ns (29.134%)  route 4.938ns (70.866%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.549    -0.963    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y63         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[2]/Q
                         net (fo=1, routed)           1.258     0.751    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[27]
    SLICE_X41Y59         LUT6 (Prop_lut6_I2_O)        0.124     0.875 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.875    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.425 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.425    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.539 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.539    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.653 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.653    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.924 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.409     3.334    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.401     3.735 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.270     6.005    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        1.487     8.491    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.975    
                         clock uncertainty           -0.074     8.901    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.795     8.106    microblaze_MCU_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  2.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.098%)  route 0.186ns (56.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.561    -0.620    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y59         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/Q
                         net (fo=4, routed)           0.186    -0.293    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S117_in
    SLICE_X42Y59         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.830    -0.860    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y59         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.275    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X42Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.328    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.567    -0.614    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.417    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.835    -0.854    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y51         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.075    -0.465    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.567    -0.614    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.417    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.838    -0.852    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X55Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.237    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X55Y47         FDRE (Hold_fdre_C_D)         0.075    -0.465    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.565    -0.616    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.419    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.836    -0.854    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X53Y41         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.075    -0.467    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.338%)  route 0.184ns (56.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.562    -0.619    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y54         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/Q
                         net (fo=4, routed)           0.184    -0.294    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S37_in
    SLICE_X46Y54         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.831    -0.858    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X46Y54         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X46Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.346    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.979%)  route 0.141ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.563    -0.618    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X44Y52         FDSE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDSE (Prop_fdse_C_Q)         0.141    -0.477 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/Q
                         net (fo=4, routed)           0.141    -0.336    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S12_in
    SLICE_X42Y52         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.832    -0.858    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y52         SRL16E                                       r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/CLK
                         clock pessimism              0.275    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X42Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.392    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.566    -0.615    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.409    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.836    -0.854    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X48Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.075    -0.466    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.593    -0.588    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.382    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.863    -0.827    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X58Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.075    -0.439    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.594    -0.587    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.381    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.864    -0.825    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y51         FDRE                                         r  microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.075    -0.438    microblaze_MCU_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out1_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.560    -0.621    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg/Q
                         net (fo=1, routed)           0.051    -0.429    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_1
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.384 r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1/O
                         net (fo=1, routed)           0.000    -0.384    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out1_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1463, routed)        0.827    -0.862    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y65         FDRE                                         r  microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092    -0.442    microblaze_MCU_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_i_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0
  To Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.361ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.361ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.534ns  (logic 0.456ns (29.728%)  route 1.078ns (70.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           1.078     1.534    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[18]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.105    29.895    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                 28.361    

Slack (MET) :             28.681ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.236%)  route 0.802ns (63.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.802     1.258    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[22]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.061    29.939    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                 28.681    

Slack (MET) :             28.681ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.670%)  route 0.665ns (61.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.665     1.084    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.235    29.765    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.765    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 28.681    

Slack (MET) :             28.683ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.652%)  route 0.665ns (61.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.665     1.084    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.233    29.767    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 28.683    

Slack (MET) :             28.684ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.360%)  route 0.798ns (63.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.798     1.254    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[26]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.062    29.938    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         29.938    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 28.684    

Slack (MET) :             28.695ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.090ns  (logic 0.419ns (38.448%)  route 0.671ns (61.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.671     1.090    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[5]
    SLICE_X40Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)       -0.215    29.785    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         29.785    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 28.695    

Slack (MET) :             28.699ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.082ns  (logic 0.419ns (38.738%)  route 0.663ns (61.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.663     1.082    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X36Y49         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.219    29.781    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 28.699    

Slack (MET) :             28.714ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.067ns  (logic 0.419ns (39.287%)  route 0.648ns (60.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.648     1.067    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[19]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.219    29.781    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 28.714    

Slack (MET) :             28.721ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.065%)  route 0.627ns (59.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.627     1.046    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X36Y49         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.233    29.767    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 28.721    

Slack (MET) :             28.723ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.411%)  route 0.763ns (62.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.763     1.219    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[2]
    SLICE_X45Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y43         FDRE (Setup_fdre_C_D)       -0.058    29.942    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 28.723    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0_1
  To Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.361ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.361ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.534ns  (logic 0.456ns (29.728%)  route 1.078ns (70.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           1.078     1.534    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[18]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.105    29.895    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                 28.361    

Slack (MET) :             28.681ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.236%)  route 0.802ns (63.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.802     1.258    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[22]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.061    29.939    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                 28.681    

Slack (MET) :             28.681ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.670%)  route 0.665ns (61.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.665     1.084    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.235    29.765    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.765    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 28.681    

Slack (MET) :             28.683ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.652%)  route 0.665ns (61.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.665     1.084    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.233    29.767    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 28.683    

Slack (MET) :             28.684ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.360%)  route 0.798ns (63.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.798     1.254    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[26]
    SLICE_X47Y47         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y47         FDRE (Setup_fdre_C_D)       -0.062    29.938    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         29.938    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 28.684    

Slack (MET) :             28.695ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.090ns  (logic 0.419ns (38.448%)  route 0.671ns (61.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.671     1.090    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[5]
    SLICE_X40Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)       -0.215    29.785    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         29.785    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 28.695    

Slack (MET) :             28.699ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.082ns  (logic 0.419ns (38.738%)  route 0.663ns (61.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.663     1.082    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X36Y49         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.219    29.781    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 28.699    

Slack (MET) :             28.714ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.067ns  (logic 0.419ns (39.287%)  route 0.648ns (60.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.648     1.067    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[19]
    SLICE_X45Y45         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.219    29.781    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 28.714    

Slack (MET) :             28.721ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.065%)  route 0.627ns (59.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.627     1.046    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X36Y49         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.233    29.767    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 28.721    

Slack (MET) :             28.723ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.411%)  route 0.763ns (62.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.763     1.219    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[2]
    SLICE_X45Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y43         FDRE (Setup_fdre_C_D)       -0.058    29.942    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 28.723    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0
  To Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       73.494ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.494ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.552%)  route 0.945ns (67.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.945     1.401    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[14]
    SLICE_X44Y44         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.105    74.895    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         74.895    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 73.494    

Slack (MET) :             73.588ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.175ns  (logic 0.419ns (35.645%)  route 0.756ns (64.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.756     1.175    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[5]
    SLICE_X32Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.237    74.763    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         74.763    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 73.588    

Slack (MET) :             73.634ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.113ns  (logic 0.419ns (37.643%)  route 0.694ns (62.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.694     1.113    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[32]
    SLICE_X43Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.253    74.747    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         74.747    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 73.634    

Slack (MET) :             73.636ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.283ns  (logic 0.456ns (35.532%)  route 0.827ns (64.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.827     1.283    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[28]
    SLICE_X29Y48         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.081    74.919    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         74.919    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                 73.636    

Slack (MET) :             73.661ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.289%)  route 0.836ns (64.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.836     1.292    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X39Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)       -0.047    74.953    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         74.953    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                 73.661    

Slack (MET) :             73.697ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.068ns  (logic 0.419ns (39.221%)  route 0.649ns (60.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.649     1.068    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[33]
    SLICE_X44Y44         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.235    74.765    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         74.765    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 73.697    

Slack (MET) :             73.701ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.468%)  route 0.643ns (60.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.643     1.062    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[2]
    SLICE_X39Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)       -0.237    74.763    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         74.763    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 73.701    

Slack (MET) :             73.702ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.677%)  route 0.664ns (61.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.664     1.083    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[8]
    SLICE_X32Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.215    74.785    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         74.785    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 73.702    

Slack (MET) :             73.708ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.945%)  route 0.778ns (63.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.778     1.234    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X55Y52         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X55Y52         FDRE (Setup_fdre_C_D)       -0.058    74.942    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         74.942    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 73.708    

Slack (MET) :             73.711ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.798%)  route 0.634ns (60.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.634     1.053    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[30]
    SLICE_X29Y48         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.236    74.764    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         74.764    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 73.711    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0
  To Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 1.513ns (8.754%)  route 15.770ns (91.246%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 23.433 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.711    13.291    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.415 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_103/O
                         net (fo=1, routed)           0.000    13.415    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_103_n_0
    SLICE_X7Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.632 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_47/O
                         net (fo=1, routed)           0.000    13.632    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_47_n_0
    SLICE_X7Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.726 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_19/O
                         net (fo=1, routed)           2.060    15.786    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_19_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I5_O)        0.316    16.102 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_6/O
                         net (fo=1, routed)           0.000    16.102    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[1]_i_6_n_0
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    16.314 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    16.314    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_3_n_0
    SLICE_X32Y25         MUXF8 (Prop_muxf8_I1_O)      0.094    16.408 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.408    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[1]
    SLICE_X32Y25         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.428    23.433    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X32Y25         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]/C
                         clock pessimism              0.492    23.924    
                         clock uncertainty           -0.087    23.837    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.064    23.901    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[1]
  -------------------------------------------------------------------
                         required time                         23.901    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.900ns  (logic 1.551ns (9.178%)  route 15.349ns (90.822%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.704    13.285    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.124    13.409 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_101/O
                         net (fo=1, routed)           0.000    13.409    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_101_n_0
    SLICE_X3Y39          MUXF7 (Prop_muxf7_I1_O)      0.245    13.654 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_46/O
                         net (fo=1, routed)           0.000    13.654    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_46_n_0
    SLICE_X3Y39          MUXF8 (Prop_muxf8_I0_O)      0.104    13.758 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_19/O
                         net (fo=1, routed)           1.644    15.402    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_19_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.718 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_6/O
                         net (fo=1, routed)           0.000    15.718    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[2]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.930 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    15.930    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_3_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    16.024 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.024    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[2]
    SLICE_X31Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X31Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]/C
                         clock pessimism              0.492    23.926    
                         clock uncertainty           -0.087    23.839    
    SLICE_X31Y26         FDRE (Setup_fdre_C_D)        0.064    23.903    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[2]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -16.024    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.583ns  (logic 1.551ns (9.353%)  route 15.032ns (90.647%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.115    12.696    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.820 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_101/O
                         net (fo=1, routed)           0.000    12.820    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_101_n_0
    SLICE_X4Y37          MUXF7 (Prop_muxf7_I1_O)      0.245    13.065 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_46/O
                         net (fo=1, routed)           0.000    13.065    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_46_n_0
    SLICE_X4Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    13.169 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_19/O
                         net (fo=1, routed)           1.916    15.085    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_19_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.401 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_6/O
                         net (fo=1, routed)           0.000    15.401    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[2]_i_6_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.613 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    15.613    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_3_n_0
    SLICE_X37Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.707 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    15.707    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]/C
                         clock pessimism              0.564    23.998    
                         clock uncertainty           -0.087    23.911    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.064    23.975    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[2]
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.368ns  (logic 1.551ns (9.476%)  route 14.817ns (90.524%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.822    12.403    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124    12.527 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_101/O
                         net (fo=1, routed)           0.000    12.527    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_101_n_0
    SLICE_X3Y38          MUXF7 (Prop_muxf7_I1_O)      0.245    12.772 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_46/O
                         net (fo=1, routed)           0.000    12.772    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_46_n_0
    SLICE_X3Y38          MUXF8 (Prop_muxf8_I0_O)      0.104    12.876 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_19/O
                         net (fo=1, routed)           1.995    14.870    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_19_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I5_O)        0.316    15.186 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_6/O
                         net (fo=1, routed)           0.000    15.186    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[3]_i_6_n_0
    SLICE_X37Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.398 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    15.398    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_3_n_0
    SLICE_X37Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.492 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    15.492    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]/C
                         clock pessimism              0.564    23.999    
                         clock uncertainty           -0.087    23.912    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.064    23.976    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[3]
  -------------------------------------------------------------------
                         required time                         23.976    
                         arrival time                         -15.492    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.271ns  (logic 1.513ns (9.299%)  route 14.758ns (90.701%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.013    12.593    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.124    12.717 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_103/O
                         net (fo=1, routed)           0.000    12.717    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_103_n_0
    SLICE_X9Y41          MUXF7 (Prop_muxf7_I1_O)      0.217    12.934 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_47/O
                         net (fo=1, routed)           0.000    12.934    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_47_n_0
    SLICE_X9Y41          MUXF8 (Prop_muxf8_I1_O)      0.094    13.028 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_19/O
                         net (fo=1, routed)           1.745    14.773    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_19_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.316    15.089 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_6/O
                         net (fo=1, routed)           0.000    15.089    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[0]_i_6_n_0
    SLICE_X31Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.301 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.301    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_3_n_0
    SLICE_X31Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.395 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.395    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X31Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.087    23.840    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)        0.064    23.904    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[0]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.514ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.264ns  (logic 1.551ns (9.536%)  route 14.713ns (90.464%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.083    12.663    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X11Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.787 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_101/O
                         net (fo=1, routed)           0.000    12.787    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_101_n_0
    SLICE_X11Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    13.032 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_46/O
                         net (fo=1, routed)           0.000    13.032    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_46_n_0
    SLICE_X11Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    13.136 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_19/O
                         net (fo=1, routed)           1.630    14.766    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_19_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.082 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_6/O
                         net (fo=1, routed)           0.000    15.082    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[0]_i_6_n_0
    SLICE_X35Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.294 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.294    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_3_n_0
    SLICE_X35Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.388 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.388    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.429    23.434    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X35Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]/C
                         clock pessimism              0.492    23.925    
                         clock uncertainty           -0.087    23.838    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.064    23.902    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         23.902    
                         arrival time                         -15.388    
  -------------------------------------------------------------------
                         slack                                  8.514    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 1.551ns (9.512%)  route 14.755ns (90.488%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        13.148    12.729    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.853 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_101/O
                         net (fo=1, routed)           0.000    12.853    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_101_n_0
    SLICE_X3Y37          MUXF7 (Prop_muxf7_I1_O)      0.245    13.098 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_46/O
                         net (fo=1, routed)           0.000    13.098    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_46_n_0
    SLICE_X3Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    13.202 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_19/O
                         net (fo=1, routed)           1.607    14.809    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_19_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316    15.125 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_6/O
                         net (fo=1, routed)           0.000    15.125    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[0]_i_6_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    15.337 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.337    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_3_n_0
    SLICE_X37Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    15.431 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.431    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[0]
    SLICE_X37Y28         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.433    23.438    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X37Y28         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]/C
                         clock pessimism              0.564    24.001    
                         clock uncertainty           -0.087    23.914    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.064    23.978    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[0]
  -------------------------------------------------------------------
                         required time                         23.978    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.219ns  (logic 1.551ns (9.563%)  route 14.668ns (90.437%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.823    12.404    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X4Y39          LUT6 (Prop_lut6_I4_O)        0.124    12.528 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_105/O
                         net (fo=1, routed)           0.000    12.528    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_105_n_0
    SLICE_X4Y39          MUXF7 (Prop_muxf7_I1_O)      0.245    12.773 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_50/O
                         net (fo=1, routed)           0.000    12.773    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_50_n_0
    SLICE_X4Y39          MUXF8 (Prop_muxf8_I0_O)      0.104    12.877 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_23/O
                         net (fo=1, routed)           1.845    14.721    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_23_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.316    15.037 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_10/O
                         net (fo=1, routed)           0.000    15.037    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red[3]_i_10_n_0
    SLICE_X36Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    15.249 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    15.249    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_6_n_0
    SLICE_X36Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    15.343 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    15.343    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/p_1_in[3]
    SLICE_X36Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.430    23.435    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X36Y26         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]/C
                         clock pessimism              0.564    23.998    
                         clock uncertainty           -0.087    23.911    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)        0.064    23.975    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        16.083ns  (logic 1.551ns (9.644%)  route 14.532ns (90.356%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.672    12.252    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    12.376 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_101/O
                         net (fo=1, routed)           0.000    12.376    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_101_n_0
    SLICE_X9Y43          MUXF7 (Prop_muxf7_I1_O)      0.245    12.621 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_46/O
                         net (fo=1, routed)           0.000    12.621    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_46_n_0
    SLICE_X9Y43          MUXF8 (Prop_muxf8_I0_O)      0.104    12.725 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_19/O
                         net (fo=1, routed)           1.860    14.585    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_19_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.316    14.901 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_6/O
                         net (fo=1, routed)           0.000    14.901    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue[3]_i_6_n_0
    SLICE_X33Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    15.113 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    15.113    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_3_n_0
    SLICE_X33Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.207 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    15.207    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X33Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.087    23.840    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.064    23.904    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.842ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@25.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.938ns  (logic 1.551ns (9.732%)  route 14.387ns (90.268%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.636    -0.876    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/clk
    SLICE_X58Y8          FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/hcount_next_reg[9]/Q
                         net (fo=773, routed)        12.309    11.889    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/red_reg[3]_i_53_0[5]
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.013 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_97/O
                         net (fo=1, routed)           0.000    12.013    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_97_n_0
    SLICE_X11Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    12.258 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    12.258    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_44_n_0
    SLICE_X11Y51         MUXF8 (Prop_muxf8_I0_O)      0.104    12.362 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_18/O
                         net (fo=1, routed)           2.078    14.440    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_18_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.316    14.756 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_6/O
                         net (fo=1, routed)           0.000    14.756    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green[1]_i_6_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    14.968 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    14.968    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_3_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    15.062 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    15.062    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        1.431    23.436    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/clk
    SLICE_X32Y27         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]/C
                         clock pessimism              0.492    23.927    
                         clock uncertainty           -0.087    23.840    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.064    23.904    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/green_reg[1]
  -------------------------------------------------------------------
                         required time                         23.904    
                         arrival time                         -15.062    
  -------------------------------------------------------------------
                         slack                                  8.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA/CLK
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.247    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB/CLK
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.247    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC/CLK
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.247    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.559    -0.622    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y36         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep__6/Q
                         net (fo=320, routed)         0.255    -0.227    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/ADDRD2
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.827    -0.863    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/WCLK
    SLICE_X38Y35         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD/CLK
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.087    -0.501    
    SLICE_X38Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.247    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_3072_3135_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA/CLK
                         clock pessimism              0.250    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.204    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB/CLK
                         clock pessimism              0.250    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.204    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC/CLK
                         clock pessimism              0.250    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.204    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.567    -0.614    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__6/Q
                         net (fo=320, routed)         0.293    -0.180    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/ADDRD0
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.838    -0.852    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/WCLK
    SLICE_X54Y48         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD/CLK
                         clock pessimism              0.250    -0.601    
                         clock uncertainty            0.087    -0.514    
    SLICE_X54Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.204    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_704_767_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.632%)  route 0.319ns (69.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.564    -0.617    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y39         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/Q
                         net (fo=320, routed)         0.319    -0.157    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/ADDRD0
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.835    -0.855    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/WCLK
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA/CLK
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X10Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise@0.000ns - clk_out2_microblaze_MCU_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.632%)  route 0.319ns (69.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.564    -0.617    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y39         FDRE                                         r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/slv_reg0_reg[12]_rep__0/Q
                         net (fo=320, routed)         0.319    -0.157    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/ADDRD0
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_microblaze_MCU_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    microblaze_MCU_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  microblaze_MCU_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    microblaze_MCU_i/clk_wiz_1/inst/clk_in1_microblaze_MCU_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  microblaze_MCU_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    microblaze_MCU_i/clk_wiz_1/inst/clk_out2_microblaze_MCU_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  microblaze_MCU_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=4687, routed)        0.835    -0.855    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/WCLK
    SLICE_X10Y41         RAMD64E                                      r  microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB/CLK
                         clock pessimism              0.274    -0.580    
                         clock uncertainty            0.087    -0.493    
    SLICE_X10Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    microblaze_MCU_i/vga_basic_control_0/inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg_8384_8447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_MCU_clk_wiz_1_0_1
  To Clock:  clk_out2_microblaze_MCU_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       73.494ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.494ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.401ns  (logic 0.456ns (32.552%)  route 0.945ns (67.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.945     1.401    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[14]
    SLICE_X44Y44         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.105    74.895    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         74.895    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 73.494    

Slack (MET) :             73.588ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.175ns  (logic 0.419ns (35.645%)  route 0.756ns (64.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.756     1.175    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[5]
    SLICE_X32Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.237    74.763    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         74.763    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 73.588    

Slack (MET) :             73.634ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.113ns  (logic 0.419ns (37.643%)  route 0.694ns (62.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.694     1.113    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[32]
    SLICE_X43Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.253    74.747    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         74.747    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 73.634    

Slack (MET) :             73.636ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.283ns  (logic 0.456ns (35.532%)  route 0.827ns (64.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.827     1.283    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[28]
    SLICE_X29Y48         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.081    74.919    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         74.919    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                 73.636    

Slack (MET) :             73.661ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.289%)  route 0.836ns (64.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.836     1.292    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X39Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)       -0.047    74.953    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         74.953    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                 73.661    

Slack (MET) :             73.697ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.068ns  (logic 0.419ns (39.221%)  route 0.649ns (60.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.649     1.068    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[33]
    SLICE_X44Y44         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.235    74.765    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         74.765    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 73.697    

Slack (MET) :             73.701ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.468%)  route 0.643ns (60.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.643     1.062    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[2]
    SLICE_X39Y42         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)       -0.237    74.763    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         74.763    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 73.701    

Slack (MET) :             73.702ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.677%)  route 0.664ns (61.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.664     1.083    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[8]
    SLICE_X32Y43         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.215    74.785    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         74.785    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 73.702    

Slack (MET) :             73.708ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.945%)  route 0.778ns (63.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.778     1.234    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X55Y52         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X55Y52         FDRE (Setup_fdre_C_D)       -0.058    74.942    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         74.942    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 73.708    

Slack (MET) :             73.711ns  (required time - arrival time)
  Source:                 microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_microblaze_MCU_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_microblaze_MCU_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.798%)  route 0.634ns (60.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48                                      0.000     0.000 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.634     1.053    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[30]
    SLICE_X29Y48         FDRE                                         r  microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.236    74.764    microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         74.764    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 73.711    





