{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 10:54:52 2018 " "Info: Processing started: Thu Dec 20 10:54:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl:inst\|nextstate\[2\] " "Warning: Node \"ctrl:inst\|nextstate\[2\]\" is a latch" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[2\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[2\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[6\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[6\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[8\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[8\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[7\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[7\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[5\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[5\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[3\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[3\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[4\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[4\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl:inst\|nextstate\[1\] " "Warning: Node \"ctrl:inst\|nextstate\[1\]\" is a latch" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl:inst\|nextstate\[0\] " "Warning: Node \"ctrl:inst\|nextstate\[0\]\" is a latch" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[9\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[9\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[10\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[10\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[11\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[11\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[12\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[12\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[13\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[13\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[14\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[14\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[15\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[15\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[16\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[16\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[17\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[17\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[18\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[18\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[19\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[19\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[20\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[20\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[21\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[21\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[22\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[22\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[24\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[24\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[25\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[25\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[26\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[26\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[27\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[27\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[28\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[28\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[30\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[30\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[31\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[31\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[23\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[23\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[29\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[29\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|NPCOp\[0\] " "Info: Detected ripple clock \"ctrl:inst\|NPCOp\[0\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|NPCOp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "NPC:PC_UPDATE\|Mux30~25 " "Info: Detected gated clock \"NPC:PC_UPDATE\|Mux30~25\" as buffer" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 12 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "NPC:PC_UPDATE\|Mux30~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|NPCOp\[1\] " "Info: Detected ripple clock \"ctrl:inst\|NPCOp\[1\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|NPCOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ctrl:inst\|PCWr~211 " "Info: Detected gated clock \"ctrl:inst\|PCWr~211\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|PCWr~211" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|state\[0\] " "Info: Detected ripple clock \"ctrl:inst\|state\[0\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|state\[1\] " "Info: Detected ripple clock \"ctrl:inst\|state\[1\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|state\[2\] " "Info: Detected ripple clock \"ctrl:inst\|state\[2\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 register ctrl:inst\|NPCOp\[1\] 34.25 MHz 29.2 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 34.25 MHz between source memory \"RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"ctrl:inst\|NPCOp\[1\]\" (period= 29.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.020 ns + Longest memory register " "Info: + Longest memory to register delay is 14.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X64_Y27 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[1\] 2 MEM M4K_X64_Y27 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X64_Y27; Fanout = 1; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.271 ns) 4.707 ns RF:REG_FILE\|RD1\[1\]~9310 3 COMB LCCOMB_X82_Y24_N18 1 " "Info: 3: + IC(1.445 ns) + CELL(0.271 ns) = 4.707 ns; Loc. = LCCOMB_X82_Y24_N18; Fanout = 1; COMB Node = 'RF:REG_FILE\|RD1\[1\]~9310'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.111 ns RF:REG_FILE\|RD1\[1\]~9311 4 COMB LCCOMB_X82_Y24_N4 4 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 5.111 ns; Loc. = LCCOMB_X82_Y24_N4; Fanout = 4; COMB Node = 'RF:REG_FILE\|RD1\[1\]~9311'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.414 ns) 7.019 ns alu:ALU\|Add0~3143 5 COMB LCCOMB_X65_Y26_N20 2 " "Info: 5: + IC(1.494 ns) + CELL(0.414 ns) = 7.019 ns; Loc. = LCCOMB_X65_Y26_N20; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3143'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.090 ns alu:ALU\|Add0~3145 6 COMB LCCOMB_X65_Y26_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.090 ns; Loc. = LCCOMB_X65_Y26_N22; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3145'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3143 alu:ALU|Add0~3145 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.161 ns alu:ALU\|Add0~3147 7 COMB LCCOMB_X65_Y26_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.161 ns; Loc. = LCCOMB_X65_Y26_N24; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3147'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3145 alu:ALU|Add0~3147 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.232 ns alu:ALU\|Add0~3149 8 COMB LCCOMB_X65_Y26_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.232 ns; Loc. = LCCOMB_X65_Y26_N26; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3149'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3147 alu:ALU|Add0~3149 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.303 ns alu:ALU\|Add0~3151 9 COMB LCCOMB_X65_Y26_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.303 ns; Loc. = LCCOMB_X65_Y26_N28; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3151'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3149 alu:ALU|Add0~3151 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 7.449 ns alu:ALU\|Add0~3153 10 COMB LCCOMB_X65_Y26_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 7.449 ns; Loc. = LCCOMB_X65_Y26_N30; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3153'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { alu:ALU|Add0~3151 alu:ALU|Add0~3153 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.520 ns alu:ALU\|Add0~3155 11 COMB LCCOMB_X65_Y25_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.520 ns; Loc. = LCCOMB_X65_Y25_N0; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3155'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3153 alu:ALU|Add0~3155 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.591 ns alu:ALU\|Add0~3157 12 COMB LCCOMB_X65_Y25_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.591 ns; Loc. = LCCOMB_X65_Y25_N2; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3157'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3155 alu:ALU|Add0~3157 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.662 ns alu:ALU\|Add0~3159 13 COMB LCCOMB_X65_Y25_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.662 ns; Loc. = LCCOMB_X65_Y25_N4; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3159'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3157 alu:ALU|Add0~3159 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.733 ns alu:ALU\|Add0~3161 14 COMB LCCOMB_X65_Y25_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.733 ns; Loc. = LCCOMB_X65_Y25_N6; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3161'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3159 alu:ALU|Add0~3161 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.804 ns alu:ALU\|Add0~3163 15 COMB LCCOMB_X65_Y25_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.804 ns; Loc. = LCCOMB_X65_Y25_N8; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3163'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3161 alu:ALU|Add0~3163 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.875 ns alu:ALU\|Add0~3165 16 COMB LCCOMB_X65_Y25_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.875 ns; Loc. = LCCOMB_X65_Y25_N10; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3165'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3163 alu:ALU|Add0~3165 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.946 ns alu:ALU\|Add0~3167 17 COMB LCCOMB_X65_Y25_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.946 ns; Loc. = LCCOMB_X65_Y25_N12; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3167'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3165 alu:ALU|Add0~3167 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.105 ns alu:ALU\|Add0~3169 18 COMB LCCOMB_X65_Y25_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.159 ns) = 8.105 ns; Loc. = LCCOMB_X65_Y25_N14; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3169'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { alu:ALU|Add0~3167 alu:ALU|Add0~3169 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.176 ns alu:ALU\|Add0~3171 19 COMB LCCOMB_X65_Y25_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.176 ns; Loc. = LCCOMB_X65_Y25_N16; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3171'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3169 alu:ALU|Add0~3171 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.247 ns alu:ALU\|Add0~3173 20 COMB LCCOMB_X65_Y25_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.247 ns; Loc. = LCCOMB_X65_Y25_N18; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3173'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3171 alu:ALU|Add0~3173 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.318 ns alu:ALU\|Add0~3175 21 COMB LCCOMB_X65_Y25_N20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.318 ns; Loc. = LCCOMB_X65_Y25_N20; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3175'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3173 alu:ALU|Add0~3175 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.389 ns alu:ALU\|Add0~3177 22 COMB LCCOMB_X65_Y25_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.389 ns; Loc. = LCCOMB_X65_Y25_N22; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3177'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3175 alu:ALU|Add0~3177 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.460 ns alu:ALU\|Add0~3179 23 COMB LCCOMB_X65_Y25_N24 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.460 ns; Loc. = LCCOMB_X65_Y25_N24; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3179'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3177 alu:ALU|Add0~3179 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.531 ns alu:ALU\|Add0~3181 24 COMB LCCOMB_X65_Y25_N26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.531 ns; Loc. = LCCOMB_X65_Y25_N26; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3181'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3179 alu:ALU|Add0~3181 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.602 ns alu:ALU\|Add0~3183 25 COMB LCCOMB_X65_Y25_N28 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.602 ns; Loc. = LCCOMB_X65_Y25_N28; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3183'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3181 alu:ALU|Add0~3183 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.748 ns alu:ALU\|Add0~3185 26 COMB LCCOMB_X65_Y25_N30 2 " "Info: 26: + IC(0.000 ns) + CELL(0.146 ns) = 8.748 ns; Loc. = LCCOMB_X65_Y25_N30; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3185'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { alu:ALU|Add0~3183 alu:ALU|Add0~3185 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.819 ns alu:ALU\|Add0~3187 27 COMB LCCOMB_X65_Y24_N0 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 8.819 ns; Loc. = LCCOMB_X65_Y24_N0; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3187'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3185 alu:ALU|Add0~3187 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.890 ns alu:ALU\|Add0~3189 28 COMB LCCOMB_X65_Y24_N2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 8.890 ns; Loc. = LCCOMB_X65_Y24_N2; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3189'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3187 alu:ALU|Add0~3189 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.961 ns alu:ALU\|Add0~3191 29 COMB LCCOMB_X65_Y24_N4 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 8.961 ns; Loc. = LCCOMB_X65_Y24_N4; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3191'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3189 alu:ALU|Add0~3191 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.032 ns alu:ALU\|Add0~3193 30 COMB LCCOMB_X65_Y24_N6 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 9.032 ns; Loc. = LCCOMB_X65_Y24_N6; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3193'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3191 alu:ALU|Add0~3193 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.103 ns alu:ALU\|Add0~3195 31 COMB LCCOMB_X65_Y24_N8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 9.103 ns; Loc. = LCCOMB_X65_Y24_N8; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3195'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3193 alu:ALU|Add0~3195 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.174 ns alu:ALU\|Add0~3197 32 COMB LCCOMB_X65_Y24_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 9.174 ns; Loc. = LCCOMB_X65_Y24_N10; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3197'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3195 alu:ALU|Add0~3197 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.245 ns alu:ALU\|Add0~3199 33 COMB LCCOMB_X65_Y24_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 9.245 ns; Loc. = LCCOMB_X65_Y24_N12; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3199'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3197 alu:ALU|Add0~3199 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.404 ns alu:ALU\|Add0~3201 34 COMB LCCOMB_X65_Y24_N14 1 " "Info: 34: + IC(0.000 ns) + CELL(0.159 ns) = 9.404 ns; Loc. = LCCOMB_X65_Y24_N14; Fanout = 1; COMB Node = 'alu:ALU\|Add0~3201'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { alu:ALU|Add0~3199 alu:ALU|Add0~3201 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.814 ns alu:ALU\|Add0~3202 35 COMB LCCOMB_X65_Y24_N16 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 9.814 ns; Loc. = LCCOMB_X65_Y24_N16; Fanout = 1; COMB Node = 'alu:ALU\|Add0~3202'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:ALU|Add0~3201 alu:ALU|Add0~3202 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.150 ns) 10.978 ns alu:ALU\|Add0~3205 36 COMB LCCOMB_X61_Y28_N14 3 " "Info: 36: + IC(1.014 ns) + CELL(0.150 ns) = 10.978 ns; Loc. = LCCOMB_X61_Y28_N14; Fanout = 3; COMB Node = 'alu:ALU\|Add0~3205'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { alu:ALU|Add0~3202 alu:ALU|Add0~3205 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.149 ns) 11.904 ns alu:ALU\|WideOr0~934 37 COMB LCCOMB_X62_Y24_N30 1 " "Info: 37: + IC(0.777 ns) + CELL(0.149 ns) = 11.904 ns; Loc. = LCCOMB_X62_Y24_N30; Fanout = 1; COMB Node = 'alu:ALU\|WideOr0~934'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { alu:ALU|Add0~3205 alu:ALU|WideOr0~934 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.149 ns) 12.310 ns alu:ALU\|WideOr0 38 COMB LCCOMB_X62_Y24_N6 4 " "Info: 38: + IC(0.257 ns) + CELL(0.149 ns) = 12.310 ns; Loc. = LCCOMB_X62_Y24_N6; Fanout = 4; COMB Node = 'alu:ALU\|WideOr0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { alu:ALU|WideOr0~934 alu:ALU|WideOr0 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 12.727 ns ctrl:inst\|PCWr~209 39 COMB LCCOMB_X62_Y24_N22 2 " "Info: 39: + IC(0.267 ns) + CELL(0.150 ns) = 12.727 ns; Loc. = LCCOMB_X62_Y24_N22; Fanout = 2; COMB Node = 'ctrl:inst\|PCWr~209'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { alu:ALU|WideOr0 ctrl:inst|PCWr~209 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 13.132 ns ctrl:inst\|NPCOp\[1\]~82 40 COMB LCCOMB_X62_Y24_N14 2 " "Info: 40: + IC(0.255 ns) + CELL(0.150 ns) = 13.132 ns; Loc. = LCCOMB_X62_Y24_N14; Fanout = 2; COMB Node = 'ctrl:inst\|NPCOp\[1\]~82'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { ctrl:inst|PCWr~209 ctrl:inst|NPCOp[1]~82 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.660 ns) 14.020 ns ctrl:inst\|NPCOp\[1\] 41 REG LCFF_X62_Y24_N25 32 " "Info: 41: + IC(0.228 ns) + CELL(0.660 ns) = 14.020 ns; Loc. = LCFF_X62_Y24_N25; Fanout = 32; REG Node = 'ctrl:inst\|NPCOp\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { ctrl:inst|NPCOp[1]~82 ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.029 ns ( 57.27 % ) " "Info: Total cell delay = 8.029 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.991 ns ( 42.73 % ) " "Info: Total interconnect delay = 5.991 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "14.020 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 alu:ALU|Add0~3145 alu:ALU|Add0~3147 alu:ALU|Add0~3149 alu:ALU|Add0~3151 alu:ALU|Add0~3153 alu:ALU|Add0~3155 alu:ALU|Add0~3157 alu:ALU|Add0~3159 alu:ALU|Add0~3161 alu:ALU|Add0~3163 alu:ALU|Add0~3165 alu:ALU|Add0~3167 alu:ALU|Add0~3169 alu:ALU|Add0~3171 alu:ALU|Add0~3173 alu:ALU|Add0~3175 alu:ALU|Add0~3177 alu:ALU|Add0~3179 alu:ALU|Add0~3181 alu:ALU|Add0~3183 alu:ALU|Add0~3185 alu:ALU|Add0~3187 alu:ALU|Add0~3189 alu:ALU|Add0~3191 alu:ALU|Add0~3193 alu:ALU|Add0~3195 alu:ALU|Add0~3197 alu:ALU|Add0~3199 alu:ALU|Add0~3201 alu:ALU|Add0~3202 alu:ALU|Add0~3205 alu:ALU|WideOr0~934 alu:ALU|WideOr0 ctrl:inst|PCWr~209 ctrl:inst|NPCOp[1]~82 ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "14.020 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] {} RF:REG_FILE|RD1[1]~9310 {} RF:REG_FILE|RD1[1]~9311 {} alu:ALU|Add0~3143 {} alu:ALU|Add0~3145 {} alu:ALU|Add0~3147 {} alu:ALU|Add0~3149 {} alu:ALU|Add0~3151 {} alu:ALU|Add0~3153 {} alu:ALU|Add0~3155 {} alu:ALU|Add0~3157 {} alu:ALU|Add0~3159 {} alu:ALU|Add0~3161 {} alu:ALU|Add0~3163 {} alu:ALU|Add0~3165 {} alu:ALU|Add0~3167 {} alu:ALU|Add0~3169 {} alu:ALU|Add0~3171 {} alu:ALU|Add0~3173 {} alu:ALU|Add0~3175 {} alu:ALU|Add0~3177 {} alu:ALU|Add0~3179 {} alu:ALU|Add0~3181 {} alu:ALU|Add0~3183 {} alu:ALU|Add0~3185 {} alu:ALU|Add0~3187 {} alu:ALU|Add0~3189 {} alu:ALU|Add0~3191 {} alu:ALU|Add0~3193 {} alu:ALU|Add0~3195 {} alu:ALU|Add0~3197 {} alu:ALU|Add0~3199 {} alu:ALU|Add0~3201 {} alu:ALU|Add0~3202 {} alu:ALU|Add0~3205 {} alu:ALU|WideOr0~934 {} alu:ALU|WideOr0 {} ctrl:inst|PCWr~209 {} ctrl:inst|NPCOp[1]~82 {} ctrl:inst|NPCOp[1] {} } { 0.000ns 0.000ns 1.445ns 0.254ns 1.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.014ns 0.777ns 0.257ns 0.267ns 0.255ns 0.228ns } { 0.000ns 2.991ns 0.271ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.149ns 0.149ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.407 ns - Smallest " "Info: - Smallest clock skew is -0.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.183 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 4378 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.537 ns) 3.183 ns ctrl:inst\|NPCOp\[1\] 2 REG LCFF_X62_Y24_N25 32 " "Info: 2: + IC(1.804 ns) + CELL(0.537 ns) = 3.183 ns; Loc. = LCFF_X62_Y24_N25; Fanout = 32; REG Node = 'ctrl:inst\|NPCOp\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { CLK ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 43.32 % ) " "Info: Total cell delay = 1.379 ns ( 43.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.804 ns ( 56.68 % ) " "Info: Total interconnect delay = 1.804 ns ( 56.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { CLK ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} ctrl:inst|NPCOp[1] {} } { 0.000ns 0.000ns 1.804ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.590 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 3.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 4378 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.689 ns) 3.590 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 2 MEM M4K_X64_Y27 32 " "Info: 2: + IC(2.059 ns) + CELL(0.689 ns) = 3.590 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.531 ns ( 42.65 % ) " "Info: Total cell delay = 1.531 ns ( 42.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 57.35 % ) " "Info: Total interconnect delay = 2.059 ns ( 57.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.842ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { CLK ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} ctrl:inst|NPCOp[1] {} } { 0.000ns 0.000ns 1.804ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.842ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "14.020 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 alu:ALU|Add0~3145 alu:ALU|Add0~3147 alu:ALU|Add0~3149 alu:ALU|Add0~3151 alu:ALU|Add0~3153 alu:ALU|Add0~3155 alu:ALU|Add0~3157 alu:ALU|Add0~3159 alu:ALU|Add0~3161 alu:ALU|Add0~3163 alu:ALU|Add0~3165 alu:ALU|Add0~3167 alu:ALU|Add0~3169 alu:ALU|Add0~3171 alu:ALU|Add0~3173 alu:ALU|Add0~3175 alu:ALU|Add0~3177 alu:ALU|Add0~3179 alu:ALU|Add0~3181 alu:ALU|Add0~3183 alu:ALU|Add0~3185 alu:ALU|Add0~3187 alu:ALU|Add0~3189 alu:ALU|Add0~3191 alu:ALU|Add0~3193 alu:ALU|Add0~3195 alu:ALU|Add0~3197 alu:ALU|Add0~3199 alu:ALU|Add0~3201 alu:ALU|Add0~3202 alu:ALU|Add0~3205 alu:ALU|WideOr0~934 alu:ALU|WideOr0 ctrl:inst|PCWr~209 ctrl:inst|NPCOp[1]~82 ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "14.020 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] {} RF:REG_FILE|RD1[1]~9310 {} RF:REG_FILE|RD1[1]~9311 {} alu:ALU|Add0~3143 {} alu:ALU|Add0~3145 {} alu:ALU|Add0~3147 {} alu:ALU|Add0~3149 {} alu:ALU|Add0~3151 {} alu:ALU|Add0~3153 {} alu:ALU|Add0~3155 {} alu:ALU|Add0~3157 {} alu:ALU|Add0~3159 {} alu:ALU|Add0~3161 {} alu:ALU|Add0~3163 {} alu:ALU|Add0~3165 {} alu:ALU|Add0~3167 {} alu:ALU|Add0~3169 {} alu:ALU|Add0~3171 {} alu:ALU|Add0~3173 {} alu:ALU|Add0~3175 {} alu:ALU|Add0~3177 {} alu:ALU|Add0~3179 {} alu:ALU|Add0~3181 {} alu:ALU|Add0~3183 {} alu:ALU|Add0~3185 {} alu:ALU|Add0~3187 {} alu:ALU|Add0~3189 {} alu:ALU|Add0~3191 {} alu:ALU|Add0~3193 {} alu:ALU|Add0~3195 {} alu:ALU|Add0~3197 {} alu:ALU|Add0~3199 {} alu:ALU|Add0~3201 {} alu:ALU|Add0~3202 {} alu:ALU|Add0~3205 {} alu:ALU|WideOr0~934 {} alu:ALU|WideOr0 {} ctrl:inst|PCWr~209 {} ctrl:inst|NPCOp[1]~82 {} ctrl:inst|NPCOp[1] {} } { 0.000ns 0.000ns 1.445ns 0.254ns 1.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.014ns 0.777ns 0.257ns 0.267ns 0.255ns 0.228ns } { 0.000ns 2.991ns 0.271ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.149ns 0.149ns 0.150ns 0.150ns 0.660ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { CLK ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} ctrl:inst|NPCOp[1] {} } { 0.000ns 0.000ns 1.804ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.842ns 0.689ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ctrl:inst\|state\[2\] ctrl:inst\|nextstate\[1\] CLK 3.542 ns " "Info: Found hold time violation between source  pin or register \"ctrl:inst\|state\[2\]\" and destination pin or register \"ctrl:inst\|nextstate\[1\]\" for clock \"CLK\" (Hold time is 3.542 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.956 ns + Largest " "Info: + Largest clock skew is 4.956 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.994 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 4378 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.787 ns) 3.288 ns ctrl:inst\|state\[1\] 2 REG LCFF_X66_Y24_N17 12 " "Info: 2: + IC(1.659 ns) + CELL(0.787 ns) = 3.288 ns; Loc. = LCFF_X66_Y24_N17; Fanout = 12; REG Node = 'ctrl:inst\|state\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { CLK ctrl:inst|state[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.271 ns) 4.377 ns ctrl:inst\|PCWr~211 3 COMB LCCOMB_X62_Y24_N26 2 " "Info: 3: + IC(0.818 ns) + CELL(0.271 ns) = 4.377 ns; Loc. = LCCOMB_X62_Y24_N26; Fanout = 2; COMB Node = 'ctrl:inst\|PCWr~211'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { ctrl:inst|state[1] ctrl:inst|PCWr~211 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.000 ns) 6.246 ns ctrl:inst\|PCWr~211clkctrl 4 COMB CLKCTRL_G4 3 " "Info: 4: + IC(1.869 ns) + CELL(0.000 ns) = 6.246 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'ctrl:inst\|PCWr~211clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.869 ns" { ctrl:inst|PCWr~211 ctrl:inst|PCWr~211clkctrl } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.150 ns) 7.994 ns ctrl:inst\|nextstate\[1\] 5 REG LCCOMB_X66_Y24_N4 1 " "Info: 5: + IC(1.598 ns) + CELL(0.150 ns) = 7.994 ns; Loc. = LCCOMB_X66_Y24_N4; Fanout = 1; REG Node = 'ctrl:inst\|nextstate\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ctrl:inst|PCWr~211clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 25.64 % ) " "Info: Total cell delay = 2.050 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.944 ns ( 74.36 % ) " "Info: Total interconnect delay = 5.944 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.994 ns" { CLK ctrl:inst|state[1] ctrl:inst|PCWr~211 ctrl:inst|PCWr~211clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "7.994 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|PCWr~211 {} ctrl:inst|PCWr~211clkctrl {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.000ns 1.659ns 0.818ns 1.869ns 1.598ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.038 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 4378 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.537 ns) 3.038 ns ctrl:inst\|state\[2\] 2 REG LCFF_X66_Y24_N7 15 " "Info: 2: + IC(1.659 ns) + CELL(0.537 ns) = 3.038 ns; Loc. = LCFF_X66_Y24_N7; Fanout = 15; REG Node = 'ctrl:inst\|state\[2\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { CLK ctrl:inst|state[2] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 45.39 % ) " "Info: Total cell delay = 1.379 ns ( 45.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.659 ns ( 54.61 % ) " "Info: Total interconnect delay = 1.659 ns ( 54.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { CLK ctrl:inst|state[2] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~combout {} ctrl:inst|state[2] {} } { 0.000ns 0.000ns 1.659ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.994 ns" { CLK ctrl:inst|state[1] ctrl:inst|PCWr~211 ctrl:inst|PCWr~211clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "7.994 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|PCWr~211 {} ctrl:inst|PCWr~211clkctrl {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.000ns 1.659ns 0.818ns 1.869ns 1.598ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.000ns 0.150ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { CLK ctrl:inst|state[2] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~combout {} ctrl:inst|state[2] {} } { 0.000ns 0.000ns 1.659ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.164 ns - Shortest register register " "Info: - Shortest register to register delay is 1.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctrl:inst\|state\[2\] 1 REG LCFF_X66_Y24_N7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X66_Y24_N7; Fanout = 15; REG Node = 'ctrl:inst\|state\[2\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|state[2] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.150 ns) 0.475 ns ctrl:inst\|Mux13~38 2 COMB LCCOMB_X66_Y24_N26 4 " "Info: 2: + IC(0.325 ns) + CELL(0.150 ns) = 0.475 ns; Loc. = LCCOMB_X66_Y24_N26; Fanout = 4; COMB Node = 'ctrl:inst\|Mux13~38'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { ctrl:inst|state[2] ctrl:inst|Mux13~38 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.420 ns) 1.164 ns ctrl:inst\|nextstate\[1\] 3 REG LCCOMB_X66_Y24_N4 1 " "Info: 3: + IC(0.269 ns) + CELL(0.420 ns) = 1.164 ns; Loc. = LCCOMB_X66_Y24_N4; Fanout = 1; REG Node = 'ctrl:inst\|nextstate\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { ctrl:inst|Mux13~38 ctrl:inst|nextstate[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.570 ns ( 48.97 % ) " "Info: Total cell delay = 0.570 ns ( 48.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.594 ns ( 51.03 % ) " "Info: Total interconnect delay = 0.594 ns ( 51.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { ctrl:inst|state[2] ctrl:inst|Mux13~38 ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { ctrl:inst|state[2] {} ctrl:inst|Mux13~38 {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.325ns 0.269ns } { 0.000ns 0.150ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.994 ns" { CLK ctrl:inst|state[1] ctrl:inst|PCWr~211 ctrl:inst|PCWr~211clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "7.994 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|PCWr~211 {} ctrl:inst|PCWr~211clkctrl {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.000ns 1.659ns 0.818ns 1.869ns 1.598ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.000ns 0.150ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { CLK ctrl:inst|state[2] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~combout {} ctrl:inst|state[2] {} } { 0.000ns 0.000ns 1.659ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { ctrl:inst|state[2] ctrl:inst|Mux13~38 ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { ctrl:inst|state[2] {} ctrl:inst|Mux13~38 {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.325ns 0.269ns } { 0.000ns 0.150ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK oSEG3\[3\] RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 36.368 ns memory " "Info: tco from clock \"CLK\" to destination pin \"oSEG3\[3\]\" through memory \"RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0\" is 36.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.590 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 3.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 4378 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.689 ns) 3.590 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 2 MEM M4K_X64_Y27 32 " "Info: 2: + IC(2.059 ns) + CELL(0.689 ns) = 3.590 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.531 ns ( 42.65 % ) " "Info: Total cell delay = 1.531 ns ( 42.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 57.35 % ) " "Info: Total interconnect delay = 2.059 ns ( 57.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.842ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.569 ns + Longest memory pin " "Info: + Longest memory to pin delay is 32.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X64_Y27 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[1\] 2 MEM M4K_X64_Y27 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X64_Y27; Fanout = 1; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.271 ns) 4.707 ns RF:REG_FILE\|RD1\[1\]~9310 3 COMB LCCOMB_X82_Y24_N18 1 " "Info: 3: + IC(1.445 ns) + CELL(0.271 ns) = 4.707 ns; Loc. = LCCOMB_X82_Y24_N18; Fanout = 1; COMB Node = 'RF:REG_FILE\|RD1\[1\]~9310'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.111 ns RF:REG_FILE\|RD1\[1\]~9311 4 COMB LCCOMB_X82_Y24_N4 4 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 5.111 ns; Loc. = LCCOMB_X82_Y24_N4; Fanout = 4; COMB Node = 'RF:REG_FILE\|RD1\[1\]~9311'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.414 ns) 7.019 ns alu:ALU\|Add0~3143 5 COMB LCCOMB_X65_Y26_N20 2 " "Info: 5: + IC(1.494 ns) + CELL(0.414 ns) = 7.019 ns; Loc. = LCCOMB_X65_Y26_N20; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3143'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.429 ns alu:ALU\|Add0~3144 6 COMB LCCOMB_X65_Y26_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 7.429 ns; Loc. = LCCOMB_X65_Y26_N22; Fanout = 1; COMB Node = 'alu:ALU\|Add0~3144'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:ALU|Add0~3143 alu:ALU|Add0~3144 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.150 ns) 8.246 ns alu:ALU\|Add0~3253 7 COMB LCCOMB_X69_Y26_N24 776 " "Info: 7: + IC(0.667 ns) + CELL(0.150 ns) = 8.246 ns; Loc. = LCCOMB_X69_Y26_N24; Fanout = 776; COMB Node = 'alu:ALU\|Add0~3253'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { alu:ALU|Add0~3144 alu:ALU|Add0~3253 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.150 ns) 10.343 ns dm_4k:MEM_DATA\|dmem~37905 8 COMB LCCOMB_X90_Y28_N6 1 " "Info: 8: + IC(1.947 ns) + CELL(0.150 ns) = 10.343 ns; Loc. = LCCOMB_X90_Y28_N6; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37905'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { alu:ALU|Add0~3253 dm_4k:MEM_DATA|dmem~37905 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.150 ns) 12.284 ns dm_4k:MEM_DATA\|dmem~37906 9 COMB LCCOMB_X63_Y30_N24 1 " "Info: 9: + IC(1.791 ns) + CELL(0.150 ns) = 12.284 ns; Loc. = LCCOMB_X63_Y30_N24; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37906'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { dm_4k:MEM_DATA|dmem~37905 dm_4k:MEM_DATA|dmem~37906 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.271 ns) 14.039 ns dm_4k:MEM_DATA\|dmem~37907 10 COMB LCCOMB_X87_Y29_N2 1 " "Info: 10: + IC(1.484 ns) + CELL(0.271 ns) = 14.039 ns; Loc. = LCCOMB_X87_Y29_N2; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37907'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { dm_4k:MEM_DATA|dmem~37906 dm_4k:MEM_DATA|dmem~37907 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.271 ns) 15.556 ns dm_4k:MEM_DATA\|dmem~37908 11 COMB LCCOMB_X78_Y27_N4 1 " "Info: 11: + IC(1.246 ns) + CELL(0.271 ns) = 15.556 ns; Loc. = LCCOMB_X78_Y27_N4; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37908'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { dm_4k:MEM_DATA|dmem~37907 dm_4k:MEM_DATA|dmem~37908 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 16.081 ns dm_4k:MEM_DATA\|dmem~37951 12 COMB LCCOMB_X78_Y27_N20 2 " "Info: 12: + IC(0.254 ns) + CELL(0.271 ns) = 16.081 ns; Loc. = LCCOMB_X78_Y27_N20; Fanout = 2; COMB Node = 'dm_4k:MEM_DATA\|dmem~37951'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { dm_4k:MEM_DATA|dmem~37908 dm_4k:MEM_DATA|dmem~37951 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.150 ns) 17.653 ns mux4:MUX_RFWD\|Mux17~90 13 COMB LCCOMB_X65_Y28_N10 5 " "Info: 13: + IC(1.422 ns) + CELL(0.150 ns) = 17.653 ns; Loc. = LCCOMB_X65_Y28_N10; Fanout = 5; COMB Node = 'mux4:MUX_RFWD\|Mux17~90'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { dm_4k:MEM_DATA|dmem~37951 mux4:MUX_RFWD|Mux17~90 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(0.275 ns) 21.687 ns mux8:MUX_DISPDATA\|Mux17~40 14 COMB LCCOMB_X66_Y25_N0 1 " "Info: 14: + IC(3.759 ns) + CELL(0.275 ns) = 21.687 ns; Loc. = LCCOMB_X66_Y25_N0; Fanout = 1; COMB Node = 'mux8:MUX_DISPDATA\|Mux17~40'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { mux4:MUX_RFWD|Mux17~90 mux8:MUX_DISPDATA|Mux17~40 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.438 ns) 22.580 ns mux8:MUX_DISPDATA\|Mux17~41 15 COMB LCCOMB_X66_Y25_N2 7 " "Info: 15: + IC(0.455 ns) + CELL(0.438 ns) = 22.580 ns; Loc. = LCCOMB_X66_Y25_N2; Fanout = 7; COMB Node = 'mux8:MUX_DISPDATA\|Mux17~41'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { mux8:MUX_DISPDATA|Mux17~40 mux8:MUX_DISPDATA|Mux17~41 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.438 ns) 24.145 ns SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u3\|WideOr3~19 16 COMB LCCOMB_X67_Y30_N26 1 " "Info: 16: + IC(1.127 ns) + CELL(0.438 ns) = 24.145 ns; Loc. = LCCOMB_X67_Y30_N26; Fanout = 1; COMB Node = 'SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u3\|WideOr3~19'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { mux8:MUX_DISPDATA|Mux17~41 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "E:/学习文档/电路/机组/P31/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.822 ns) + CELL(2.602 ns) 32.569 ns oSEG3\[3\] 17 PIN PIN_N7 0 " "Info: 17: + IC(5.822 ns) + CELL(2.602 ns) = 32.569 ns; Loc. = PIN_N7; Fanout = 0; PIN Node = 'oSEG3\[3\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.424 ns" { SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 oSEG3[3] } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -584 512 688 -568 "oSEG3\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.402 ns ( 28.87 % ) " "Info: Total cell delay = 9.402 ns ( 28.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "23.167 ns ( 71.13 % ) " "Info: Total interconnect delay = 23.167 ns ( 71.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "32.569 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 alu:ALU|Add0~3144 alu:ALU|Add0~3253 dm_4k:MEM_DATA|dmem~37905 dm_4k:MEM_DATA|dmem~37906 dm_4k:MEM_DATA|dmem~37907 dm_4k:MEM_DATA|dmem~37908 dm_4k:MEM_DATA|dmem~37951 mux4:MUX_RFWD|Mux17~90 mux8:MUX_DISPDATA|Mux17~40 mux8:MUX_DISPDATA|Mux17~41 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 oSEG3[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "32.569 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] {} RF:REG_FILE|RD1[1]~9310 {} RF:REG_FILE|RD1[1]~9311 {} alu:ALU|Add0~3143 {} alu:ALU|Add0~3144 {} alu:ALU|Add0~3253 {} dm_4k:MEM_DATA|dmem~37905 {} dm_4k:MEM_DATA|dmem~37906 {} dm_4k:MEM_DATA|dmem~37907 {} dm_4k:MEM_DATA|dmem~37908 {} dm_4k:MEM_DATA|dmem~37951 {} mux4:MUX_RFWD|Mux17~90 {} mux8:MUX_DISPDATA|Mux17~40 {} mux8:MUX_DISPDATA|Mux17~41 {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 {} oSEG3[3] {} } { 0.000ns 0.000ns 1.445ns 0.254ns 1.494ns 0.000ns 0.667ns 1.947ns 1.791ns 1.484ns 1.246ns 0.254ns 1.422ns 3.759ns 0.455ns 1.127ns 5.822ns } { 0.000ns 2.991ns 0.271ns 0.150ns 0.414ns 0.410ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.271ns 0.150ns 0.275ns 0.438ns 0.438ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.842ns 0.689ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "32.569 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 alu:ALU|Add0~3144 alu:ALU|Add0~3253 dm_4k:MEM_DATA|dmem~37905 dm_4k:MEM_DATA|dmem~37906 dm_4k:MEM_DATA|dmem~37907 dm_4k:MEM_DATA|dmem~37908 dm_4k:MEM_DATA|dmem~37951 mux4:MUX_RFWD|Mux17~90 mux8:MUX_DISPDATA|Mux17~40 mux8:MUX_DISPDATA|Mux17~41 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 oSEG3[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "32.569 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] {} RF:REG_FILE|RD1[1]~9310 {} RF:REG_FILE|RD1[1]~9311 {} alu:ALU|Add0~3143 {} alu:ALU|Add0~3144 {} alu:ALU|Add0~3253 {} dm_4k:MEM_DATA|dmem~37905 {} dm_4k:MEM_DATA|dmem~37906 {} dm_4k:MEM_DATA|dmem~37907 {} dm_4k:MEM_DATA|dmem~37908 {} dm_4k:MEM_DATA|dmem~37951 {} mux4:MUX_RFWD|Mux17~90 {} mux8:MUX_DISPDATA|Mux17~40 {} mux8:MUX_DISPDATA|Mux17~41 {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 {} oSEG3[3] {} } { 0.000ns 0.000ns 1.445ns 0.254ns 1.494ns 0.000ns 0.667ns 1.947ns 1.791ns 1.484ns 1.246ns 0.254ns 1.422ns 3.759ns 0.455ns 1.127ns 5.822ns } { 0.000ns 2.991ns 0.271ns 0.150ns 0.414ns 0.410ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.271ns 0.150ns 0.275ns 0.438ns 0.438ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "LUT_SEL\[2\] oSEG0\[0\] 21.337 ns Longest " "Info: Longest tpd from source pin \"LUT_SEL\[2\]\" to destination pin \"oSEG0\[0\]\" is 21.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns LUT_SEL\[2\] 1 PIN PIN_AB25 93 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 93; PIN Node = 'LUT_SEL\[2\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LUT_SEL[2] } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -504 -392 -224 -488 "LUT_SEL\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.445 ns) + CELL(0.413 ns) 8.690 ns mux8:MUX_DISPDATA\|Mux29~37 2 COMB LCCOMB_X69_Y26_N26 1 " "Info: 2: + IC(7.445 ns) + CELL(0.413 ns) = 8.690 ns; Loc. = LCCOMB_X69_Y26_N26; Fanout = 1; COMB Node = 'mux8:MUX_DISPDATA\|Mux29~37'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.858 ns" { LUT_SEL[2] mux8:MUX_DISPDATA|Mux29~37 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.150 ns) 10.014 ns mux8:MUX_DISPDATA\|Mux29~38 3 COMB LCCOMB_X61_Y26_N10 1 " "Info: 3: + IC(1.174 ns) + CELL(0.150 ns) = 10.014 ns; Loc. = LCCOMB_X61_Y26_N10; Fanout = 1; COMB Node = 'mux8:MUX_DISPDATA\|Mux29~38'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { mux8:MUX_DISPDATA|Mux29~37 mux8:MUX_DISPDATA|Mux29~38 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.150 ns) 11.087 ns mux8:MUX_DISPDATA\|Mux29~41 4 COMB LCCOMB_X69_Y26_N12 7 " "Info: 4: + IC(0.923 ns) + CELL(0.150 ns) = 11.087 ns; Loc. = LCCOMB_X69_Y26_N12; Fanout = 7; COMB Node = 'mux8:MUX_DISPDATA\|Mux29~41'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { mux8:MUX_DISPDATA|Mux29~38 mux8:MUX_DISPDATA|Mux29~41 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.229 ns) + CELL(0.275 ns) 16.591 ns SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u0\|WideOr6~15 5 COMB LCCOMB_X24_Y3_N28 1 " "Info: 5: + IC(5.229 ns) + CELL(0.275 ns) = 16.591 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 1; COMB Node = 'SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u0\|WideOr6~15'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.504 ns" { mux8:MUX_DISPDATA|Mux29~41 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u0|WideOr6~15 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "E:/学习文档/电路/机组/P31/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(2.768 ns) 21.337 ns oSEG0\[0\] 6 PIN PIN_AE8 0 " "Info: 6: + IC(1.978 ns) + CELL(2.768 ns) = 21.337 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'oSEG0\[0\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u0|WideOr6~15 oSEG0[0] } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -632 512 688 -616 "oSEG0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.588 ns ( 21.50 % ) " "Info: Total cell delay = 4.588 ns ( 21.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.749 ns ( 78.50 % ) " "Info: Total interconnect delay = 16.749 ns ( 78.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "21.337 ns" { LUT_SEL[2] mux8:MUX_DISPDATA|Mux29~37 mux8:MUX_DISPDATA|Mux29~38 mux8:MUX_DISPDATA|Mux29~41 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u0|WideOr6~15 oSEG0[0] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "21.337 ns" { LUT_SEL[2] {} LUT_SEL[2]~combout {} mux8:MUX_DISPDATA|Mux29~37 {} mux8:MUX_DISPDATA|Mux29~38 {} mux8:MUX_DISPDATA|Mux29~41 {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u0|WideOr6~15 {} oSEG0[0] {} } { 0.000ns 0.000ns 7.445ns 1.174ns 0.923ns 5.229ns 1.978ns } { 0.000ns 0.832ns 0.413ns 0.150ns 0.150ns 0.275ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 37 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 10:54:55 2018 " "Info: Processing ended: Thu Dec 20 10:54:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
