<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RANDOM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD2SEG.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="BCD2SEG.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Counter.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="MUX8_4.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Multiplexer.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Multiplexer.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RANDOM.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RANDOM.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="RANDOM.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RANDOM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RANDOM.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RANDOM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RANDOM.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RANDOM.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="RANDOM.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="RANDOM.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="RANDOM.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RANDOM.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="RANDOM.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RANDOM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RANDOM.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RANDOM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="RANDOM.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="RANDOM.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="RANDOM.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="RANDOM.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="RANDOM.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="RANDOM.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RANDOM.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RANDOM_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="RANDOM_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RANDOM_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RANDOM_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RANDOM_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="RANDOM_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RANDOM_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RANDOM_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="RANDOM_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="RANDOM_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RANDOM_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RANDOM_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RANDOM_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="RANDOM_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RANDOM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEG_A.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEG_A.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEG_B.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEG_B.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEG_C.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEG_C.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEG_D.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEG_D.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEG_E.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEG_E.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEG_F.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEG_F.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEG_G.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SEG_G.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="divide2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="divide2.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="divide2_16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="divide2_16.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="divide2_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="divide2_4.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="random.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="random.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="random.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1602952842" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1602952842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602952845" xil_pn:in_ck="-3239152984922582630" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8618124766336380315" xil_pn:start_ts="1602952842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD2SEG.vhf"/>
      <outfile xil_pn:name="Counter.vhf"/>
      <outfile xil_pn:name="Multiplexer.vhf"/>
      <outfile xil_pn:name="RANDOM.vhf"/>
      <outfile xil_pn:name="SEG_A.vhf"/>
      <outfile xil_pn:name="SEG_B.vhf"/>
      <outfile xil_pn:name="SEG_C.vhf"/>
      <outfile xil_pn:name="SEG_D.vhf"/>
      <outfile xil_pn:name="SEG_E.vhf"/>
      <outfile xil_pn:name="SEG_F.vhf"/>
      <outfile xil_pn:name="SEG_G.vhf"/>
      <outfile xil_pn:name="divide2.vhf"/>
      <outfile xil_pn:name="divide2_16.vhf"/>
      <outfile xil_pn:name="divide2_4.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1602952845" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5674294902228937412" xil_pn:start_ts="1602952845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602952845" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1602952845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602952845" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4224614949353895079" xil_pn:start_ts="1602952845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602952845" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1602952845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602952845" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7326846154288581946" xil_pn:start_ts="1602952845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602952852" xil_pn:in_ck="2834470496184358062" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4948139464318104046" xil_pn:start_ts="1602952845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RANDOM.jhd"/>
      <outfile xil_pn:name="RANDOM.lso"/>
      <outfile xil_pn:name="RANDOM.ngc"/>
      <outfile xil_pn:name="RANDOM.ngr"/>
      <outfile xil_pn:name="RANDOM.prj"/>
      <outfile xil_pn:name="RANDOM.stx"/>
      <outfile xil_pn:name="RANDOM.syr"/>
      <outfile xil_pn:name="RANDOM.xst"/>
      <outfile xil_pn:name="RANDOM_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1602952852" xil_pn:in_ck="3900573524315757" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202360662736547" xil_pn:start_ts="1602952852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602952857" xil_pn:in_ck="-8252712873428689836" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2782169765265760281" xil_pn:start_ts="1602952852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RANDOM.bld"/>
      <outfile xil_pn:name="RANDOM.ngd"/>
      <outfile xil_pn:name="RANDOM_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1602952863" xil_pn:in_ck="-8251181294443425387" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1602952857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RANDOM.pcf"/>
      <outfile xil_pn:name="RANDOM_map.map"/>
      <outfile xil_pn:name="RANDOM_map.mrp"/>
      <outfile xil_pn:name="RANDOM_map.ncd"/>
      <outfile xil_pn:name="RANDOM_map.ngm"/>
      <outfile xil_pn:name="RANDOM_map.xrpt"/>
      <outfile xil_pn:name="RANDOM_summary.xml"/>
      <outfile xil_pn:name="RANDOM_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1602952873" xil_pn:in_ck="-2435593599423881874" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1602952863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RANDOM.ncd"/>
      <outfile xil_pn:name="RANDOM.pad"/>
      <outfile xil_pn:name="RANDOM.par"/>
      <outfile xil_pn:name="RANDOM.ptwx"/>
      <outfile xil_pn:name="RANDOM.unroutes"/>
      <outfile xil_pn:name="RANDOM.xpi"/>
      <outfile xil_pn:name="RANDOM_pad.csv"/>
      <outfile xil_pn:name="RANDOM_pad.txt"/>
      <outfile xil_pn:name="RANDOM_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1602952922" xil_pn:in_ck="3900573524308132" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1602952873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RANDOM.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="random.bgn"/>
      <outfile xil_pn:name="random.bit"/>
      <outfile xil_pn:name="random.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602952873" xil_pn:in_ck="-8453349720498332655" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1602952869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RANDOM.twr"/>
      <outfile xil_pn:name="RANDOM.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
