                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
set PROJECT_PATH /home/IC/Final_System
/home/IC/Final_System
set LIB_PATH     /home/IC/tsmc_fb_cl013g_sc/aci/sc-m
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m
lappend search_path $LIB_PATH/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path $PROJECT_PATH/RTL/ALU
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU
lappend search_path $PROJECT_PATH/RTL/ASYNC_FIFO
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO
lappend search_path $PROJECT_PATH/RTL/Clock_Divider
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider
lappend search_path $PROJECT_PATH/RTL/Clock_Gating
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating
lappend search_path $PROJECT_PATH/RTL/DATA_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC
lappend search_path $PROJECT_PATH/RTL/RegFile
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC /home/IC/Final_System/RTL/RegFile
lappend search_path $PROJECT_PATH/RTL/PULSE_GEN
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC /home/IC/Final_System/RTL/RegFile /home/IC/Final_System/RTL/PULSE_GEN
lappend search_path $PROJECT_PATH/RTL/RST_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC /home/IC/Final_System/RTL/RegFile /home/IC/Final_System/RTL/PULSE_GEN /home/IC/Final_System/RTL/RST_SYNC
lappend search_path $PROJECT_PATH/RTL/SYS_CTRL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC /home/IC/Final_System/RTL/RegFile /home/IC/Final_System/RTL/PULSE_GEN /home/IC/Final_System/RTL/RST_SYNC /home/IC/Final_System/RTL/SYS_CTRL
lappend search_path $PROJECT_PATH/RTL/CLKDIV_MUX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC /home/IC/Final_System/RTL/RegFile /home/IC/Final_System/RTL/PULSE_GEN /home/IC/Final_System/RTL/RST_SYNC /home/IC/Final_System/RTL/SYS_CTRL /home/IC/Final_System/RTL/CLKDIV_MUX
lappend search_path $PROJECT_PATH/RTL/INV
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC /home/IC/Final_System/RTL/RegFile /home/IC/Final_System/RTL/PULSE_GEN /home/IC/Final_System/RTL/RST_SYNC /home/IC/Final_System/RTL/SYS_CTRL /home/IC/Final_System/RTL/CLKDIV_MUX /home/IC/Final_System/RTL/INV
lappend search_path $PROJECT_PATH/RTL/UART/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC /home/IC/Final_System/RTL/RegFile /home/IC/Final_System/RTL/PULSE_GEN /home/IC/Final_System/RTL/RST_SYNC /home/IC/Final_System/RTL/SYS_CTRL /home/IC/Final_System/RTL/CLKDIV_MUX /home/IC/Final_System/RTL/INV /home/IC/Final_System/RTL/UART/UART_RX
lappend search_path $PROJECT_PATH/RTL/UART/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC /home/IC/Final_System/RTL/RegFile /home/IC/Final_System/RTL/PULSE_GEN /home/IC/Final_System/RTL/RST_SYNC /home/IC/Final_System/RTL/SYS_CTRL /home/IC/Final_System/RTL/CLKDIV_MUX /home/IC/Final_System/RTL/INV /home/IC/Final_System/RTL/UART/UART_RX /home/IC/Final_System/RTL/UART/UART_TX
lappend search_path $PROJECT_PATH/RTL/UART/UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC /home/IC/Final_System/RTL/RegFile /home/IC/Final_System/RTL/PULSE_GEN /home/IC/Final_System/RTL/RST_SYNC /home/IC/Final_System/RTL/SYS_CTRL /home/IC/Final_System/RTL/CLKDIV_MUX /home/IC/Final_System/RTL/INV /home/IC/Final_System/RTL/UART/UART_RX /home/IC/Final_System/RTL/UART/UART_TX /home/IC/Final_System/RTL/UART/UART_TOP
lappend search_path $PROJECT_PATH/RTL/Top
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC /home/IC/Final_System/RTL/RegFile /home/IC/Final_System/RTL/PULSE_GEN /home/IC/Final_System/RTL/RST_SYNC /home/IC/Final_System/RTL/SYS_CTRL /home/IC/Final_System/RTL/CLKDIV_MUX /home/IC/Final_System/RTL/INV /home/IC/Final_System/RTL/UART/UART_RX /home/IC/Final_System/RTL/UART/UART_TX /home/IC/Final_System/RTL/UART/UART_TOP /home/IC/Final_System/RTL/Top
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
#ALU
analyze -format $file_format ALU.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/ALU/ALU.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#FIFO
analyze -format $file_format DF_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/ASYNC_FIFO/DF_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO_MEM.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/ASYNC_FIFO/FIFO_MEM.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO_RD.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/ASYNC_FIFO/FIFO_RD.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO_WR.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/ASYNC_FIFO/FIFO_WR.v
Presto compilation completed successfully.
1
analyze -format $file_format ASYNC_FIFO.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/ASYNC_FIFO/ASYNC_FIFO.v
Presto compilation completed successfully.
1
#CLK_DIVIDER MUX
analyze -format $file_format CLKDIV_MUX.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/CLKDIV_MUX/CLKDIV_MUX.v
Presto compilation completed successfully.
1
#CLK_DIVIDER
analyze -format $file_format ClkDiv.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/Clock_Divider/ClkDiv.v
Presto compilation completed successfully.
1
#CLK_GATING
analyze -format $file_format CLK_GATE.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/Clock_Gating/CLK_GATE.v
Presto compilation completed successfully.
1
#DATA_SYNC
analyze -format $file_format DATA_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v
Presto compilation completed successfully.
1
#REGISTER_FILE
analyze -format $file_format REGFILE.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/RegFile/REGFILE.v
Presto compilation completed successfully.
1
#PULSE_GENERATOR
analyze -format $file_format PULSE_GEN.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/PULSE_GEN/PULSE_GEN.v
Presto compilation completed successfully.
1
#RST_SYNC
analyze -format $file_format RST_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/RST_SYNC/RST_SYNC.v
Presto compilation completed successfully.
1
#SYS_CONTROLLER
analyze -format $file_format SYS_CTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/SYS_CTRL/SYS_CTRL.v
Presto compilation completed successfully.
1
#INV
analyze -format $file_format INV.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/INV/INV.v
Presto compilation completed successfully.
1
#UART_RX
analyze -format $file_format data_sampling.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/data_sampling.v
Presto compilation completed successfully.
1
analyze -format $file_format deserializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/deserializer.v
Presto compilation completed successfully.
1
analyze -format $file_format edge_bit_counter.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/edge_bit_counter.v
Presto compilation completed successfully.
1
analyze -format $file_format Parity_Check.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v
Presto compilation completed successfully.
1
analyze -format $file_format Stop_Check.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Stop_Check.v
Presto compilation completed successfully.
1
analyze -format $file_format Start_Check.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/Start_Check.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_RX.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/UART_RX.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_RX_FSM.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_RX/UART_RX_FSM.v
Presto compilation completed successfully.
1
#UART_TX
analyze -format $file_format UART_TX_MUX.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/UART_TX_MUX.v
Presto compilation completed successfully.
1
analyze -format $file_format Parity_Calc.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/Parity_Calc.v
Presto compilation completed successfully.
1
analyze -format $file_format Serializer.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/Serializer.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_TX.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/UART_TX.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_TX_FSM.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_TX/UART_TX_FSM.v
Presto compilation completed successfully.
1
#UART_TOP
analyze -format $file_format UART.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/UART/UART_TOP/UART.v
Presto compilation completed successfully.
1
#SYS_TOP
analyze -format $file_format SYS_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_System/RTL/Top/SYS_TOP.v
Presto compilation completed successfully.
1
elaborate -lib WORK SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'RST_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC line 13 in file
		'/home/IC/Final_System/RTL/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SYNC_RST_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv'. (HDL-193)

Inferred memory devices in process
	in routine ClkDiv line 21 in file
		'/home/IC/Final_System/RTL/Clock_Divider/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    half_div_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       div_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/Final_System/RTL/CLKDIV_MUX/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 13 in file
		'/home/IC/Final_System/RTL/PULSE_GEN/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       DFF_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 30 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 45 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 68 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 82 in file
		'/home/IC/Final_System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'INV'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL'. (HDL-193)

Statistics for case statements in always block at line 65 in file
	'/home/IC/Final_System/RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 173 in file
	'/home/IC/Final_System/RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           186            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 52 in file
		'/home/IC/Final_System/RTL/SYS_CTRL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       CU_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 318 in file
		'/home/IC/Final_System/RTL/SYS_CTRL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REG_ADDR_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'REGFILE'. (HDL-193)

Inferred memory devices in process
	in routine REGFILE line 18 in file
		'/home/IC/Final_System/RTL/RegFile/REGFILE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGF_MEM_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    REGF_MEM_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RD_DATA_VLD_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RD_DATA_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    REGFILE/40    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)

Statistics for case statements in always block at line 34 in file
	'/home/IC/Final_System/RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 20 in file
		'/home/IC/Final_System/RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM' instantiated from design 'ASYNC_FIFO' with
	the parameters "PTR_WD=4,DATA_WD=8,FIFO_DP=8". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8 line 15 in file
		'/home/IC/Final_System/RTL/ASYNC_FIFO/FIFO_MEM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       MEM_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================================
|           block name/line             | Inputs | Outputs | # sel inputs | MB |
================================================================================
| FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8/30 |   8    |    8    |      3       | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC' instantiated from design 'ASYNC_FIFO' with
	the parameters "PTR_WD=4". (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC_PTR_WD4 line 17 in file
		'/home/IC/Final_System/RTL/ASYNC_FIFO/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   multi_flops_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SYNC_PTR_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO' with
	the parameters "PTR_WD=4". (HDL-193)

Statistics for case statements in always block at line 34 in file
	'/home/IC/Final_System/RTL/ASYNC_FIFO/FIFO_WR.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_WR_PTR_WD4 line 21 in file
		'/home/IC/Final_System/RTL/ASYNC_FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO' with
	the parameters "PTR_WD=4". (HDL-193)

Statistics for case statements in always block at line 33 in file
	'/home/IC/Final_System/RTL/ASYNC_FIFO/FIFO_RD.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_RD_PTR_WD4 line 20 in file
		'/home/IC/Final_System/RTL/ASYNC_FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_FSM'. (HDL-193)

Statistics for case statements in always block at line 42 in file
	'/home/IC/Final_System/RTL/UART/UART_TX/UART_TX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 87 in file
	'/home/IC/Final_System/RTL/UART/UART_TX/UART_TX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_FSM line 29 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/UART_TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       CU_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer'. (HDL-193)

Inferred memory devices in process
	in routine Serializer line 17 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   DATA_ready_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     ser_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  Serializer/29   |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Calc'. (HDL-193)

Inferred memory devices in process
	in routine Parity_Calc line 16 in file
		'/home/IC/Final_System/RTL/UART/UART_TX/Parity_Calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_MUX'. (HDL-193)

Statistics for case statements in always block at line 16 in file
	'/home/IC/Final_System/RTL/UART/UART_TX/UART_TX_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX_FSM'. (HDL-193)

Statistics for case statements in always block at line 45 in file
	'/home/IC/Final_System/RTL/UART/UART_RX/UART_RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            47            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 109 in file
	'/home/IC/Final_System/RTL/UART/UART_RX/UART_RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_RX_FSM line 33 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/UART_RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       CU_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 20 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     b_count_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     e_count_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)
Warning:  /home/IC/Final_System/RTL/UART/UART_RX/data_sampling.v:70: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 68 in file
	'/home/IC/Final_System/RTL/UART/UART_RX/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            70            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 25 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   check_bits_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    bit_ready_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 20 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      index_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Start_Check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Parity_Check'. (HDL-193)

Inferred memory devices in process
	in routine Parity_Check line 22 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Parity_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Stop_Check'. (HDL-193)

Inferred memory devices in process
	in routine Stop_Check line 11 in file
		'/home/IC/Final_System/RTL/UART/UART_RX/Stop_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/Final_System/Synthesis/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set REF_CLK_NAME REF_CLK
set REF_CLK_PER 10
set UART_CLK_NAME UART_CLK
set UART_CLK_PER 271.3
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_LAT 0
set CLK_RISE 0.05
set CLK_FALL 0.05
set TX_CLK_PER [expr $UART_CLK_PER * 32]
# master: REF_CLK & generated: ALU_CLK
create_clock -name $REF_CLK_NAME -period $REF_CLK_PER -waveform "0 [expr $REF_CLK_PER/2]" [get_ports REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $REF_CLK_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $REF_CLK_NAME]
set_clock_transition -rise $CLK_RISE  [get_clocks $REF_CLK_NAME]
set_clock_transition -fall $CLK_FALL  [get_clocks $REF_CLK_NAME]
set_clock_latency $CLK_LAT [get_clocks $REF_CLK_NAME]
create_generated_clock -master_clock $REF_CLK_NAME -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_port ALU_CLK_GATE/GATED_CLK]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks ALU_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks ALU_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks ALU_CLK]
set_clock_latency $CLK_LAT [get_clocks ALU_CLK]
##############################################################################
# master: UART_CLK & generated: TX_CLK, RX_CLK
create_clock -name $UART_CLK_NAME -period $UART_CLK_PER -waveform "0 [expr $UART_CLK_PER/2]" [get_ports UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $UART_CLK_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $UART_CLK_NAME]
set_clock_transition -rise $CLK_RISE  [get_clocks $UART_CLK_NAME]
set_clock_transition -fall $CLK_FALL  [get_clocks $UART_CLK_NAME]
set_clock_latency $CLK_LAT [get_clocks $UART_CLK_NAME]
create_generated_clock -master_clock $UART_CLK_NAME -source [get_ports UART_CLK]                        -name "RX_CLK" [get_port RX_ClkDiv/o_div_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks RX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks RX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks RX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks RX_CLK]
set_clock_latency $CLK_LAT [get_clocks RX_CLK]
create_generated_clock -master_clock $UART_CLK_NAME -source [get_ports UART_CLK]                        -name "TX_CLK" [get_port TX_ClkDiv/o_div_clk]                        -divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks TX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks TX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks TX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks TX_CLK]
set_clock_latency $CLK_LAT [get_clocks TX_CLK]
set_dont_touch_network {RST REF_CLK UART_CLK}
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks [list $REF_CLK_NAME ALU_CLK]] -group [get_clocks [list $UART_CLK_NAME TX_CLK RX_CLK]]
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set rx_in_delay  [expr 0.2*$UART_CLK_PER]	
set rx_out_delay [expr 0.2*$UART_CLK_PER]			
set tx_in_delay  [expr 0.2*$TX_CLK_PER]		
set tx_out_delay [expr 0.2*$TX_CLK_PER]
#Constrain Input Paths
set_input_delay $rx_in_delay -clock RX_CLK [get_port SYS_RX_IN]
#Constrain Output Paths
set_output_delay $rx_out_delay -clock RX_CLK [get_port PAR_Err]
set_output_delay $rx_out_delay -clock RX_CLK [get_port Frame_Err]
set_output_delay $tx_out_delay -clock TX_CLK [get_port SYS_TX_OUT]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port SYS_RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.5 [get_port PAR_Err]
set_load 0.5 [get_port Frame_Err]
set_load 0.5 [get_port SYS_TX_OUT]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
#########################################################
#### Section 8 : multicycle path ####
#########################################################
####################################################################################
#set_multicycle_path -setup 32 -from [get_clocks TX_CLK] -to [get_clocks RX_CLK]
#set_multicycle_path -hold 31 -from [get_clocks TX_CLK] -to [get_clocks RX_CLK]
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 31 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU'
  Processing 'REGFILE'
  Processing 'SYS_CTRL'
  Processing 'FIFO_RD_PTR_WD4'
  Processing 'DF_SYNC_PTR_WD4_0'
  Processing 'FIFO_WR_PTR_WD4'
  Processing 'FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8'
  Processing 'ASYNC_FIFO'
  Processing 'Stop_Check'
  Processing 'Parity_Check'
  Processing 'Start_Check'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'UART_RX_FSM'
  Processing 'UART_RX'
  Processing 'UART_MUX'
  Processing 'Parity_Calc'
  Processing 'Serializer'
  Processing 'UART_FSM'
  Processing 'UART_TX'
  Processing 'UART'
  Processing 'INV'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'PULSE_GEN'
  Processing 'CLK_GATE'
  Processing 'ClkDiv_0'
  Processing 'CLKDIV_MUX'
  Processing 'RST_SYNC_0'
Information: The register 'counter_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'UART_RX_FSM_DW01_cmp6_0'
  Processing 'UART_RX_FSM_DW01_sub_0'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_cmp2_0'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_cmp2_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   44534.6      0.24       0.2       7.0                          
    0:00:05   44534.6      0.24       0.2       7.0                          
    0:00:05   44534.6      0.24       0.2       7.0                          
    0:00:05   44525.2      0.21       0.2       7.0                          
    0:00:05   44525.2      0.21       0.2       7.0                          
    0:00:06   23744.6      1.81       2.3       6.7                          
    0:00:06   23730.5      1.69       2.0       6.7                          
    0:00:06   23689.3      1.87       2.3       6.7                          
    0:00:06   23667.0      1.47       1.6       6.7                          
    0:00:06   23651.7      1.39       1.4       6.7                          
    0:00:06   23707.0      1.23       1.2       6.7                          
    0:00:06   23717.6      1.12       1.1       6.7                          
    0:00:06   23718.7      1.03       1.0       6.7                          
    0:00:06   23718.7      1.02       1.0       6.7                          
    0:00:07   23692.9      1.10       1.1       6.7                          
    0:00:07   23692.9      1.10       1.1       6.7                          
    0:00:07   23692.9      1.10       1.1       6.7                          
    0:00:07   23692.9      1.10       1.1       6.7                          
    0:00:07   23694.0      1.10       1.1       0.0                          
    0:00:07   23694.0      1.10       1.1       0.0                          
    0:00:07   23694.0      1.10       1.1       0.0                          
    0:00:07   23694.0      1.10       1.1       0.0                          
    0:00:07   23972.9      0.31       0.3       0.0 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:07   23978.8      0.26       0.3       0.0 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:07   23921.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   23921.1      0.00       0.0       0.0                          
    0:00:07   23921.1      0.00       0.0       0.0                          
    0:00:08   23876.4      0.00       0.0       7.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   23876.4      0.00       0.0       7.1                          
    0:00:08   23895.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   23895.2      0.00       0.0       0.0                          
    0:00:08   23895.2      0.00       0.0       0.0                          
    0:00:08   23758.7      0.04       0.0       0.0                          
    0:00:08   23742.3      0.04       0.0       0.0                          
    0:00:08   23731.7      0.04       0.0       0.0                          
    0:00:08   23719.9      0.04       0.0       0.0                          
    0:00:08   23715.2      0.04       0.0       0.0                          
    0:00:08   23715.2      0.04       0.0       0.0                          
    0:00:08   23724.6      0.00       0.0       0.0                          
    0:00:08   23596.4      0.11       0.1       0.0                          
    0:00:08   23548.1      0.19       0.2       0.0                          
    0:00:08   23548.1      0.19       0.2       0.0                          
    0:00:08   23548.1      0.19       0.2       0.0                          
    0:00:08   23548.1      0.19       0.2       0.0                          
    0:00:08   23548.1      0.19       0.2       0.0                          
    0:00:08   23548.1      0.19       0.2       0.0                          
    0:00:08   23612.8      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Final_System/Synthesis/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Final_System/Synthesis/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Final_System/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
343
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
4
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 