Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 31 14:54:30 2025
| Host         : TheJackdaw running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/lz4CompressEngineRun_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------+
|      Characteristics      |                                   Path #1                                  |
+---------------------------+----------------------------------------------------------------------------+
| Requirement               | 7.000                                                                      |
| Path Delay                | 5.172                                                                      |
| Logic Delay               | 1.309(26%)                                                                 |
| Net Delay                 | 3.863(74%)                                                                 |
| Clock Skew                | -0.049                                                                     |
| Slack                     | 1.212                                                                      |
| Clock Uncertainty         | 0.035                                                                      |
| Clock Relationship        | Timed                                                                      |
| Clock Delay Group         | Same Clock                                                                 |
| Logic Levels              | 5                                                                          |
| Routes                    | NA                                                                         |
| Logical Path              | FDRE/C-(1)-LUT4-(1)-LUT5-(1)-LUT4-(8)-LUT5-(7)-LUT1-(17)-RAMB36E1/WEBWE[0] |
| Start Point Clock         | ap_clk                                                                     |
| End Point Clock           | ap_clk                                                                     |
| DSP Block                 | None                                                                       |
| RAM Registers             | None-None                                                                  |
| IO Crossings              | 0                                                                          |
| Config Crossings          | 0                                                                          |
| SLR Crossings             | 0                                                                          |
| PBlocks                   | 0                                                                          |
| High Fanout               | 17                                                                         |
| Dont Touch                | 0                                                                          |
| Mark Debug                | 0                                                                          |
| Start Point Pin Primitive | FDRE/C                                                                     |
| End Point Pin Primitive   | RAMB36E1/WEBWE[0]                                                          |
| Start Point Pin           | lit_count_loc_load_reg_278_reg[4]/C                                        |
| End Point Pin             | mem_reg/WEBWE[0]                                                           |
+---------------------------+----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+-----+-----+----+---+---+
| End Point Clock | Requirement |  2  |  3 |  4  |  5  |  6  |  7 | 8 | 9 |
+-----------------+-------------+-----+----+-----+-----+-----+----+---+---+
| ap_clk          | 7.000ns     | 142 | 60 | 260 | 319 | 178 | 25 | 9 | 7 |
+-----------------+-------------+-----+----+-----+-----+-----+----+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


