[2025-09-18 01:01:46] START suite=cs trace=cloud9_phase1_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2302702 heartbeat IPC: 4.343 cumulative IPC: 4.343 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4471036 heartbeat IPC: 4.612 cumulative IPC: 4.473 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4471036 cumulative IPC: 4.473 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4471036 cumulative IPC: 4.473 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 15419772 heartbeat IPC: 0.9133 cumulative IPC: 0.9133 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 26507268 heartbeat IPC: 0.9019 cumulative IPC: 0.9076 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 37603279 heartbeat IPC: 0.9012 cumulative IPC: 0.9055 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 48789472 heartbeat IPC: 0.894 cumulative IPC: 0.9026 (Simulation time: 00 hr 05 min 24 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 59973469 heartbeat IPC: 0.8941 cumulative IPC: 0.9009 (Simulation time: 00 hr 06 min 30 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 71136785 heartbeat IPC: 0.8958 cumulative IPC: 0.9 (Simulation time: 00 hr 07 min 37 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 82306082 heartbeat IPC: 0.8953 cumulative IPC: 0.8993 (Simulation time: 00 hr 08 min 41 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 93441944 heartbeat IPC: 0.898 cumulative IPC: 0.8992 (Simulation time: 00 hr 09 min 44 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 104139972 heartbeat IPC: 0.9348 cumulative IPC: 0.903 (Simulation time: 00 hr 10 min 50 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 110434103 cumulative IPC: 0.9055 (Simulation time: 00 hr 11 min 58 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 110434103 cumulative IPC: 0.9055 (Simulation time: 00 hr 11 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9055 instructions: 100000000 cycles: 110434103
CPU 0 Branch Prediction Accuracy: 96.39% MPKI: 0.6355 Average ROB Occupancy at Mispredict: 742.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6334
BRANCH_INDIRECT: 5e-05
BRANCH_CONDITIONAL: 0.0021
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 31252
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 168.88461
REPLAY_LOAD: 106.58036
NON_REPLAY_LOAD: 37.351063

== Total ==
ADDR_TRANS: 8782
REPLAY_LOAD: 11937
NON_REPLAY_LOAD: 10533

== Counts ==
ADDR_TRANS: 52
REPLAY_LOAD: 112
NON_REPLAY_LOAD: 282

cpu0->cpu0_STLB TOTAL        ACCESS:      81142 HIT:      78974 MISS:       2168 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      81142 HIT:      78974 MISS:       2168 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 345.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     415716 HIT:     227281 MISS:     188435 MSHR_MERGE:       1439
cpu0->cpu0_L2C LOAD         ACCESS:     169069 HIT:      32860 MISS:     136209 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       3886 HIT:       1448 MISS:       2438 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     126465 HIT:      81280 MISS:      45185 MSHR_MERGE:       1439
cpu0->cpu0_L2C WRITE        ACCESS:     111640 HIT:     111596 MISS:         44 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4656 HIT:         97 MISS:       4559 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      91547 ISSUED:      91547 USEFUL:      39082 USELESS:        582
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 84.03 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12449667 HIT:   12449607 MISS:         60 MSHR_MERGE:         21
cpu0->cpu0_L1I LOAD         ACCESS:   12449667 HIT:   12449607 MISS:         60 MSHR_MERGE:         21
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 147.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19278072 HIT:   19024150 MISS:     253922 MSHR_MERGE:      41432
cpu0->cpu0_L1D LOAD         ACCESS:   12865218 HIT:   12660337 MISS:     204881 MSHR_MERGE:      35851
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     312758 HIT:     277487 MISS:      35271 MSHR_MERGE:        353
cpu0->cpu0_L1D WRITE        ACCESS:    6095058 HIT:    6085972 MISS:       9086 MSHR_MERGE:       5200
cpu0->cpu0_L1D TRANSLATION  ACCESS:       5038 HIT:        354 MISS:       4684 MSHR_MERGE:         28
cpu0->cpu0_L1D PREFETCH REQUESTED:     312758 ISSUED:     312758 USEFUL:      34245 USELESS:        674
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 78.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10609824 HIT:   10609784 MISS:         40 MSHR_MERGE:         17
cpu0->cpu0_ITLB LOAD         ACCESS:   10609824 HIT:   10609784 MISS:         40 MSHR_MERGE:         17
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 197.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18845646 HIT:   18756781 MISS:      88865 MSHR_MERGE:       7746
cpu0->cpu0_DTLB LOAD         ACCESS:   18845646 HIT:   18756781 MISS:      88865 MSHR_MERGE:       7746
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.11 cycles
cpu0->LLC TOTAL        ACCESS:     290196 HIT:     159461 MISS:     130735 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     136209 HIT:      41248 MISS:      94961 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       2438 HIT:        431 MISS:       2007 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      43746 HIT:      13785 MISS:      29961 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     103244 HIT:     103167 MISS:         77 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4559 HIT:        830 MISS:       3729 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.93 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        213
  ROW_BUFFER_MISS:     130444
  AVG DBUS CONGESTED CYCLE: 5.494
Channel 0 WQ ROW_BUFFER_HIT:       4080
  ROW_BUFFER_MISS:      72087
  FULL:          0
Channel 0 REFRESHES ISSUED:       9203

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        29592         9632        17846        26349
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            5          106          620
  STLB miss resolved @ L2C                0            1            0           28          170
  STLB miss resolved @ LLC                0           16            9          198         1071
  STLB miss resolved @ MEM                0           13           42          814         3439

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 22            0            0            0            4
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            0            0            2            8
  STLB miss resolved @ L2C                0            0            0            0            3
  STLB miss resolved @ LLC                4            3            0            2            4
  STLB miss resolved @ MEM               11            2            0            1           10
[2025-09-18 01:13:45] END   suite=cs trace=cloud9_phase1_core1 (rc=0)
