
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000148  00800200  00001632  000016c6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001632  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000012  00800348  00800348  0000180e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000180e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000230  00000000  00000000  0000186a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001c29  00000000  00000000  00001a9a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000eef  00000000  00000000  000036c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000136f  00000000  00000000  000045b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000494  00000000  00000000  00005924  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000652  00000000  00000000  00005db8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000b4e  00000000  00000000  0000640a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000180  00000000  00000000  00006f58  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	78 c1       	rjmp	.+752    	; 0x2fe <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c0 c3       	rjmp	.+1920   	; 0x81e <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	2a 04       	cpc	r2, r10
      e6:	7c 04       	cpc	r7, r12
      e8:	7c 04       	cpc	r7, r12
      ea:	7c 04       	cpc	r7, r12
      ec:	7c 04       	cpc	r7, r12
      ee:	7c 04       	cpc	r7, r12
      f0:	7c 04       	cpc	r7, r12
      f2:	7c 04       	cpc	r7, r12
      f4:	2a 04       	cpc	r2, r10
      f6:	7c 04       	cpc	r7, r12
      f8:	7c 04       	cpc	r7, r12
      fa:	7c 04       	cpc	r7, r12
      fc:	7c 04       	cpc	r7, r12
      fe:	7c 04       	cpc	r7, r12
     100:	7c 04       	cpc	r7, r12
     102:	7c 04       	cpc	r7, r12
     104:	2c 04       	cpc	r2, r12
     106:	7c 04       	cpc	r7, r12
     108:	7c 04       	cpc	r7, r12
     10a:	7c 04       	cpc	r7, r12
     10c:	7c 04       	cpc	r7, r12
     10e:	7c 04       	cpc	r7, r12
     110:	7c 04       	cpc	r7, r12
     112:	7c 04       	cpc	r7, r12
     114:	7c 04       	cpc	r7, r12
     116:	7c 04       	cpc	r7, r12
     118:	7c 04       	cpc	r7, r12
     11a:	7c 04       	cpc	r7, r12
     11c:	7c 04       	cpc	r7, r12
     11e:	7c 04       	cpc	r7, r12
     120:	7c 04       	cpc	r7, r12
     122:	7c 04       	cpc	r7, r12
     124:	2c 04       	cpc	r2, r12
     126:	7c 04       	cpc	r7, r12
     128:	7c 04       	cpc	r7, r12
     12a:	7c 04       	cpc	r7, r12
     12c:	7c 04       	cpc	r7, r12
     12e:	7c 04       	cpc	r7, r12
     130:	7c 04       	cpc	r7, r12
     132:	7c 04       	cpc	r7, r12
     134:	7c 04       	cpc	r7, r12
     136:	7c 04       	cpc	r7, r12
     138:	7c 04       	cpc	r7, r12
     13a:	7c 04       	cpc	r7, r12
     13c:	7c 04       	cpc	r7, r12
     13e:	7c 04       	cpc	r7, r12
     140:	7c 04       	cpc	r7, r12
     142:	7c 04       	cpc	r7, r12
     144:	78 04       	cpc	r7, r8
     146:	7c 04       	cpc	r7, r12
     148:	7c 04       	cpc	r7, r12
     14a:	7c 04       	cpc	r7, r12
     14c:	7c 04       	cpc	r7, r12
     14e:	7c 04       	cpc	r7, r12
     150:	7c 04       	cpc	r7, r12
     152:	7c 04       	cpc	r7, r12
     154:	55 04       	cpc	r5, r5
     156:	7c 04       	cpc	r7, r12
     158:	7c 04       	cpc	r7, r12
     15a:	7c 04       	cpc	r7, r12
     15c:	7c 04       	cpc	r7, r12
     15e:	7c 04       	cpc	r7, r12
     160:	7c 04       	cpc	r7, r12
     162:	7c 04       	cpc	r7, r12
     164:	7c 04       	cpc	r7, r12
     166:	7c 04       	cpc	r7, r12
     168:	7c 04       	cpc	r7, r12
     16a:	7c 04       	cpc	r7, r12
     16c:	7c 04       	cpc	r7, r12
     16e:	7c 04       	cpc	r7, r12
     170:	7c 04       	cpc	r7, r12
     172:	7c 04       	cpc	r7, r12
     174:	49 04       	cpc	r4, r9
     176:	7c 04       	cpc	r7, r12
     178:	7c 04       	cpc	r7, r12
     17a:	7c 04       	cpc	r7, r12
     17c:	7c 04       	cpc	r7, r12
     17e:	7c 04       	cpc	r7, r12
     180:	7c 04       	cpc	r7, r12
     182:	7c 04       	cpc	r7, r12
     184:	67 04       	cpc	r6, r7

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 e3       	ldi	r30, 0x32	; 50
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 34       	cpi	r26, 0x48	; 72
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a8 e4       	ldi	r26, 0x48	; 72
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 35       	cpi	r26, 0x5A	; 90
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	76 d1       	rcall	.+748    	; 0x4ae <main>
     1c2:	0c 94 17 0b 	jmp	0x162e	; 0x162e <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
	
	for (int i = 0; i < message->length; i++){
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
	}
	MCP_request_to_send(MCP_RTS_TX0);
}
     1c8:	40 e6       	ldi	r20, 0x60	; 96
     1ca:	60 e6       	ldi	r22, 0x60	; 96
     1cc:	80 e6       	ldi	r24, 0x60	; 96
     1ce:	11 d1       	rcall	.+546    	; 0x3f2 <MCP_bit_modify>
     1d0:	40 e6       	ldi	r20, 0x60	; 96
     1d2:	60 e6       	ldi	r22, 0x60	; 96
     1d4:	80 e7       	ldi	r24, 0x70	; 112
     1d6:	0d d1       	rcall	.+538    	; 0x3f2 <MCP_bit_modify>
     1d8:	44 e0       	ldi	r20, 0x04	; 4
     1da:	64 e0       	ldi	r22, 0x04	; 4
     1dc:	80 e6       	ldi	r24, 0x60	; 96
     1de:	09 d1       	rcall	.+530    	; 0x3f2 <MCP_bit_modify>
     1e0:	44 e0       	ldi	r20, 0x04	; 4
     1e2:	64 e0       	ldi	r22, 0x04	; 4
     1e4:	80 e7       	ldi	r24, 0x70	; 112
     1e6:	05 d1       	rcall	.+522    	; 0x3f2 <MCP_bit_modify>
     1e8:	40 e0       	ldi	r20, 0x00	; 0
     1ea:	60 ee       	ldi	r22, 0xE0	; 224
     1ec:	8f e0       	ldi	r24, 0x0F	; 15
     1ee:	01 d1       	rcall	.+514    	; 0x3f2 <MCP_bit_modify>
     1f0:	8e e0       	ldi	r24, 0x0E	; 14
     1f2:	cd d0       	rcall	.+410    	; 0x38e <MCP_read>
     1f4:	80 7e       	andi	r24, 0xE0	; 224
     1f6:	31 f0       	breq	.+12     	; 0x204 <CAN_init+0x3c>
     1f8:	87 e0       	ldi	r24, 0x07	; 7
     1fa:	92 e0       	ldi	r25, 0x02	; 2
     1fc:	0f d6       	rcall	.+3102   	; 0xe1c <puts>
     1fe:	81 e0       	ldi	r24, 0x01	; 1
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	08 95       	ret
     204:	63 e0       	ldi	r22, 0x03	; 3
     206:	8b e2       	ldi	r24, 0x2B	; 43
     208:	e1 d0       	rcall	.+450    	; 0x3cc <MCP_write>
     20a:	e9 e6       	ldi	r30, 0x69	; 105
     20c:	f0 e0       	ldi	r31, 0x00	; 0
     20e:	80 81       	ld	r24, Z
     210:	80 62       	ori	r24, 0x20	; 32
     212:	80 83       	st	Z, r24
     214:	ea 9a       	sbi	0x1d, 2	; 29
     216:	80 e0       	ldi	r24, 0x00	; 0
     218:	90 e0       	ldi	r25, 0x00	; 0
     21a:	08 95       	ret

0000021c <CAN_msg_receive>:

void CAN_msg_receive(can_msg *msg, uint8_t reg)
{
     21c:	cf 92       	push	r12
     21e:	df 92       	push	r13
     220:	ef 92       	push	r14
     222:	ff 92       	push	r15
     224:	0f 93       	push	r16
     226:	1f 93       	push	r17
     228:	cf 93       	push	r28
     22a:	df 93       	push	r29
     22c:	7c 01       	movw	r14, r24
     22e:	c6 2f       	mov	r28, r22

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
     230:	81 e0       	ldi	r24, 0x01	; 1
     232:	86 0f       	add	r24, r22
     234:	ac d0       	rcall	.+344    	; 0x38e <MCP_read>
     236:	d8 2f       	mov	r29, r24
     238:	82 e0       	ldi	r24, 0x02	; 2
     23a:	8c 0f       	add	r24, r28
     23c:	a8 d0       	rcall	.+336    	; 0x38e <MCP_read>
     23e:	48 2f       	mov	r20, r24
     240:	42 95       	swap	r20
     242:	46 95       	lsr	r20
     244:	47 70       	andi	r20, 0x07	; 7
     246:	2d 2f       	mov	r18, r29
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	c9 01       	movw	r24, r18
     24c:	88 0f       	add	r24, r24
     24e:	99 1f       	adc	r25, r25
     250:	88 0f       	add	r24, r24
     252:	99 1f       	adc	r25, r25
     254:	88 0f       	add	r24, r24
     256:	99 1f       	adc	r25, r25
     258:	84 2b       	or	r24, r20
     25a:	f7 01       	movw	r30, r14
     25c:	91 83       	std	Z+1, r25	; 0x01
     25e:	80 83       	st	Z, r24
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
     260:	85 e0       	ldi	r24, 0x05	; 5
     262:	8c 0f       	add	r24, r28
     264:	94 d0       	rcall	.+296    	; 0x38e <MCP_read>
     266:	8f 70       	andi	r24, 0x0F	; 15
     268:	f7 01       	movw	r30, r14
     26a:	82 83       	std	Z+2, r24	; 0x02
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     26c:	88 23       	and	r24, r24
     26e:	f1 f0       	breq	.+60     	; 0x2ac <CAN_msg_receive+0x90>
     270:	0f 2e       	mov	r0, r31
     272:	f6 e0       	ldi	r31, 0x06	; 6
     274:	df 2e       	mov	r13, r31
     276:	f0 2d       	mov	r31, r0
     278:	dc 0e       	add	r13, r28
     27a:	87 01       	movw	r16, r14
     27c:	0d 5f       	subi	r16, 0xFD	; 253
     27e:	1f 4f       	sbci	r17, 0xFF	; 255
     280:	0f 2e       	mov	r0, r31
     282:	fe e0       	ldi	r31, 0x0E	; 14
     284:	cf 2e       	mov	r12, r31
     286:	f0 2d       	mov	r31, r0
     288:	cc 0e       	add	r12, r28
{

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
     28a:	c0 e0       	ldi	r28, 0x00	; 0
     28c:	d0 e0       	ldi	r29, 0x00	; 0
	while( (i < msg->length) && (i < 8) ){
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
     28e:	8d 2d       	mov	r24, r13
     290:	7e d0       	rcall	.+252    	; 0x38e <MCP_read>
     292:	f8 01       	movw	r30, r16
     294:	81 93       	st	Z+, r24
     296:	8f 01       	movw	r16, r30
		i++;
     298:	21 96       	adiw	r28, 0x01	; 1

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     29a:	f7 01       	movw	r30, r14
     29c:	22 81       	ldd	r18, Z+2	; 0x02
     29e:	30 e0       	ldi	r19, 0x00	; 0
     2a0:	c2 17       	cp	r28, r18
     2a2:	d3 07       	cpc	r29, r19
     2a4:	1c f4       	brge	.+6      	; 0x2ac <CAN_msg_receive+0x90>
     2a6:	d3 94       	inc	r13
     2a8:	dc 10       	cpse	r13, r12
     2aa:	f1 cf       	rjmp	.-30     	; 0x28e <CAN_msg_receive+0x72>
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
		i++;
	}	
	
}
     2ac:	df 91       	pop	r29
     2ae:	cf 91       	pop	r28
     2b0:	1f 91       	pop	r17
     2b2:	0f 91       	pop	r16
     2b4:	ff 90       	pop	r15
     2b6:	ef 90       	pop	r14
     2b8:	df 90       	pop	r13
     2ba:	cf 90       	pop	r12
     2bc:	08 95       	ret

000002be <CAN_handle_interrupt>:

void CAN_handle_interrupt(can_msg *msg)
{
	//printf("EFLG: %x\n", MCP_read(MCP_EFLG));
	//printf("RXB0CTRL: %x\n", MCP_read(MCP_RXB0CTRL));
	switch(interrupt_flag){
     2be:	20 91 48 03 	lds	r18, 0x0348
     2c2:	21 30       	cpi	r18, 0x01	; 1
     2c4:	41 f0       	breq	.+16     	; 0x2d6 <CAN_handle_interrupt+0x18>
     2c6:	18 f0       	brcs	.+6      	; 0x2ce <CAN_handle_interrupt+0x10>
     2c8:	22 30       	cpi	r18, 0x02	; 2
     2ca:	69 f0       	breq	.+26     	; 0x2e6 <CAN_handle_interrupt+0x28>
     2cc:	14 c0       	rjmp	.+40     	; 0x2f6 <CAN_handle_interrupt+0x38>
		case no_flag:
		printf("no interrupt 1\n");
     2ce:	84 e3       	ldi	r24, 0x34	; 52
     2d0:	92 e0       	ldi	r25, 0x02	; 2
     2d2:	a4 c5       	rjmp	.+2888   	; 0xe1c <puts>
			break;
     2d4:	08 95       	ret
		case RX0:
			CAN_msg_receive(msg, MCP_RXB0CTRL);
     2d6:	60 e6       	ldi	r22, 0x60	; 96
     2d8:	a1 df       	rcall	.-190    	; 0x21c <CAN_msg_receive>
			interrupt_flag = no_flag;
     2da:	10 92 48 03 	sts	0x0348, r1
			printf("interrupt handled 1\n");
     2de:	83 e4       	ldi	r24, 0x43	; 67
     2e0:	92 e0       	ldi	r25, 0x02	; 2
     2e2:	9c c5       	rjmp	.+2872   	; 0xe1c <puts>
			break;
     2e4:	08 95       	ret
		case RX1:
			CAN_msg_receive(msg, MCP_RXB1CTRL);
     2e6:	60 e7       	ldi	r22, 0x70	; 112
     2e8:	99 df       	rcall	.-206    	; 0x21c <CAN_msg_receive>
			interrupt_flag = no_flag;
     2ea:	10 92 48 03 	sts	0x0348, r1
			printf("interrupt handled 2\n");
     2ee:	87 e5       	ldi	r24, 0x57	; 87
     2f0:	92 e0       	ldi	r25, 0x02	; 2
     2f2:	94 c5       	rjmp	.+2856   	; 0xe1c <puts>
			break;
     2f4:	08 95       	ret
		default:
		printf("no interrupt 2\n");
     2f6:	8b e6       	ldi	r24, 0x6B	; 107
     2f8:	92 e0       	ldi	r25, 0x02	; 2
     2fa:	90 c5       	rjmp	.+2848   	; 0xe1c <puts>
     2fc:	08 95       	ret

000002fe <__vector_3>:
	
}
#endif

#if defined(__AVR_ATmega2560__)
ISR(INT2_vect){
     2fe:	1f 92       	push	r1
     300:	0f 92       	push	r0
     302:	0f b6       	in	r0, 0x3f	; 63
     304:	0f 92       	push	r0
     306:	11 24       	eor	r1, r1
     308:	0b b6       	in	r0, 0x3b	; 59
     30a:	0f 92       	push	r0
     30c:	2f 93       	push	r18
     30e:	3f 93       	push	r19
     310:	4f 93       	push	r20
     312:	5f 93       	push	r21
     314:	6f 93       	push	r22
     316:	7f 93       	push	r23
     318:	8f 93       	push	r24
     31a:	9f 93       	push	r25
     31c:	af 93       	push	r26
     31e:	bf 93       	push	r27
     320:	ef 93       	push	r30
     322:	ff 93       	push	r31
	uint8_t interrupt = MCP_read(MCP_CANINTF);
     324:	8c e2       	ldi	r24, 0x2C	; 44
     326:	33 d0       	rcall	.+102    	; 0x38e <MCP_read>

	if (interrupt & MCP_RX0IF){
     328:	80 ff       	sbrs	r24, 0
     32a:	08 c0       	rjmp	.+16     	; 0x33c <__vector_3+0x3e>
		interrupt_flag = RX0;
     32c:	81 e0       	ldi	r24, 0x01	; 1
     32e:	80 93 48 03 	sts	0x0348, r24
		// clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     332:	40 e0       	ldi	r20, 0x00	; 0
     334:	61 e0       	ldi	r22, 0x01	; 1
     336:	8c e2       	ldi	r24, 0x2C	; 44
     338:	5c d0       	rcall	.+184    	; 0x3f2 <MCP_bit_modify>
     33a:	09 c0       	rjmp	.+18     	; 0x34e <__vector_3+0x50>
	}
	else if (interrupt & MCP_RX1IF){
     33c:	81 ff       	sbrs	r24, 1
     33e:	07 c0       	rjmp	.+14     	; 0x34e <__vector_3+0x50>
		interrupt_flag = RX1;
     340:	82 e0       	ldi	r24, 0x02	; 2
     342:	80 93 48 03 	sts	0x0348, r24
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     346:	40 e0       	ldi	r20, 0x00	; 0
     348:	62 e0       	ldi	r22, 0x02	; 2
     34a:	8c e2       	ldi	r24, 0x2C	; 44
     34c:	52 d0       	rcall	.+164    	; 0x3f2 <MCP_bit_modify>
	}
	
}
     34e:	ff 91       	pop	r31
     350:	ef 91       	pop	r30
     352:	bf 91       	pop	r27
     354:	af 91       	pop	r26
     356:	9f 91       	pop	r25
     358:	8f 91       	pop	r24
     35a:	7f 91       	pop	r23
     35c:	6f 91       	pop	r22
     35e:	5f 91       	pop	r21
     360:	4f 91       	pop	r20
     362:	3f 91       	pop	r19
     364:	2f 91       	pop	r18
     366:	0f 90       	pop	r0
     368:	0b be       	out	0x3b, r0	; 59
     36a:	0f 90       	pop	r0
     36c:	0f be       	out	0x3f, r0	; 63
     36e:	0f 90       	pop	r0
     370:	1f 90       	pop	r1
     372:	18 95       	reti

00000374 <MCP_reset>:
	SPI_transmit_receive(MCP_READ_STATUS);
	uint8_t status = SPI_transmit_receive(0);
	SPI_set_ss(1);
	
	return status;
}
     374:	80 e0       	ldi	r24, 0x00	; 0
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	67 d0       	rcall	.+206    	; 0x448 <SPI_set_ss>
     37a:	80 ec       	ldi	r24, 0xC0	; 192
     37c:	5b d0       	rcall	.+182    	; 0x434 <SPI_transmit_receive>
     37e:	82 e4       	ldi	r24, 0x42	; 66
     380:	8a 95       	dec	r24
     382:	f1 f7       	brne	.-4      	; 0x380 <MCP_reset+0xc>
     384:	00 c0       	rjmp	.+0      	; 0x386 <MCP_reset+0x12>
     386:	81 e0       	ldi	r24, 0x01	; 1
     388:	90 e0       	ldi	r25, 0x00	; 0
     38a:	5e c0       	rjmp	.+188    	; 0x448 <SPI_set_ss>
     38c:	08 95       	ret

0000038e <MCP_read>:
     38e:	cf 93       	push	r28
     390:	c8 2f       	mov	r28, r24
     392:	80 e0       	ldi	r24, 0x00	; 0
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	58 d0       	rcall	.+176    	; 0x448 <SPI_set_ss>
     398:	83 e0       	ldi	r24, 0x03	; 3
     39a:	4c d0       	rcall	.+152    	; 0x434 <SPI_transmit_receive>
     39c:	8c 2f       	mov	r24, r28
     39e:	4a d0       	rcall	.+148    	; 0x434 <SPI_transmit_receive>
     3a0:	80 e0       	ldi	r24, 0x00	; 0
     3a2:	48 d0       	rcall	.+144    	; 0x434 <SPI_transmit_receive>
     3a4:	c8 2f       	mov	r28, r24
     3a6:	81 e0       	ldi	r24, 0x01	; 1
     3a8:	90 e0       	ldi	r25, 0x00	; 0
     3aa:	4e d0       	rcall	.+156    	; 0x448 <SPI_set_ss>
     3ac:	8c 2f       	mov	r24, r28
     3ae:	cf 91       	pop	r28
     3b0:	08 95       	ret

000003b2 <MCP_init>:
     3b2:	e0 df       	rcall	.-64     	; 0x374 <MCP_reset>
     3b4:	8e e0       	ldi	r24, 0x0E	; 14
     3b6:	eb df       	rcall	.-42     	; 0x38e <MCP_read>
     3b8:	80 7e       	andi	r24, 0xE0	; 224
     3ba:	80 38       	cpi	r24, 0x80	; 128
     3bc:	29 f0       	breq	.+10     	; 0x3c8 <MCP_init+0x16>
     3be:	8a e7       	ldi	r24, 0x7A	; 122
     3c0:	92 e0       	ldi	r25, 0x02	; 2
     3c2:	2c d5       	rcall	.+2648   	; 0xe1c <puts>
     3c4:	81 e0       	ldi	r24, 0x01	; 1
     3c6:	08 95       	ret
     3c8:	80 e0       	ldi	r24, 0x00	; 0
     3ca:	08 95       	ret

000003cc <MCP_write>:
     3cc:	cf 93       	push	r28
     3ce:	df 93       	push	r29
     3d0:	d8 2f       	mov	r29, r24
     3d2:	c6 2f       	mov	r28, r22
     3d4:	80 e0       	ldi	r24, 0x00	; 0
     3d6:	90 e0       	ldi	r25, 0x00	; 0
     3d8:	37 d0       	rcall	.+110    	; 0x448 <SPI_set_ss>
     3da:	82 e0       	ldi	r24, 0x02	; 2
     3dc:	2b d0       	rcall	.+86     	; 0x434 <SPI_transmit_receive>
     3de:	8d 2f       	mov	r24, r29
     3e0:	29 d0       	rcall	.+82     	; 0x434 <SPI_transmit_receive>
     3e2:	8c 2f       	mov	r24, r28
     3e4:	27 d0       	rcall	.+78     	; 0x434 <SPI_transmit_receive>
     3e6:	81 e0       	ldi	r24, 0x01	; 1
     3e8:	90 e0       	ldi	r25, 0x00	; 0
     3ea:	2e d0       	rcall	.+92     	; 0x448 <SPI_set_ss>
     3ec:	df 91       	pop	r29
     3ee:	cf 91       	pop	r28
     3f0:	08 95       	ret

000003f2 <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     3f2:	1f 93       	push	r17
     3f4:	cf 93       	push	r28
     3f6:	df 93       	push	r29
     3f8:	18 2f       	mov	r17, r24
     3fa:	d6 2f       	mov	r29, r22
     3fc:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     3fe:	80 e0       	ldi	r24, 0x00	; 0
     400:	90 e0       	ldi	r25, 0x00	; 0
     402:	22 d0       	rcall	.+68     	; 0x448 <SPI_set_ss>
	SPI_transmit_receive(MCP_BITMOD);
     404:	85 e0       	ldi	r24, 0x05	; 5
     406:	16 d0       	rcall	.+44     	; 0x434 <SPI_transmit_receive>
	
	SPI_transmit_receive(address);
     408:	81 2f       	mov	r24, r17
     40a:	14 d0       	rcall	.+40     	; 0x434 <SPI_transmit_receive>
	SPI_transmit_receive(mask);
     40c:	8d 2f       	mov	r24, r29
     40e:	12 d0       	rcall	.+36     	; 0x434 <SPI_transmit_receive>
	SPI_transmit_receive(data);
     410:	8c 2f       	mov	r24, r28
     412:	10 d0       	rcall	.+32     	; 0x434 <SPI_transmit_receive>
	
	SPI_set_ss(1);
     414:	81 e0       	ldi	r24, 0x01	; 1
     416:	90 e0       	ldi	r25, 0x00	; 0
     418:	17 d0       	rcall	.+46     	; 0x448 <SPI_set_ss>
     41a:	df 91       	pop	r29
     41c:	cf 91       	pop	r28
     41e:	1f 91       	pop	r17
     420:	08 95       	ret

00000422 <SPI_init>:
	// Set MOSI, SCK and SS output
	#if defined(__AVR_ATmega162__)
	DDRB |= (1 << DDB5)|(1 << DDB7)|(1 << DDB4);
	#endif
	#if defined(__AVR_ATmega2560__)
	DDRB |= (1 << DDB2)|(1 << DDB1)|(1 << DDB0) | (1 << DDB7);
     422:	84 b1       	in	r24, 0x04	; 4
     424:	87 68       	ori	r24, 0x87	; 135
     426:	84 b9       	out	0x04, r24	; 4
	#endif
	
	// Enable SPI, Master, set clock rate
	SPCR = (1 << MSTR)|(1 << SPR0);
     428:	81 e1       	ldi	r24, 0x11	; 17
     42a:	8c bd       	out	0x2c, r24	; 44
	
	SPCR |= (1 << SPE);
     42c:	8c b5       	in	r24, 0x2c	; 44
     42e:	80 64       	ori	r24, 0x40	; 64
     430:	8c bd       	out	0x2c, r24	; 44
     432:	08 95       	ret

00000434 <SPI_transmit_receive>:
}

uint8_t SPI_transmit_receive(uint8_t data)
{
	// Start transmission (write to data register)
	SPDR = data;
     434:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete
	//printf("Hello from SPI transmit receive 1\n");
	while(!(SPSR & (1 << SPIF)));
     436:	0d b4       	in	r0, 0x2d	; 45
     438:	07 fe       	sbrs	r0, 7
     43a:	fd cf       	rjmp	.-6      	; 0x436 <SPI_transmit_receive+0x2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     43c:	82 e4       	ldi	r24, 0x42	; 66
     43e:	8a 95       	dec	r24
     440:	f1 f7       	brne	.-4      	; 0x43e <SPI_transmit_receive+0xa>
     442:	00 c0       	rjmp	.+0      	; 0x444 <SPI_transmit_receive+0x10>
	//printf("Hello from SPI transmit receive 2\n");
	
	_delay_us(200);
	return SPDR;
     444:	8e b5       	in	r24, 0x2e	; 46
	
}
     446:	08 95       	ret

00000448 <SPI_set_ss>:
		clear_bit(PORTB, PB4);
	}
	#endif
	
	#if defined(__AVR_ATmega2560__)
	if (val == 1){
     448:	81 30       	cpi	r24, 0x01	; 1
     44a:	91 05       	cpc	r25, r1
     44c:	11 f4       	brne	.+4      	; 0x452 <SPI_set_ss+0xa>
		set_bit(PORTB, PB7);
     44e:	2f 9a       	sbi	0x05, 7	; 5
     450:	08 95       	ret
	}
	else if (val == 0){
     452:	89 2b       	or	r24, r25
     454:	09 f4       	brne	.+2      	; 0x458 <SPI_set_ss+0x10>
		clear_bit(PORTB, PB7);
     456:	2f 98       	cbi	0x05, 7	; 5
     458:	08 95       	ret

0000045a <UART_Transmit>:

// transmit data
void UART_Transmit (unsigned char data)
{
	// Wait for empty transmit buffer
	while (!( UCSR0A & (1<<UDRE0))); 
     45a:	e0 ec       	ldi	r30, 0xC0	; 192
     45c:	f0 e0       	ldi	r31, 0x00	; 0
     45e:	90 81       	ld	r25, Z
     460:	95 ff       	sbrs	r25, 5
     462:	fd cf       	rjmp	.-6      	; 0x45e <UART_Transmit+0x4>
	
	// Put data into buffer, sends the data
	UDR0 = data;  
     464:	80 93 c6 00 	sts	0x00C6, r24
     468:	08 95       	ret

0000046a <UART_Recieve>:

// function to receive data
unsigned char UART_Recieve (void)
{
	//Wait for data to be received
	while(!(UCSR0A & (1<<RXC0)));  
     46a:	e0 ec       	ldi	r30, 0xC0	; 192
     46c:	f0 e0       	ldi	r31, 0x00	; 0
     46e:	80 81       	ld	r24, Z
     470:	88 23       	and	r24, r24
     472:	ec f7       	brge	.-6      	; 0x46e <UART_Recieve+0x4>
	
	//Get and return received data from buffer
	return UDR0;  
     474:	80 91 c6 00 	lds	r24, 0x00C6
     478:	08 95       	ret

0000047a <UART_Init>:

void UART_Init( unsigned int ubrr ){
	/* 
	Set baud rate
	 */
	UBRR0H |= (unsigned char)(ubrr>>8);
     47a:	e5 ec       	ldi	r30, 0xC5	; 197
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	20 81       	ld	r18, Z
     480:	92 2b       	or	r25, r18
     482:	90 83       	st	Z, r25
	UBRR0L |= (unsigned char)ubrr;
     484:	e4 ec       	ldi	r30, 0xC4	; 196
     486:	f0 e0       	ldi	r31, 0x00	; 0
     488:	90 81       	ld	r25, Z
     48a:	89 2b       	or	r24, r25
     48c:	80 83       	st	Z, r24
	/* 
	Enable receiver and transmitter
	 */
	UCSR0B |= (1<<RXEN0)|(1<<TXEN0);
     48e:	e1 ec       	ldi	r30, 0xC1	; 193
     490:	f0 e0       	ldi	r31, 0x00	; 0
     492:	80 81       	ld	r24, Z
     494:	88 61       	ori	r24, 0x18	; 24
     496:	80 83       	st	Z, r24
	 */
	#if defined(__AVR_ATmega162__)
	UCSR0C |= (1<<URSEL0)|(1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
	#endif
	#if defined(__AVR_ATmega2560__)
	UCSR0C |= (1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     498:	e2 ec       	ldi	r30, 0xC2	; 194
     49a:	f0 e0       	ldi	r31, 0x00	; 0
     49c:	80 81       	ld	r24, Z
     49e:	8e 60       	ori	r24, 0x0E	; 14
     4a0:	80 83       	st	Z, r24
	#endif
	
	fdevopen(&UART_Transmit, &UART_Recieve);
     4a2:	65 e3       	ldi	r22, 0x35	; 53
     4a4:	72 e0       	ldi	r23, 0x02	; 2
     4a6:	8d e2       	ldi	r24, 0x2D	; 45
     4a8:	92 e0       	ldi	r25, 0x02	; 2
     4aa:	58 c4       	rjmp	.+2224   	; 0xd5c <fdevopen>
     4ac:	08 95       	ret

000004ae <main>:
#include <avr/io.h>
#include <util/delay.h>
//#include <stdio.h>
#include <avr/interrupt.h>

int main( void ){
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
     4b2:	cd b7       	in	r28, 0x3d	; 61
     4b4:	de b7       	in	r29, 0x3e	; 62
     4b6:	2b 97       	sbiw	r28, 0x0b	; 11
     4b8:	0f b6       	in	r0, 0x3f	; 63
     4ba:	f8 94       	cli
     4bc:	de bf       	out	0x3e, r29	; 62
     4be:	0f be       	out	0x3f, r0	; 63
     4c0:	cd bf       	out	0x3d, r28	; 61
	cli();
     4c2:	f8 94       	cli
	// 
	printf("Initializations\n");
     4c4:	8b ea       	ldi	r24, 0xAB	; 171
     4c6:	92 e0       	ldi	r25, 0x02	; 2
     4c8:	a9 d4       	rcall	.+2386   	; 0xe1c <puts>
	UART_Init( MYUBRR );
     4ca:	87 e6       	ldi	r24, 0x67	; 103
     4cc:	90 e0       	ldi	r25, 0x00	; 0
     4ce:	d5 df       	rcall	.-86     	; 0x47a <UART_Init>
	//printf("UART\n");
	SPI_init();
     4d0:	a8 df       	rcall	.-176    	; 0x422 <SPI_init>
	//printf("SPI\n");
	MCP_init();
     4d2:	6f df       	rcall	.-290    	; 0x3b2 <MCP_init>
	//printf("MCP\n");
	CAN_init();
     4d4:	79 de       	rcall	.-782    	; 0x1c8 <CAN_init>
	//printf("CAN\n");
	COUNTER_init();
     4d6:	61 d0       	rcall	.+194    	; 0x59a <COUNTER_init>
	printf("COUNTER\n");
     4d8:	8b eb       	ldi	r24, 0xBB	; 187
     4da:	92 e0       	ldi	r25, 0x02	; 2
     4dc:	9f d4       	rcall	.+2366   	; 0xe1c <puts>
	
	ADC_init_2560();
     4de:	57 d0       	rcall	.+174    	; 0x58e <ADC_init_2560>
	printf("ADC init\n");
     4e0:	83 ec       	ldi	r24, 0xC3	; 195
     4e2:	92 e0       	ldi	r25, 0x02	; 2
     4e4:	9b d4       	rcall	.+2358   	; 0xe1c <puts>
	
	printf("TWI init\n");
     4e6:	8c ec       	ldi	r24, 0xCC	; 204
     4e8:	92 e0       	ldi	r25, 0x02	; 2
     4ea:	98 d4       	rcall	.+2352   	; 0xe1c <puts>
	MOTOR_init();
     4ec:	79 d0       	rcall	.+242    	; 0x5e0 <MOTOR_init>
	
	printf("\n\n\nInit done\n");
     4ee:	85 ed       	ldi	r24, 0xD5	; 213
     4f0:	92 e0       	ldi	r25, 0x02	; 2
     4f2:	94 d4       	rcall	.+2344   	; 0xe1c <puts>
	sei();
     4f4:	78 94       	sei
				//printf("Received id: %d \n", receive.id);
				//printf("Received length: %d  \n", receive.length);
				SERVO_set_position(receive.data[1]);
				break;
			case CAN_JOY_POS_X:
				printf("\n\nReceived joystick pos (x): (%d) \n", receive.data[1]);
     4f6:	0f 2e       	mov	r0, r31
     4f8:	f5 e0       	ldi	r31, 0x05	; 5
     4fa:	cf 2e       	mov	r12, r31
     4fc:	f3 e0       	ldi	r31, 0x03	; 3
     4fe:	df 2e       	mov	r13, r31
     500:	f0 2d       	mov	r31, r0
		CAN_handle_interrupt(&receive);
		
		msg_type = receive.data[0];
		switch(msg_type){
			case CAN_SLIDER_POS_R:
				printf("\n\nReceived slider position: (%d) \n",receive.data[1]);
     502:	0f 2e       	mov	r0, r31
     504:	f2 ee       	ldi	r31, 0xE2	; 226
     506:	ef 2e       	mov	r14, r31
     508:	f2 e0       	ldi	r31, 0x02	; 2
     50a:	ff 2e       	mov	r15, r31
     50c:	f0 2d       	mov	r31, r0
	int msg_type;
	uint8_t twi_message[1];
	int velocity;
	
	while(1){
		CAN_handle_interrupt(&receive);
     50e:	ce 01       	movw	r24, r28
     510:	01 96       	adiw	r24, 0x01	; 1
     512:	d5 de       	rcall	.-598    	; 0x2be <CAN_handle_interrupt>
		
		msg_type = receive.data[0];
		switch(msg_type){
     514:	8c 81       	ldd	r24, Y+4	; 0x04
     516:	88 23       	and	r24, r24
     518:	79 f0       	breq	.+30     	; 0x538 <main+0x8a>
     51a:	83 30       	cpi	r24, 0x03	; 3
     51c:	71 f5       	brne	.+92     	; 0x57a <main+0xcc>
			case CAN_SLIDER_POS_R:
				printf("\n\nReceived slider position: (%d) \n",receive.data[1]);
     51e:	8d 81       	ldd	r24, Y+5	; 0x05
     520:	1f 92       	push	r1
     522:	8f 93       	push	r24
     524:	ff 92       	push	r15
     526:	ef 92       	push	r14
     528:	63 d4       	rcall	.+2246   	; 0xdf0 <printf>
				//printf("Received id: %d \n", receive.id);
				//printf("Received length: %d  \n", receive.length);
				SERVO_set_position(receive.data[1]);
     52a:	8d 81       	ldd	r24, Y+5	; 0x05
     52c:	ed d0       	rcall	.+474    	; 0x708 <SERVO_set_position>
				break;
     52e:	0f 90       	pop	r0
     530:	0f 90       	pop	r0
     532:	0f 90       	pop	r0
     534:	0f 90       	pop	r0
     536:	21 c0       	rjmp	.+66     	; 0x57a <main+0xcc>
			case CAN_JOY_POS_X:
				printf("\n\nReceived joystick pos (x): (%d) \n", receive.data[1]);
     538:	8d 81       	ldd	r24, Y+5	; 0x05
     53a:	1f 92       	push	r1
     53c:	8f 93       	push	r24
     53e:	df 92       	push	r13
     540:	cf 92       	push	r12
     542:	56 d4       	rcall	.+2220   	; 0xdf0 <printf>
				//printf("Received id: %d \n", receive.id);
				//printf("Received length: %d  \n", receive.length);
				velocity = receive.data[1] - 127;
     544:	0d 81       	ldd	r16, Y+5	; 0x05
     546:	10 e0       	ldi	r17, 0x00	; 0
     548:	0f 57       	subi	r16, 0x7F	; 127
     54a:	11 09       	sbc	r17, r1
				if (velocity < 0){
     54c:	0f 90       	pop	r0
     54e:	0f 90       	pop	r0
     550:	0f 90       	pop	r0
     552:	0f 90       	pop	r0
     554:	11 23       	and	r17, r17
     556:	64 f4       	brge	.+24     	; 0x570 <main+0xc2>
					//retning venstre 
					MOTOR_set_dir(0);
     558:	80 e0       	ldi	r24, 0x00	; 0
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	4d d0       	rcall	.+154    	; 0x5f8 <MOTOR_set_dir>
					velocity = abs(velocity);
     55e:	c8 01       	movw	r24, r16
     560:	99 23       	and	r25, r25
     562:	24 f4       	brge	.+8      	; 0x56c <main+0xbe>
     564:	88 27       	eor	r24, r24
     566:	99 27       	eor	r25, r25
     568:	80 1b       	sub	r24, r16
     56a:	91 0b       	sbc	r25, r17
					MOTOR_set_velocity((uint8_t)velocity);
     56c:	56 d0       	rcall	.+172    	; 0x61a <MOTOR_set_velocity>
     56e:	05 c0       	rjmp	.+10     	; 0x57a <main+0xcc>
				}
				else{
					//retning høyre
					MOTOR_set_dir(1);
     570:	81 e0       	ldi	r24, 0x01	; 1
     572:	90 e0       	ldi	r25, 0x00	; 0
     574:	41 d0       	rcall	.+130    	; 0x5f8 <MOTOR_set_dir>
					MOTOR_set_velocity((uint8_t)velocity);
     576:	80 2f       	mov	r24, r16
     578:	50 d0       	rcall	.+160    	; 0x61a <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     57a:	2f ef       	ldi	r18, 0xFF	; 255
     57c:	80 e7       	ldi	r24, 0x70	; 112
     57e:	92 e0       	ldi	r25, 0x02	; 2
     580:	21 50       	subi	r18, 0x01	; 1
     582:	80 40       	sbci	r24, 0x00	; 0
     584:	90 40       	sbci	r25, 0x00	; 0
     586:	e1 f7       	brne	.-8      	; 0x580 <main+0xd2>
     588:	00 c0       	rjmp	.+0      	; 0x58a <main+0xdc>
     58a:	00 00       	nop
     58c:	c0 cf       	rjmp	.-128    	; 0x50e <main+0x60>

0000058e <ADC_init_2560>:
#include <avr/io.h>

void ADC_init_2560()
{
	// Enable ADC and set prescaler to 128 (ADPS2:0 = 111)
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     58e:	ea e7       	ldi	r30, 0x7A	; 122
     590:	f0 e0       	ldi	r31, 0x00	; 0
     592:	80 81       	ld	r24, Z
     594:	87 68       	ori	r24, 0x87	; 135
     596:	80 83       	st	Z, r24
     598:	08 95       	ret

0000059a <COUNTER_init>:
#include <avr/io.h>

void COUNTER_init()
{
	// Clear OC1A on compare match, set OC1A at BOTTOM (non-inverting)
	TCCR1A |= (1 << COM1A1) | (0 << COM1A0);
     59a:	a0 e8       	ldi	r26, 0x80	; 128
     59c:	b0 e0       	ldi	r27, 0x00	; 0
     59e:	8c 91       	ld	r24, X
     5a0:	80 68       	ori	r24, 0x80	; 128
     5a2:	8c 93       	st	X, r24
	
	// Set to mode 14 (Fast PWM)
	TCCR1B |= (1 << WGM13) | (1 << WGM12);
     5a4:	e1 e8       	ldi	r30, 0x81	; 129
     5a6:	f0 e0       	ldi	r31, 0x00	; 0
     5a8:	80 81       	ld	r24, Z
     5aa:	88 61       	ori	r24, 0x18	; 24
     5ac:	80 83       	st	Z, r24
	TCCR1A |= (1 << WGM11) | (0 << WGM10);
     5ae:	8c 91       	ld	r24, X
     5b0:	82 60       	ori	r24, 0x02	; 2
     5b2:	8c 93       	st	X, r24
	
	// Set prescaler to 1/8
	TCCR1B |= (0 << CS12) | (1 << CS11) | (1 << CS10);
     5b4:	80 81       	ld	r24, Z
     5b6:	83 60       	ori	r24, 0x03	; 3
     5b8:	80 83       	st	Z, r24
	
	// Set TOP
	// frequency = 50 Hz
	// trekke fra 1?
	ICR1 = F_CPU/(64*50);
     5ba:	88 e8       	ldi	r24, 0x88	; 136
     5bc:	93 e1       	ldi	r25, 0x13	; 19
     5be:	90 93 87 00 	sts	0x0087, r25
     5c2:	80 93 86 00 	sts	0x0086, r24
	
	// Set OC1A to output
	DDRB |= (1 << DDB5);
     5c6:	25 9a       	sbi	0x04, 5	; 4
     5c8:	08 95       	ret

000005ca <COUNTER_set_pulse_width>:
}

void COUNTER_set_pulse_width(float pulse_width_ms)
{
	//float pulse_width_s = pulse_width_ms/1000;
	OCR1A = F_CPU/64/1000 * pulse_width_ms;
     5ca:	20 e0       	ldi	r18, 0x00	; 0
     5cc:	30 e0       	ldi	r19, 0x00	; 0
     5ce:	4a e7       	ldi	r20, 0x7A	; 122
     5d0:	53 e4       	ldi	r21, 0x43	; 67
     5d2:	5b d3       	rcall	.+1718   	; 0xc8a <__mulsf3>
     5d4:	78 d2       	rcall	.+1264   	; 0xac6 <__fixunssfsi>
     5d6:	70 93 89 00 	sts	0x0089, r23
     5da:	60 93 88 00 	sts	0x0088, r22
     5de:	08 95       	ret

000005e0 <MOTOR_init>:
#include "twi_handler.h"
#include "TWI_Master.h"

void MOTOR_init()
{
	TWI_Master_Initialise();
     5e0:	d8 d0       	rcall	.+432    	; 0x792 <TWI_Master_Initialise>
	// Set MJ1 pins as output
	// PH4 = EN, PH1 = DIR
	DDRH |= (1 << PH4) | (1 << PH1);
     5e2:	e1 e0       	ldi	r30, 0x01	; 1
     5e4:	f1 e0       	ldi	r31, 0x01	; 1
     5e6:	80 81       	ld	r24, Z
     5e8:	82 61       	ori	r24, 0x12	; 18
     5ea:	80 83       	st	Z, r24
	
	// Enable motor and select direction in MJ1
	PORTH |= (1 << PH4) | (1 << PH1);
     5ec:	e2 e0       	ldi	r30, 0x02	; 2
     5ee:	f1 e0       	ldi	r31, 0x01	; 1
     5f0:	80 81       	ld	r24, Z
     5f2:	82 61       	ori	r24, 0x12	; 18
     5f4:	80 83       	st	Z, r24
     5f6:	08 95       	ret

000005f8 <MOTOR_set_dir>:
}

void MOTOR_set_dir(int dir)
{
	if (dir == 1){
     5f8:	81 30       	cpi	r24, 0x01	; 1
     5fa:	91 05       	cpc	r25, r1
     5fc:	31 f4       	brne	.+12     	; 0x60a <MOTOR_set_dir+0x12>
		PORTH |= (1 << PH1);
     5fe:	e2 e0       	ldi	r30, 0x02	; 2
     600:	f1 e0       	ldi	r31, 0x01	; 1
     602:	80 81       	ld	r24, Z
     604:	82 60       	ori	r24, 0x02	; 2
     606:	80 83       	st	Z, r24
     608:	08 95       	ret
	}
	else if (dir == 0){
     60a:	89 2b       	or	r24, r25
     60c:	29 f4       	brne	.+10     	; 0x618 <MOTOR_set_dir+0x20>
		PORTH &= ~(1 << PH1);
     60e:	e2 e0       	ldi	r30, 0x02	; 2
     610:	f1 e0       	ldi	r31, 0x01	; 1
     612:	80 81       	ld	r24, Z
     614:	8d 7f       	andi	r24, 0xFD	; 253
     616:	80 83       	st	Z, r24
     618:	08 95       	ret

0000061a <MOTOR_set_velocity>:
		//perror("Invalid motor direction: ");
	//}
}

void MOTOR_set_velocity(uint8_t vel)
{
     61a:	cf 93       	push	r28
     61c:	df 93       	push	r29
     61e:	1f 92       	push	r1
     620:	cd b7       	in	r28, 0x3d	; 61
     622:	de b7       	in	r29, 0x3e	; 62
	uint8_t velocity[1];
	velocity[0] = vel;
     624:	89 83       	std	Y+1, r24	; 0x01
	TWI_send_address_and_data(velocity, 1);
     626:	61 e0       	ldi	r22, 0x01	; 1
     628:	70 e0       	ldi	r23, 0x00	; 0
     62a:	ce 01       	movw	r24, r28
     62c:	01 96       	adiw	r24, 0x01	; 1
     62e:	21 d0       	rcall	.+66     	; 0x672 <TWI_send_address_and_data>
	
	if(!TWI_Transceiver_Busy() && !TWI_statusReg.lastTransOK){
     630:	ba d0       	rcall	.+372    	; 0x7a6 <TWI_Transceiver_Busy>
     632:	81 11       	cpse	r24, r1
     634:	09 c0       	rjmp	.+18     	; 0x648 <MOTOR_set_velocity+0x2e>
     636:	80 91 4a 03 	lds	r24, 0x034A
     63a:	80 fd       	sbrc	r24, 0
     63c:	05 c0       	rjmp	.+10     	; 0x648 <MOTOR_set_velocity+0x2e>
		printf("TWI error\n");
     63e:	89 e2       	ldi	r24, 0x29	; 41
     640:	93 e0       	ldi	r25, 0x03	; 3
     642:	ec d3       	rcall	.+2008   	; 0xe1c <puts>
		TWI_act_on_failure_in_last_transmission( TWI_Get_State_Info() );
     644:	b4 d0       	rcall	.+360    	; 0x7ae <TWI_Get_State_Info>
     646:	04 d0       	rcall	.+8      	; 0x650 <TWI_act_on_failure_in_last_transmission>
	}
}
     648:	0f 90       	pop	r0
     64a:	df 91       	pop	r29
     64c:	cf 91       	pop	r28
     64e:	08 95       	ret

00000650 <TWI_act_on_failure_in_last_transmission>:

#include "TWI_Master.h"
#include "twi_handler.h"

unsigned char TWI_act_on_failure_in_last_transmission( unsigned char TWIerrormsg )
{
     650:	cf 93       	push	r28
     652:	c8 2f       	mov	r28, r24
	if (( TWIerrormsg == TWI_MTX_ADR_NACK ) | ( TWIerrormsg == TWI_MRX_ADR_NACK )){
     654:	81 e0       	ldi	r24, 0x01	; 1
     656:	c8 34       	cpi	r28, 0x48	; 72
     658:	09 f0       	breq	.+2      	; 0x65c <TWI_act_on_failure_in_last_transmission+0xc>
     65a:	80 e0       	ldi	r24, 0x00	; 0
     65c:	81 11       	cpse	r24, r1
     65e:	05 c0       	rjmp	.+10     	; 0x66a <TWI_act_on_failure_in_last_transmission+0x1a>
     660:	81 e0       	ldi	r24, 0x01	; 1
     662:	c0 32       	cpi	r28, 0x20	; 32
     664:	09 f0       	breq	.+2      	; 0x668 <TWI_act_on_failure_in_last_transmission+0x18>
     666:	80 e0       	ldi	r24, 0x00	; 0
     668:	81 11       	cpse	r24, r1
		TWI_Start_Transceiver();
     66a:	cb d0       	rcall	.+406    	; 0x802 <TWI_Start_Transceiver>
	}
	return TWIerrormsg;
}
     66c:	8c 2f       	mov	r24, r28
     66e:	cf 91       	pop	r28
     670:	08 95       	ret

00000672 <TWI_send_address_and_data>:

void TWI_send_address_and_data(uint8_t *message, int message_length)
{
     672:	ef 92       	push	r14
     674:	ff 92       	push	r15
     676:	0f 93       	push	r16
     678:	1f 93       	push	r17
     67a:	cf 93       	push	r28
     67c:	df 93       	push	r29
     67e:	00 d0       	rcall	.+0      	; 0x680 <TWI_send_address_and_data+0xe>
     680:	1f 92       	push	r1
     682:	cd b7       	in	r28, 0x3d	; 61
     684:	de b7       	in	r29, 0x3e	; 62
     686:	7c 01       	movw	r14, r24
     688:	8b 01       	movw	r16, r22
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
     68a:	80 e5       	ldi	r24, 0x50	; 80
     68c:	89 83       	std	Y+1, r24	; 0x01
	message_buffer[1] = 0x00;
     68e:	1a 82       	std	Y+2, r1	; 0x02
	printf("Message to twi: ");
     690:	23 e3       	ldi	r18, 0x33	; 51
     692:	33 e0       	ldi	r19, 0x03	; 3
     694:	3f 93       	push	r19
     696:	2f 93       	push	r18
     698:	ab d3       	rcall	.+1878   	; 0xdf0 <printf>
	for (int i = 0; i < message_length; i++){
     69a:	0f 90       	pop	r0
     69c:	0f 90       	pop	r0
     69e:	10 16       	cp	r1, r16
     6a0:	11 06       	cpc	r1, r17
     6a2:	fc f4       	brge	.+62     	; 0x6e2 <TWI_send_address_and_data+0x70>
		message_buffer[i+2] = message[i];
     6a4:	f7 01       	movw	r30, r14
     6a6:	80 81       	ld	r24, Z
     6a8:	8b 83       	std	Y+3, r24	; 0x03
		printf("%d ", message_buffer[i+2]);
     6aa:	1f 92       	push	r1
     6ac:	8f 93       	push	r24
     6ae:	84 e4       	ldi	r24, 0x44	; 68
     6b0:	93 e0       	ldi	r25, 0x03	; 3
     6b2:	9f 93       	push	r25
     6b4:	8f 93       	push	r24
     6b6:	9c d3       	rcall	.+1848   	; 0xdf0 <printf>
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
	message_buffer[1] = 0x00;
	printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     6b8:	0f 90       	pop	r0
     6ba:	0f 90       	pop	r0
     6bc:	0f 90       	pop	r0
     6be:	0f 90       	pop	r0
     6c0:	02 30       	cpi	r16, 0x02	; 2
     6c2:	11 05       	cpc	r17, r1
     6c4:	74 f0       	brlt	.+28     	; 0x6e2 <TWI_send_address_and_data+0x70>
		message_buffer[i+2] = message[i];
     6c6:	f7 01       	movw	r30, r14
     6c8:	81 81       	ldd	r24, Z+1	; 0x01
     6ca:	8c 83       	std	Y+4, r24	; 0x04
		printf("%d ", message_buffer[i+2]);
     6cc:	1f 92       	push	r1
     6ce:	8f 93       	push	r24
     6d0:	84 e4       	ldi	r24, 0x44	; 68
     6d2:	93 e0       	ldi	r25, 0x03	; 3
     6d4:	9f 93       	push	r25
     6d6:	8f 93       	push	r24
     6d8:	8b d3       	rcall	.+1814   	; 0xdf0 <printf>
     6da:	0f 90       	pop	r0
     6dc:	0f 90       	pop	r0
     6de:	0f 90       	pop	r0
     6e0:	0f 90       	pop	r0
	}
	printf("\n");
     6e2:	8a e0       	ldi	r24, 0x0A	; 10
     6e4:	90 e0       	ldi	r25, 0x00	; 0
     6e6:	95 d3       	rcall	.+1834   	; 0xe12 <putchar>
	TWI_Start_Transceiver_With_Data(message_buffer, message_length + 2);
     6e8:	62 e0       	ldi	r22, 0x02	; 2
     6ea:	60 0f       	add	r22, r16
     6ec:	ce 01       	movw	r24, r28
     6ee:	01 96       	adiw	r24, 0x01	; 1
     6f0:	66 d0       	rcall	.+204    	; 0x7be <TWI_Start_Transceiver_With_Data>
     6f2:	0f 90       	pop	r0
     6f4:	0f 90       	pop	r0
     6f6:	0f 90       	pop	r0
     6f8:	0f 90       	pop	r0
     6fa:	df 91       	pop	r29
     6fc:	cf 91       	pop	r28
     6fe:	1f 91       	pop	r17
     700:	0f 91       	pop	r16
     702:	ff 90       	pop	r15
     704:	ef 90       	pop	r14
     706:	08 95       	ret

00000708 <SERVO_set_position>:
#include "counter.h"
#include <stdlib.h>


void SERVO_set_position(uint8_t pos)
{
     708:	cf 92       	push	r12
     70a:	df 92       	push	r13
     70c:	ef 92       	push	r14
     70e:	ff 92       	push	r15

	float pulse_width_ms;
	pulse_width_ms = (float)pos/255 * (MAX - MIN) + MIN; //Scaled between MIN and MAX
     710:	68 2f       	mov	r22, r24
     712:	70 e0       	ldi	r23, 0x00	; 0
     714:	80 e0       	ldi	r24, 0x00	; 0
     716:	90 e0       	ldi	r25, 0x00	; 0
     718:	02 d2       	rcall	.+1028   	; 0xb1e <__floatunsisf>
     71a:	20 e0       	ldi	r18, 0x00	; 0
     71c:	30 e0       	ldi	r19, 0x00	; 0
     71e:	4f e7       	ldi	r20, 0x7F	; 127
     720:	53 e4       	ldi	r21, 0x43	; 67
     722:	69 d1       	rcall	.+722    	; 0x9f6 <__divsf3>
     724:	29 e9       	ldi	r18, 0x99	; 153
     726:	39 e9       	ldi	r19, 0x99	; 153
     728:	49 e9       	ldi	r20, 0x99	; 153
     72a:	5f e3       	ldi	r21, 0x3F	; 63
     72c:	ae d2       	rcall	.+1372   	; 0xc8a <__mulsf3>
     72e:	26 e6       	ldi	r18, 0x66	; 102
     730:	36 e6       	ldi	r19, 0x66	; 102
     732:	46 e6       	ldi	r20, 0x66	; 102
     734:	5f e3       	ldi	r21, 0x3F	; 63
     736:	f7 d0       	rcall	.+494    	; 0x926 <__addsf3>
     738:	6b 01       	movw	r12, r22
     73a:	7c 01       	movw	r14, r24
	
	if ( pulse_width_ms > MAX){ pulse_width_ms = MAX; }
     73c:	26 e6       	ldi	r18, 0x66	; 102
     73e:	36 e6       	ldi	r19, 0x66	; 102
     740:	46 e0       	ldi	r20, 0x06	; 6
     742:	50 e4       	ldi	r21, 0x40	; 64
     744:	9e d2       	rcall	.+1340   	; 0xc82 <__gesf2>
     746:	18 16       	cp	r1, r24
     748:	54 f0       	brlt	.+20     	; 0x75e <SERVO_set_position+0x56>
	else if ( pulse_width_ms < MIN ){ pulse_width_ms = MIN; }
     74a:	26 e6       	ldi	r18, 0x66	; 102
     74c:	36 e6       	ldi	r19, 0x66	; 102
     74e:	46 e6       	ldi	r20, 0x66	; 102
     750:	5f e3       	ldi	r21, 0x3F	; 63
     752:	c7 01       	movw	r24, r14
     754:	b6 01       	movw	r22, r12
     756:	4b d1       	rcall	.+662    	; 0x9ee <__cmpsf2>
     758:	88 23       	and	r24, r24
     75a:	5c f0       	brlt	.+22     	; 0x772 <SERVO_set_position+0x6a>
     75c:	12 c0       	rjmp	.+36     	; 0x782 <SERVO_set_position+0x7a>
{

	float pulse_width_ms;
	pulse_width_ms = (float)pos/255 * (MAX - MIN) + MIN; //Scaled between MIN and MAX
	
	if ( pulse_width_ms > MAX){ pulse_width_ms = MAX; }
     75e:	0f 2e       	mov	r0, r31
     760:	f6 e6       	ldi	r31, 0x66	; 102
     762:	cf 2e       	mov	r12, r31
     764:	dc 2c       	mov	r13, r12
     766:	f6 e0       	ldi	r31, 0x06	; 6
     768:	ef 2e       	mov	r14, r31
     76a:	f0 e4       	ldi	r31, 0x40	; 64
     76c:	ff 2e       	mov	r15, r31
     76e:	f0 2d       	mov	r31, r0
     770:	08 c0       	rjmp	.+16     	; 0x782 <SERVO_set_position+0x7a>
	else if ( pulse_width_ms < MIN ){ pulse_width_ms = MIN; }
     772:	0f 2e       	mov	r0, r31
     774:	f6 e6       	ldi	r31, 0x66	; 102
     776:	cf 2e       	mov	r12, r31
     778:	dc 2c       	mov	r13, r12
     77a:	ec 2c       	mov	r14, r12
     77c:	ff e3       	ldi	r31, 0x3F	; 63
     77e:	ff 2e       	mov	r15, r31
     780:	f0 2d       	mov	r31, r0
	COUNTER_set_pulse_width(pulse_width_ms);
     782:	c7 01       	movw	r24, r14
     784:	b6 01       	movw	r22, r12
     786:	21 df       	rcall	.-446    	; 0x5ca <COUNTER_set_pulse_width>
}
     788:	ff 90       	pop	r15
     78a:	ef 90       	pop	r14
     78c:	df 90       	pop	r13
     78e:	cf 90       	pop	r12
     790:	08 95       	ret

00000792 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     792:	8c e0       	ldi	r24, 0x0C	; 12
     794:	80 93 b8 00 	sts	0x00B8, r24
     798:	8f ef       	ldi	r24, 0xFF	; 255
     79a:	80 93 bb 00 	sts	0x00BB, r24
     79e:	84 e0       	ldi	r24, 0x04	; 4
     7a0:	80 93 bc 00 	sts	0x00BC, r24
     7a4:	08 95       	ret

000007a6 <TWI_Transceiver_Busy>:
     7a6:	80 91 bc 00 	lds	r24, 0x00BC
     7aa:	81 70       	andi	r24, 0x01	; 1
     7ac:	08 95       	ret

000007ae <TWI_Get_State_Info>:
     7ae:	ec eb       	ldi	r30, 0xBC	; 188
     7b0:	f0 e0       	ldi	r31, 0x00	; 0
     7b2:	80 81       	ld	r24, Z
     7b4:	80 fd       	sbrc	r24, 0
     7b6:	fd cf       	rjmp	.-6      	; 0x7b2 <TWI_Get_State_Info+0x4>
     7b8:	80 91 06 02 	lds	r24, 0x0206
     7bc:	08 95       	ret

000007be <TWI_Start_Transceiver_With_Data>:
     7be:	ec eb       	ldi	r30, 0xBC	; 188
     7c0:	f0 e0       	ldi	r31, 0x00	; 0
     7c2:	20 81       	ld	r18, Z
     7c4:	20 fd       	sbrc	r18, 0
     7c6:	fd cf       	rjmp	.-6      	; 0x7c2 <TWI_Start_Transceiver_With_Data+0x4>
     7c8:	60 93 4b 03 	sts	0x034B, r22
     7cc:	fc 01       	movw	r30, r24
     7ce:	20 81       	ld	r18, Z
     7d0:	20 93 4c 03 	sts	0x034C, r18
     7d4:	20 fd       	sbrc	r18, 0
     7d6:	0c c0       	rjmp	.+24     	; 0x7f0 <TWI_Start_Transceiver_With_Data+0x32>
     7d8:	62 30       	cpi	r22, 0x02	; 2
     7da:	50 f0       	brcs	.+20     	; 0x7f0 <TWI_Start_Transceiver_With_Data+0x32>
     7dc:	dc 01       	movw	r26, r24
     7de:	11 96       	adiw	r26, 0x01	; 1
     7e0:	ed e4       	ldi	r30, 0x4D	; 77
     7e2:	f3 e0       	ldi	r31, 0x03	; 3
     7e4:	81 e0       	ldi	r24, 0x01	; 1
     7e6:	9d 91       	ld	r25, X+
     7e8:	91 93       	st	Z+, r25
     7ea:	8f 5f       	subi	r24, 0xFF	; 255
     7ec:	86 13       	cpse	r24, r22
     7ee:	fb cf       	rjmp	.-10     	; 0x7e6 <TWI_Start_Transceiver_With_Data+0x28>
     7f0:	10 92 4a 03 	sts	0x034A, r1
     7f4:	88 ef       	ldi	r24, 0xF8	; 248
     7f6:	80 93 06 02 	sts	0x0206, r24
     7fa:	85 ea       	ldi	r24, 0xA5	; 165
     7fc:	80 93 bc 00 	sts	0x00BC, r24
     800:	08 95       	ret

00000802 <TWI_Start_Transceiver>:
     802:	ec eb       	ldi	r30, 0xBC	; 188
     804:	f0 e0       	ldi	r31, 0x00	; 0
     806:	80 81       	ld	r24, Z
     808:	80 fd       	sbrc	r24, 0
     80a:	fd cf       	rjmp	.-6      	; 0x806 <TWI_Start_Transceiver+0x4>
     80c:	10 92 4a 03 	sts	0x034A, r1
     810:	88 ef       	ldi	r24, 0xF8	; 248
     812:	80 93 06 02 	sts	0x0206, r24
     816:	85 ea       	ldi	r24, 0xA5	; 165
     818:	80 93 bc 00 	sts	0x00BC, r24
     81c:	08 95       	ret

0000081e <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     81e:	1f 92       	push	r1
     820:	0f 92       	push	r0
     822:	0f b6       	in	r0, 0x3f	; 63
     824:	0f 92       	push	r0
     826:	11 24       	eor	r1, r1
     828:	0b b6       	in	r0, 0x3b	; 59
     82a:	0f 92       	push	r0
     82c:	2f 93       	push	r18
     82e:	3f 93       	push	r19
     830:	8f 93       	push	r24
     832:	9f 93       	push	r25
     834:	af 93       	push	r26
     836:	bf 93       	push	r27
     838:	ef 93       	push	r30
     83a:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     83c:	80 91 b9 00 	lds	r24, 0x00B9
     840:	90 e0       	ldi	r25, 0x00	; 0
     842:	fc 01       	movw	r30, r24
     844:	38 97       	sbiw	r30, 0x08	; 8
     846:	e1 35       	cpi	r30, 0x51	; 81
     848:	f1 05       	cpc	r31, r1
     84a:	08 f0       	brcs	.+2      	; 0x84e <__vector_39+0x30>
     84c:	55 c0       	rjmp	.+170    	; 0x8f8 <__vector_39+0xda>
     84e:	ee 58       	subi	r30, 0x8E	; 142
     850:	ff 4f       	sbci	r31, 0xFF	; 255
     852:	7e c2       	rjmp	.+1276   	; 0xd50 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     854:	10 92 49 03 	sts	0x0349, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     858:	e0 91 49 03 	lds	r30, 0x0349
     85c:	80 91 4b 03 	lds	r24, 0x034B
     860:	e8 17       	cp	r30, r24
     862:	70 f4       	brcc	.+28     	; 0x880 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     864:	81 e0       	ldi	r24, 0x01	; 1
     866:	8e 0f       	add	r24, r30
     868:	80 93 49 03 	sts	0x0349, r24
     86c:	f0 e0       	ldi	r31, 0x00	; 0
     86e:	e4 5b       	subi	r30, 0xB4	; 180
     870:	fc 4f       	sbci	r31, 0xFC	; 252
     872:	80 81       	ld	r24, Z
     874:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     878:	85 e8       	ldi	r24, 0x85	; 133
     87a:	80 93 bc 00 	sts	0x00BC, r24
     87e:	43 c0       	rjmp	.+134    	; 0x906 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     880:	80 91 4a 03 	lds	r24, 0x034A
     884:	81 60       	ori	r24, 0x01	; 1
     886:	80 93 4a 03 	sts	0x034A, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     88a:	84 e9       	ldi	r24, 0x94	; 148
     88c:	80 93 bc 00 	sts	0x00BC, r24
     890:	3a c0       	rjmp	.+116    	; 0x906 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     892:	e0 91 49 03 	lds	r30, 0x0349
     896:	81 e0       	ldi	r24, 0x01	; 1
     898:	8e 0f       	add	r24, r30
     89a:	80 93 49 03 	sts	0x0349, r24
     89e:	80 91 bb 00 	lds	r24, 0x00BB
     8a2:	f0 e0       	ldi	r31, 0x00	; 0
     8a4:	e4 5b       	subi	r30, 0xB4	; 180
     8a6:	fc 4f       	sbci	r31, 0xFC	; 252
     8a8:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     8aa:	20 91 49 03 	lds	r18, 0x0349
     8ae:	30 e0       	ldi	r19, 0x00	; 0
     8b0:	80 91 4b 03 	lds	r24, 0x034B
     8b4:	90 e0       	ldi	r25, 0x00	; 0
     8b6:	01 97       	sbiw	r24, 0x01	; 1
     8b8:	28 17       	cp	r18, r24
     8ba:	39 07       	cpc	r19, r25
     8bc:	24 f4       	brge	.+8      	; 0x8c6 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8be:	85 ec       	ldi	r24, 0xC5	; 197
     8c0:	80 93 bc 00 	sts	0x00BC, r24
     8c4:	20 c0       	rjmp	.+64     	; 0x906 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8c6:	85 e8       	ldi	r24, 0x85	; 133
     8c8:	80 93 bc 00 	sts	0x00BC, r24
     8cc:	1c c0       	rjmp	.+56     	; 0x906 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     8ce:	80 91 bb 00 	lds	r24, 0x00BB
     8d2:	e0 91 49 03 	lds	r30, 0x0349
     8d6:	f0 e0       	ldi	r31, 0x00	; 0
     8d8:	e4 5b       	subi	r30, 0xB4	; 180
     8da:	fc 4f       	sbci	r31, 0xFC	; 252
     8dc:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8de:	80 91 4a 03 	lds	r24, 0x034A
     8e2:	81 60       	ori	r24, 0x01	; 1
     8e4:	80 93 4a 03 	sts	0x034A, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8e8:	84 e9       	ldi	r24, 0x94	; 148
     8ea:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     8ee:	0b c0       	rjmp	.+22     	; 0x906 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8f0:	85 ea       	ldi	r24, 0xA5	; 165
     8f2:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     8f6:	07 c0       	rjmp	.+14     	; 0x906 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     8f8:	80 91 b9 00 	lds	r24, 0x00B9
     8fc:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     900:	84 e0       	ldi	r24, 0x04	; 4
     902:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     906:	ff 91       	pop	r31
     908:	ef 91       	pop	r30
     90a:	bf 91       	pop	r27
     90c:	af 91       	pop	r26
     90e:	9f 91       	pop	r25
     910:	8f 91       	pop	r24
     912:	3f 91       	pop	r19
     914:	2f 91       	pop	r18
     916:	0f 90       	pop	r0
     918:	0b be       	out	0x3b, r0	; 59
     91a:	0f 90       	pop	r0
     91c:	0f be       	out	0x3f, r0	; 63
     91e:	0f 90       	pop	r0
     920:	1f 90       	pop	r1
     922:	18 95       	reti

00000924 <__subsf3>:
     924:	50 58       	subi	r21, 0x80	; 128

00000926 <__addsf3>:
     926:	bb 27       	eor	r27, r27
     928:	aa 27       	eor	r26, r26
     92a:	0e d0       	rcall	.+28     	; 0x948 <__addsf3x>
     92c:	70 c1       	rjmp	.+736    	; 0xc0e <__fp_round>
     92e:	61 d1       	rcall	.+706    	; 0xbf2 <__fp_pscA>
     930:	30 f0       	brcs	.+12     	; 0x93e <__addsf3+0x18>
     932:	66 d1       	rcall	.+716    	; 0xc00 <__fp_pscB>
     934:	20 f0       	brcs	.+8      	; 0x93e <__addsf3+0x18>
     936:	31 f4       	brne	.+12     	; 0x944 <__addsf3+0x1e>
     938:	9f 3f       	cpi	r25, 0xFF	; 255
     93a:	11 f4       	brne	.+4      	; 0x940 <__addsf3+0x1a>
     93c:	1e f4       	brtc	.+6      	; 0x944 <__addsf3+0x1e>
     93e:	56 c1       	rjmp	.+684    	; 0xbec <__fp_nan>
     940:	0e f4       	brtc	.+2      	; 0x944 <__addsf3+0x1e>
     942:	e0 95       	com	r30
     944:	e7 fb       	bst	r30, 7
     946:	4c c1       	rjmp	.+664    	; 0xbe0 <__fp_inf>

00000948 <__addsf3x>:
     948:	e9 2f       	mov	r30, r25
     94a:	72 d1       	rcall	.+740    	; 0xc30 <__fp_split3>
     94c:	80 f3       	brcs	.-32     	; 0x92e <__addsf3+0x8>
     94e:	ba 17       	cp	r27, r26
     950:	62 07       	cpc	r22, r18
     952:	73 07       	cpc	r23, r19
     954:	84 07       	cpc	r24, r20
     956:	95 07       	cpc	r25, r21
     958:	18 f0       	brcs	.+6      	; 0x960 <__addsf3x+0x18>
     95a:	71 f4       	brne	.+28     	; 0x978 <__addsf3x+0x30>
     95c:	9e f5       	brtc	.+102    	; 0x9c4 <__addsf3x+0x7c>
     95e:	8a c1       	rjmp	.+788    	; 0xc74 <__fp_zero>
     960:	0e f4       	brtc	.+2      	; 0x964 <__addsf3x+0x1c>
     962:	e0 95       	com	r30
     964:	0b 2e       	mov	r0, r27
     966:	ba 2f       	mov	r27, r26
     968:	a0 2d       	mov	r26, r0
     96a:	0b 01       	movw	r0, r22
     96c:	b9 01       	movw	r22, r18
     96e:	90 01       	movw	r18, r0
     970:	0c 01       	movw	r0, r24
     972:	ca 01       	movw	r24, r20
     974:	a0 01       	movw	r20, r0
     976:	11 24       	eor	r1, r1
     978:	ff 27       	eor	r31, r31
     97a:	59 1b       	sub	r21, r25
     97c:	99 f0       	breq	.+38     	; 0x9a4 <__addsf3x+0x5c>
     97e:	59 3f       	cpi	r21, 0xF9	; 249
     980:	50 f4       	brcc	.+20     	; 0x996 <__addsf3x+0x4e>
     982:	50 3e       	cpi	r21, 0xE0	; 224
     984:	68 f1       	brcs	.+90     	; 0x9e0 <__addsf3x+0x98>
     986:	1a 16       	cp	r1, r26
     988:	f0 40       	sbci	r31, 0x00	; 0
     98a:	a2 2f       	mov	r26, r18
     98c:	23 2f       	mov	r18, r19
     98e:	34 2f       	mov	r19, r20
     990:	44 27       	eor	r20, r20
     992:	58 5f       	subi	r21, 0xF8	; 248
     994:	f3 cf       	rjmp	.-26     	; 0x97c <__addsf3x+0x34>
     996:	46 95       	lsr	r20
     998:	37 95       	ror	r19
     99a:	27 95       	ror	r18
     99c:	a7 95       	ror	r26
     99e:	f0 40       	sbci	r31, 0x00	; 0
     9a0:	53 95       	inc	r21
     9a2:	c9 f7       	brne	.-14     	; 0x996 <__addsf3x+0x4e>
     9a4:	7e f4       	brtc	.+30     	; 0x9c4 <__addsf3x+0x7c>
     9a6:	1f 16       	cp	r1, r31
     9a8:	ba 0b       	sbc	r27, r26
     9aa:	62 0b       	sbc	r22, r18
     9ac:	73 0b       	sbc	r23, r19
     9ae:	84 0b       	sbc	r24, r20
     9b0:	ba f0       	brmi	.+46     	; 0x9e0 <__addsf3x+0x98>
     9b2:	91 50       	subi	r25, 0x01	; 1
     9b4:	a1 f0       	breq	.+40     	; 0x9de <__addsf3x+0x96>
     9b6:	ff 0f       	add	r31, r31
     9b8:	bb 1f       	adc	r27, r27
     9ba:	66 1f       	adc	r22, r22
     9bc:	77 1f       	adc	r23, r23
     9be:	88 1f       	adc	r24, r24
     9c0:	c2 f7       	brpl	.-16     	; 0x9b2 <__addsf3x+0x6a>
     9c2:	0e c0       	rjmp	.+28     	; 0x9e0 <__addsf3x+0x98>
     9c4:	ba 0f       	add	r27, r26
     9c6:	62 1f       	adc	r22, r18
     9c8:	73 1f       	adc	r23, r19
     9ca:	84 1f       	adc	r24, r20
     9cc:	48 f4       	brcc	.+18     	; 0x9e0 <__addsf3x+0x98>
     9ce:	87 95       	ror	r24
     9d0:	77 95       	ror	r23
     9d2:	67 95       	ror	r22
     9d4:	b7 95       	ror	r27
     9d6:	f7 95       	ror	r31
     9d8:	9e 3f       	cpi	r25, 0xFE	; 254
     9da:	08 f0       	brcs	.+2      	; 0x9de <__addsf3x+0x96>
     9dc:	b3 cf       	rjmp	.-154    	; 0x944 <__addsf3+0x1e>
     9de:	93 95       	inc	r25
     9e0:	88 0f       	add	r24, r24
     9e2:	08 f0       	brcs	.+2      	; 0x9e6 <__addsf3x+0x9e>
     9e4:	99 27       	eor	r25, r25
     9e6:	ee 0f       	add	r30, r30
     9e8:	97 95       	ror	r25
     9ea:	87 95       	ror	r24
     9ec:	08 95       	ret

000009ee <__cmpsf2>:
     9ee:	d4 d0       	rcall	.+424    	; 0xb98 <__fp_cmp>
     9f0:	08 f4       	brcc	.+2      	; 0x9f4 <__cmpsf2+0x6>
     9f2:	81 e0       	ldi	r24, 0x01	; 1
     9f4:	08 95       	ret

000009f6 <__divsf3>:
     9f6:	0c d0       	rcall	.+24     	; 0xa10 <__divsf3x>
     9f8:	0a c1       	rjmp	.+532    	; 0xc0e <__fp_round>
     9fa:	02 d1       	rcall	.+516    	; 0xc00 <__fp_pscB>
     9fc:	40 f0       	brcs	.+16     	; 0xa0e <__divsf3+0x18>
     9fe:	f9 d0       	rcall	.+498    	; 0xbf2 <__fp_pscA>
     a00:	30 f0       	brcs	.+12     	; 0xa0e <__divsf3+0x18>
     a02:	21 f4       	brne	.+8      	; 0xa0c <__divsf3+0x16>
     a04:	5f 3f       	cpi	r21, 0xFF	; 255
     a06:	19 f0       	breq	.+6      	; 0xa0e <__divsf3+0x18>
     a08:	eb c0       	rjmp	.+470    	; 0xbe0 <__fp_inf>
     a0a:	51 11       	cpse	r21, r1
     a0c:	34 c1       	rjmp	.+616    	; 0xc76 <__fp_szero>
     a0e:	ee c0       	rjmp	.+476    	; 0xbec <__fp_nan>

00000a10 <__divsf3x>:
     a10:	0f d1       	rcall	.+542    	; 0xc30 <__fp_split3>
     a12:	98 f3       	brcs	.-26     	; 0x9fa <__divsf3+0x4>

00000a14 <__divsf3_pse>:
     a14:	99 23       	and	r25, r25
     a16:	c9 f3       	breq	.-14     	; 0xa0a <__divsf3+0x14>
     a18:	55 23       	and	r21, r21
     a1a:	b1 f3       	breq	.-20     	; 0xa08 <__divsf3+0x12>
     a1c:	95 1b       	sub	r25, r21
     a1e:	55 0b       	sbc	r21, r21
     a20:	bb 27       	eor	r27, r27
     a22:	aa 27       	eor	r26, r26
     a24:	62 17       	cp	r22, r18
     a26:	73 07       	cpc	r23, r19
     a28:	84 07       	cpc	r24, r20
     a2a:	38 f0       	brcs	.+14     	; 0xa3a <__divsf3_pse+0x26>
     a2c:	9f 5f       	subi	r25, 0xFF	; 255
     a2e:	5f 4f       	sbci	r21, 0xFF	; 255
     a30:	22 0f       	add	r18, r18
     a32:	33 1f       	adc	r19, r19
     a34:	44 1f       	adc	r20, r20
     a36:	aa 1f       	adc	r26, r26
     a38:	a9 f3       	breq	.-22     	; 0xa24 <__divsf3_pse+0x10>
     a3a:	33 d0       	rcall	.+102    	; 0xaa2 <__divsf3_pse+0x8e>
     a3c:	0e 2e       	mov	r0, r30
     a3e:	3a f0       	brmi	.+14     	; 0xa4e <__divsf3_pse+0x3a>
     a40:	e0 e8       	ldi	r30, 0x80	; 128
     a42:	30 d0       	rcall	.+96     	; 0xaa4 <__divsf3_pse+0x90>
     a44:	91 50       	subi	r25, 0x01	; 1
     a46:	50 40       	sbci	r21, 0x00	; 0
     a48:	e6 95       	lsr	r30
     a4a:	00 1c       	adc	r0, r0
     a4c:	ca f7       	brpl	.-14     	; 0xa40 <__divsf3_pse+0x2c>
     a4e:	29 d0       	rcall	.+82     	; 0xaa2 <__divsf3_pse+0x8e>
     a50:	fe 2f       	mov	r31, r30
     a52:	27 d0       	rcall	.+78     	; 0xaa2 <__divsf3_pse+0x8e>
     a54:	66 0f       	add	r22, r22
     a56:	77 1f       	adc	r23, r23
     a58:	88 1f       	adc	r24, r24
     a5a:	bb 1f       	adc	r27, r27
     a5c:	26 17       	cp	r18, r22
     a5e:	37 07       	cpc	r19, r23
     a60:	48 07       	cpc	r20, r24
     a62:	ab 07       	cpc	r26, r27
     a64:	b0 e8       	ldi	r27, 0x80	; 128
     a66:	09 f0       	breq	.+2      	; 0xa6a <__divsf3_pse+0x56>
     a68:	bb 0b       	sbc	r27, r27
     a6a:	80 2d       	mov	r24, r0
     a6c:	bf 01       	movw	r22, r30
     a6e:	ff 27       	eor	r31, r31
     a70:	93 58       	subi	r25, 0x83	; 131
     a72:	5f 4f       	sbci	r21, 0xFF	; 255
     a74:	2a f0       	brmi	.+10     	; 0xa80 <__divsf3_pse+0x6c>
     a76:	9e 3f       	cpi	r25, 0xFE	; 254
     a78:	51 05       	cpc	r21, r1
     a7a:	68 f0       	brcs	.+26     	; 0xa96 <__divsf3_pse+0x82>
     a7c:	b1 c0       	rjmp	.+354    	; 0xbe0 <__fp_inf>
     a7e:	fb c0       	rjmp	.+502    	; 0xc76 <__fp_szero>
     a80:	5f 3f       	cpi	r21, 0xFF	; 255
     a82:	ec f3       	brlt	.-6      	; 0xa7e <__divsf3_pse+0x6a>
     a84:	98 3e       	cpi	r25, 0xE8	; 232
     a86:	dc f3       	brlt	.-10     	; 0xa7e <__divsf3_pse+0x6a>
     a88:	86 95       	lsr	r24
     a8a:	77 95       	ror	r23
     a8c:	67 95       	ror	r22
     a8e:	b7 95       	ror	r27
     a90:	f7 95       	ror	r31
     a92:	9f 5f       	subi	r25, 0xFF	; 255
     a94:	c9 f7       	brne	.-14     	; 0xa88 <__divsf3_pse+0x74>
     a96:	88 0f       	add	r24, r24
     a98:	91 1d       	adc	r25, r1
     a9a:	96 95       	lsr	r25
     a9c:	87 95       	ror	r24
     a9e:	97 f9       	bld	r25, 7
     aa0:	08 95       	ret
     aa2:	e1 e0       	ldi	r30, 0x01	; 1
     aa4:	66 0f       	add	r22, r22
     aa6:	77 1f       	adc	r23, r23
     aa8:	88 1f       	adc	r24, r24
     aaa:	bb 1f       	adc	r27, r27
     aac:	62 17       	cp	r22, r18
     aae:	73 07       	cpc	r23, r19
     ab0:	84 07       	cpc	r24, r20
     ab2:	ba 07       	cpc	r27, r26
     ab4:	20 f0       	brcs	.+8      	; 0xabe <__divsf3_pse+0xaa>
     ab6:	62 1b       	sub	r22, r18
     ab8:	73 0b       	sbc	r23, r19
     aba:	84 0b       	sbc	r24, r20
     abc:	ba 0b       	sbc	r27, r26
     abe:	ee 1f       	adc	r30, r30
     ac0:	88 f7       	brcc	.-30     	; 0xaa4 <__divsf3_pse+0x90>
     ac2:	e0 95       	com	r30
     ac4:	08 95       	ret

00000ac6 <__fixunssfsi>:
     ac6:	bc d0       	rcall	.+376    	; 0xc40 <__fp_splitA>
     ac8:	88 f0       	brcs	.+34     	; 0xaec <__fixunssfsi+0x26>
     aca:	9f 57       	subi	r25, 0x7F	; 127
     acc:	90 f0       	brcs	.+36     	; 0xaf2 <__fixunssfsi+0x2c>
     ace:	b9 2f       	mov	r27, r25
     ad0:	99 27       	eor	r25, r25
     ad2:	b7 51       	subi	r27, 0x17	; 23
     ad4:	a0 f0       	brcs	.+40     	; 0xafe <__fixunssfsi+0x38>
     ad6:	d1 f0       	breq	.+52     	; 0xb0c <__fixunssfsi+0x46>
     ad8:	66 0f       	add	r22, r22
     ada:	77 1f       	adc	r23, r23
     adc:	88 1f       	adc	r24, r24
     ade:	99 1f       	adc	r25, r25
     ae0:	1a f0       	brmi	.+6      	; 0xae8 <__fixunssfsi+0x22>
     ae2:	ba 95       	dec	r27
     ae4:	c9 f7       	brne	.-14     	; 0xad8 <__fixunssfsi+0x12>
     ae6:	12 c0       	rjmp	.+36     	; 0xb0c <__fixunssfsi+0x46>
     ae8:	b1 30       	cpi	r27, 0x01	; 1
     aea:	81 f0       	breq	.+32     	; 0xb0c <__fixunssfsi+0x46>
     aec:	c3 d0       	rcall	.+390    	; 0xc74 <__fp_zero>
     aee:	b1 e0       	ldi	r27, 0x01	; 1
     af0:	08 95       	ret
     af2:	c0 c0       	rjmp	.+384    	; 0xc74 <__fp_zero>
     af4:	67 2f       	mov	r22, r23
     af6:	78 2f       	mov	r23, r24
     af8:	88 27       	eor	r24, r24
     afa:	b8 5f       	subi	r27, 0xF8	; 248
     afc:	39 f0       	breq	.+14     	; 0xb0c <__fixunssfsi+0x46>
     afe:	b9 3f       	cpi	r27, 0xF9	; 249
     b00:	cc f3       	brlt	.-14     	; 0xaf4 <__fixunssfsi+0x2e>
     b02:	86 95       	lsr	r24
     b04:	77 95       	ror	r23
     b06:	67 95       	ror	r22
     b08:	b3 95       	inc	r27
     b0a:	d9 f7       	brne	.-10     	; 0xb02 <__fixunssfsi+0x3c>
     b0c:	3e f4       	brtc	.+14     	; 0xb1c <__fixunssfsi+0x56>
     b0e:	90 95       	com	r25
     b10:	80 95       	com	r24
     b12:	70 95       	com	r23
     b14:	61 95       	neg	r22
     b16:	7f 4f       	sbci	r23, 0xFF	; 255
     b18:	8f 4f       	sbci	r24, 0xFF	; 255
     b1a:	9f 4f       	sbci	r25, 0xFF	; 255
     b1c:	08 95       	ret

00000b1e <__floatunsisf>:
     b1e:	e8 94       	clt
     b20:	09 c0       	rjmp	.+18     	; 0xb34 <__floatsisf+0x12>

00000b22 <__floatsisf>:
     b22:	97 fb       	bst	r25, 7
     b24:	3e f4       	brtc	.+14     	; 0xb34 <__floatsisf+0x12>
     b26:	90 95       	com	r25
     b28:	80 95       	com	r24
     b2a:	70 95       	com	r23
     b2c:	61 95       	neg	r22
     b2e:	7f 4f       	sbci	r23, 0xFF	; 255
     b30:	8f 4f       	sbci	r24, 0xFF	; 255
     b32:	9f 4f       	sbci	r25, 0xFF	; 255
     b34:	99 23       	and	r25, r25
     b36:	a9 f0       	breq	.+42     	; 0xb62 <__floatsisf+0x40>
     b38:	f9 2f       	mov	r31, r25
     b3a:	96 e9       	ldi	r25, 0x96	; 150
     b3c:	bb 27       	eor	r27, r27
     b3e:	93 95       	inc	r25
     b40:	f6 95       	lsr	r31
     b42:	87 95       	ror	r24
     b44:	77 95       	ror	r23
     b46:	67 95       	ror	r22
     b48:	b7 95       	ror	r27
     b4a:	f1 11       	cpse	r31, r1
     b4c:	f8 cf       	rjmp	.-16     	; 0xb3e <__floatsisf+0x1c>
     b4e:	fa f4       	brpl	.+62     	; 0xb8e <__floatsisf+0x6c>
     b50:	bb 0f       	add	r27, r27
     b52:	11 f4       	brne	.+4      	; 0xb58 <__floatsisf+0x36>
     b54:	60 ff       	sbrs	r22, 0
     b56:	1b c0       	rjmp	.+54     	; 0xb8e <__floatsisf+0x6c>
     b58:	6f 5f       	subi	r22, 0xFF	; 255
     b5a:	7f 4f       	sbci	r23, 0xFF	; 255
     b5c:	8f 4f       	sbci	r24, 0xFF	; 255
     b5e:	9f 4f       	sbci	r25, 0xFF	; 255
     b60:	16 c0       	rjmp	.+44     	; 0xb8e <__floatsisf+0x6c>
     b62:	88 23       	and	r24, r24
     b64:	11 f0       	breq	.+4      	; 0xb6a <__floatsisf+0x48>
     b66:	96 e9       	ldi	r25, 0x96	; 150
     b68:	11 c0       	rjmp	.+34     	; 0xb8c <__floatsisf+0x6a>
     b6a:	77 23       	and	r23, r23
     b6c:	21 f0       	breq	.+8      	; 0xb76 <__floatsisf+0x54>
     b6e:	9e e8       	ldi	r25, 0x8E	; 142
     b70:	87 2f       	mov	r24, r23
     b72:	76 2f       	mov	r23, r22
     b74:	05 c0       	rjmp	.+10     	; 0xb80 <__floatsisf+0x5e>
     b76:	66 23       	and	r22, r22
     b78:	71 f0       	breq	.+28     	; 0xb96 <__floatsisf+0x74>
     b7a:	96 e8       	ldi	r25, 0x86	; 134
     b7c:	86 2f       	mov	r24, r22
     b7e:	70 e0       	ldi	r23, 0x00	; 0
     b80:	60 e0       	ldi	r22, 0x00	; 0
     b82:	2a f0       	brmi	.+10     	; 0xb8e <__floatsisf+0x6c>
     b84:	9a 95       	dec	r25
     b86:	66 0f       	add	r22, r22
     b88:	77 1f       	adc	r23, r23
     b8a:	88 1f       	adc	r24, r24
     b8c:	da f7       	brpl	.-10     	; 0xb84 <__floatsisf+0x62>
     b8e:	88 0f       	add	r24, r24
     b90:	96 95       	lsr	r25
     b92:	87 95       	ror	r24
     b94:	97 f9       	bld	r25, 7
     b96:	08 95       	ret

00000b98 <__fp_cmp>:
     b98:	99 0f       	add	r25, r25
     b9a:	00 08       	sbc	r0, r0
     b9c:	55 0f       	add	r21, r21
     b9e:	aa 0b       	sbc	r26, r26
     ba0:	e0 e8       	ldi	r30, 0x80	; 128
     ba2:	fe ef       	ldi	r31, 0xFE	; 254
     ba4:	16 16       	cp	r1, r22
     ba6:	17 06       	cpc	r1, r23
     ba8:	e8 07       	cpc	r30, r24
     baa:	f9 07       	cpc	r31, r25
     bac:	c0 f0       	brcs	.+48     	; 0xbde <__fp_cmp+0x46>
     bae:	12 16       	cp	r1, r18
     bb0:	13 06       	cpc	r1, r19
     bb2:	e4 07       	cpc	r30, r20
     bb4:	f5 07       	cpc	r31, r21
     bb6:	98 f0       	brcs	.+38     	; 0xbde <__fp_cmp+0x46>
     bb8:	62 1b       	sub	r22, r18
     bba:	73 0b       	sbc	r23, r19
     bbc:	84 0b       	sbc	r24, r20
     bbe:	95 0b       	sbc	r25, r21
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__fp_cmp+0x38>
     bc2:	0a 26       	eor	r0, r26
     bc4:	61 f0       	breq	.+24     	; 0xbde <__fp_cmp+0x46>
     bc6:	23 2b       	or	r18, r19
     bc8:	24 2b       	or	r18, r20
     bca:	25 2b       	or	r18, r21
     bcc:	21 f4       	brne	.+8      	; 0xbd6 <__fp_cmp+0x3e>
     bce:	08 95       	ret
     bd0:	0a 26       	eor	r0, r26
     bd2:	09 f4       	brne	.+2      	; 0xbd6 <__fp_cmp+0x3e>
     bd4:	a1 40       	sbci	r26, 0x01	; 1
     bd6:	a6 95       	lsr	r26
     bd8:	8f ef       	ldi	r24, 0xFF	; 255
     bda:	81 1d       	adc	r24, r1
     bdc:	81 1d       	adc	r24, r1
     bde:	08 95       	ret

00000be0 <__fp_inf>:
     be0:	97 f9       	bld	r25, 7
     be2:	9f 67       	ori	r25, 0x7F	; 127
     be4:	80 e8       	ldi	r24, 0x80	; 128
     be6:	70 e0       	ldi	r23, 0x00	; 0
     be8:	60 e0       	ldi	r22, 0x00	; 0
     bea:	08 95       	ret

00000bec <__fp_nan>:
     bec:	9f ef       	ldi	r25, 0xFF	; 255
     bee:	80 ec       	ldi	r24, 0xC0	; 192
     bf0:	08 95       	ret

00000bf2 <__fp_pscA>:
     bf2:	00 24       	eor	r0, r0
     bf4:	0a 94       	dec	r0
     bf6:	16 16       	cp	r1, r22
     bf8:	17 06       	cpc	r1, r23
     bfa:	18 06       	cpc	r1, r24
     bfc:	09 06       	cpc	r0, r25
     bfe:	08 95       	ret

00000c00 <__fp_pscB>:
     c00:	00 24       	eor	r0, r0
     c02:	0a 94       	dec	r0
     c04:	12 16       	cp	r1, r18
     c06:	13 06       	cpc	r1, r19
     c08:	14 06       	cpc	r1, r20
     c0a:	05 06       	cpc	r0, r21
     c0c:	08 95       	ret

00000c0e <__fp_round>:
     c0e:	09 2e       	mov	r0, r25
     c10:	03 94       	inc	r0
     c12:	00 0c       	add	r0, r0
     c14:	11 f4       	brne	.+4      	; 0xc1a <__fp_round+0xc>
     c16:	88 23       	and	r24, r24
     c18:	52 f0       	brmi	.+20     	; 0xc2e <__fp_round+0x20>
     c1a:	bb 0f       	add	r27, r27
     c1c:	40 f4       	brcc	.+16     	; 0xc2e <__fp_round+0x20>
     c1e:	bf 2b       	or	r27, r31
     c20:	11 f4       	brne	.+4      	; 0xc26 <__fp_round+0x18>
     c22:	60 ff       	sbrs	r22, 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__fp_round+0x20>
     c26:	6f 5f       	subi	r22, 0xFF	; 255
     c28:	7f 4f       	sbci	r23, 0xFF	; 255
     c2a:	8f 4f       	sbci	r24, 0xFF	; 255
     c2c:	9f 4f       	sbci	r25, 0xFF	; 255
     c2e:	08 95       	ret

00000c30 <__fp_split3>:
     c30:	57 fd       	sbrc	r21, 7
     c32:	90 58       	subi	r25, 0x80	; 128
     c34:	44 0f       	add	r20, r20
     c36:	55 1f       	adc	r21, r21
     c38:	59 f0       	breq	.+22     	; 0xc50 <__fp_splitA+0x10>
     c3a:	5f 3f       	cpi	r21, 0xFF	; 255
     c3c:	71 f0       	breq	.+28     	; 0xc5a <__fp_splitA+0x1a>
     c3e:	47 95       	ror	r20

00000c40 <__fp_splitA>:
     c40:	88 0f       	add	r24, r24
     c42:	97 fb       	bst	r25, 7
     c44:	99 1f       	adc	r25, r25
     c46:	61 f0       	breq	.+24     	; 0xc60 <__fp_splitA+0x20>
     c48:	9f 3f       	cpi	r25, 0xFF	; 255
     c4a:	79 f0       	breq	.+30     	; 0xc6a <__fp_splitA+0x2a>
     c4c:	87 95       	ror	r24
     c4e:	08 95       	ret
     c50:	12 16       	cp	r1, r18
     c52:	13 06       	cpc	r1, r19
     c54:	14 06       	cpc	r1, r20
     c56:	55 1f       	adc	r21, r21
     c58:	f2 cf       	rjmp	.-28     	; 0xc3e <__fp_split3+0xe>
     c5a:	46 95       	lsr	r20
     c5c:	f1 df       	rcall	.-30     	; 0xc40 <__fp_splitA>
     c5e:	08 c0       	rjmp	.+16     	; 0xc70 <__fp_splitA+0x30>
     c60:	16 16       	cp	r1, r22
     c62:	17 06       	cpc	r1, r23
     c64:	18 06       	cpc	r1, r24
     c66:	99 1f       	adc	r25, r25
     c68:	f1 cf       	rjmp	.-30     	; 0xc4c <__fp_splitA+0xc>
     c6a:	86 95       	lsr	r24
     c6c:	71 05       	cpc	r23, r1
     c6e:	61 05       	cpc	r22, r1
     c70:	08 94       	sec
     c72:	08 95       	ret

00000c74 <__fp_zero>:
     c74:	e8 94       	clt

00000c76 <__fp_szero>:
     c76:	bb 27       	eor	r27, r27
     c78:	66 27       	eor	r22, r22
     c7a:	77 27       	eor	r23, r23
     c7c:	cb 01       	movw	r24, r22
     c7e:	97 f9       	bld	r25, 7
     c80:	08 95       	ret

00000c82 <__gesf2>:
     c82:	8a df       	rcall	.-236    	; 0xb98 <__fp_cmp>
     c84:	08 f4       	brcc	.+2      	; 0xc88 <__gesf2+0x6>
     c86:	8f ef       	ldi	r24, 0xFF	; 255
     c88:	08 95       	ret

00000c8a <__mulsf3>:
     c8a:	0b d0       	rcall	.+22     	; 0xca2 <__mulsf3x>
     c8c:	c0 cf       	rjmp	.-128    	; 0xc0e <__fp_round>
     c8e:	b1 df       	rcall	.-158    	; 0xbf2 <__fp_pscA>
     c90:	28 f0       	brcs	.+10     	; 0xc9c <__mulsf3+0x12>
     c92:	b6 df       	rcall	.-148    	; 0xc00 <__fp_pscB>
     c94:	18 f0       	brcs	.+6      	; 0xc9c <__mulsf3+0x12>
     c96:	95 23       	and	r25, r21
     c98:	09 f0       	breq	.+2      	; 0xc9c <__mulsf3+0x12>
     c9a:	a2 cf       	rjmp	.-188    	; 0xbe0 <__fp_inf>
     c9c:	a7 cf       	rjmp	.-178    	; 0xbec <__fp_nan>
     c9e:	11 24       	eor	r1, r1
     ca0:	ea cf       	rjmp	.-44     	; 0xc76 <__fp_szero>

00000ca2 <__mulsf3x>:
     ca2:	c6 df       	rcall	.-116    	; 0xc30 <__fp_split3>
     ca4:	a0 f3       	brcs	.-24     	; 0xc8e <__mulsf3+0x4>

00000ca6 <__mulsf3_pse>:
     ca6:	95 9f       	mul	r25, r21
     ca8:	d1 f3       	breq	.-12     	; 0xc9e <__mulsf3+0x14>
     caa:	95 0f       	add	r25, r21
     cac:	50 e0       	ldi	r21, 0x00	; 0
     cae:	55 1f       	adc	r21, r21
     cb0:	62 9f       	mul	r22, r18
     cb2:	f0 01       	movw	r30, r0
     cb4:	72 9f       	mul	r23, r18
     cb6:	bb 27       	eor	r27, r27
     cb8:	f0 0d       	add	r31, r0
     cba:	b1 1d       	adc	r27, r1
     cbc:	63 9f       	mul	r22, r19
     cbe:	aa 27       	eor	r26, r26
     cc0:	f0 0d       	add	r31, r0
     cc2:	b1 1d       	adc	r27, r1
     cc4:	aa 1f       	adc	r26, r26
     cc6:	64 9f       	mul	r22, r20
     cc8:	66 27       	eor	r22, r22
     cca:	b0 0d       	add	r27, r0
     ccc:	a1 1d       	adc	r26, r1
     cce:	66 1f       	adc	r22, r22
     cd0:	82 9f       	mul	r24, r18
     cd2:	22 27       	eor	r18, r18
     cd4:	b0 0d       	add	r27, r0
     cd6:	a1 1d       	adc	r26, r1
     cd8:	62 1f       	adc	r22, r18
     cda:	73 9f       	mul	r23, r19
     cdc:	b0 0d       	add	r27, r0
     cde:	a1 1d       	adc	r26, r1
     ce0:	62 1f       	adc	r22, r18
     ce2:	83 9f       	mul	r24, r19
     ce4:	a0 0d       	add	r26, r0
     ce6:	61 1d       	adc	r22, r1
     ce8:	22 1f       	adc	r18, r18
     cea:	74 9f       	mul	r23, r20
     cec:	33 27       	eor	r19, r19
     cee:	a0 0d       	add	r26, r0
     cf0:	61 1d       	adc	r22, r1
     cf2:	23 1f       	adc	r18, r19
     cf4:	84 9f       	mul	r24, r20
     cf6:	60 0d       	add	r22, r0
     cf8:	21 1d       	adc	r18, r1
     cfa:	82 2f       	mov	r24, r18
     cfc:	76 2f       	mov	r23, r22
     cfe:	6a 2f       	mov	r22, r26
     d00:	11 24       	eor	r1, r1
     d02:	9f 57       	subi	r25, 0x7F	; 127
     d04:	50 40       	sbci	r21, 0x00	; 0
     d06:	8a f0       	brmi	.+34     	; 0xd2a <__mulsf3_pse+0x84>
     d08:	e1 f0       	breq	.+56     	; 0xd42 <__mulsf3_pse+0x9c>
     d0a:	88 23       	and	r24, r24
     d0c:	4a f0       	brmi	.+18     	; 0xd20 <__mulsf3_pse+0x7a>
     d0e:	ee 0f       	add	r30, r30
     d10:	ff 1f       	adc	r31, r31
     d12:	bb 1f       	adc	r27, r27
     d14:	66 1f       	adc	r22, r22
     d16:	77 1f       	adc	r23, r23
     d18:	88 1f       	adc	r24, r24
     d1a:	91 50       	subi	r25, 0x01	; 1
     d1c:	50 40       	sbci	r21, 0x00	; 0
     d1e:	a9 f7       	brne	.-22     	; 0xd0a <__mulsf3_pse+0x64>
     d20:	9e 3f       	cpi	r25, 0xFE	; 254
     d22:	51 05       	cpc	r21, r1
     d24:	70 f0       	brcs	.+28     	; 0xd42 <__mulsf3_pse+0x9c>
     d26:	5c cf       	rjmp	.-328    	; 0xbe0 <__fp_inf>
     d28:	a6 cf       	rjmp	.-180    	; 0xc76 <__fp_szero>
     d2a:	5f 3f       	cpi	r21, 0xFF	; 255
     d2c:	ec f3       	brlt	.-6      	; 0xd28 <__mulsf3_pse+0x82>
     d2e:	98 3e       	cpi	r25, 0xE8	; 232
     d30:	dc f3       	brlt	.-10     	; 0xd28 <__mulsf3_pse+0x82>
     d32:	86 95       	lsr	r24
     d34:	77 95       	ror	r23
     d36:	67 95       	ror	r22
     d38:	b7 95       	ror	r27
     d3a:	f7 95       	ror	r31
     d3c:	e7 95       	ror	r30
     d3e:	9f 5f       	subi	r25, 0xFF	; 255
     d40:	c1 f7       	brne	.-16     	; 0xd32 <__mulsf3_pse+0x8c>
     d42:	fe 2b       	or	r31, r30
     d44:	88 0f       	add	r24, r24
     d46:	91 1d       	adc	r25, r1
     d48:	96 95       	lsr	r25
     d4a:	87 95       	ror	r24
     d4c:	97 f9       	bld	r25, 7
     d4e:	08 95       	ret

00000d50 <__tablejump2__>:
     d50:	ee 0f       	add	r30, r30
     d52:	ff 1f       	adc	r31, r31

00000d54 <__tablejump__>:
     d54:	05 90       	lpm	r0, Z+
     d56:	f4 91       	lpm	r31, Z
     d58:	e0 2d       	mov	r30, r0
     d5a:	19 94       	eijmp

00000d5c <fdevopen>:
     d5c:	0f 93       	push	r16
     d5e:	1f 93       	push	r17
     d60:	cf 93       	push	r28
     d62:	df 93       	push	r29
     d64:	ec 01       	movw	r28, r24
     d66:	8b 01       	movw	r16, r22
     d68:	00 97       	sbiw	r24, 0x00	; 0
     d6a:	31 f4       	brne	.+12     	; 0xd78 <fdevopen+0x1c>
     d6c:	61 15       	cp	r22, r1
     d6e:	71 05       	cpc	r23, r1
     d70:	19 f4       	brne	.+6      	; 0xd78 <fdevopen+0x1c>
     d72:	80 e0       	ldi	r24, 0x00	; 0
     d74:	90 e0       	ldi	r25, 0x00	; 0
     d76:	37 c0       	rjmp	.+110    	; 0xde6 <fdevopen+0x8a>
     d78:	6e e0       	ldi	r22, 0x0E	; 14
     d7a:	70 e0       	ldi	r23, 0x00	; 0
     d7c:	81 e0       	ldi	r24, 0x01	; 1
     d7e:	90 e0       	ldi	r25, 0x00	; 0
     d80:	68 d2       	rcall	.+1232   	; 0x1252 <calloc>
     d82:	fc 01       	movw	r30, r24
     d84:	00 97       	sbiw	r24, 0x00	; 0
     d86:	a9 f3       	breq	.-22     	; 0xd72 <fdevopen+0x16>
     d88:	80 e8       	ldi	r24, 0x80	; 128
     d8a:	83 83       	std	Z+3, r24	; 0x03
     d8c:	01 15       	cp	r16, r1
     d8e:	11 05       	cpc	r17, r1
     d90:	71 f0       	breq	.+28     	; 0xdae <fdevopen+0x52>
     d92:	13 87       	std	Z+11, r17	; 0x0b
     d94:	02 87       	std	Z+10, r16	; 0x0a
     d96:	81 e8       	ldi	r24, 0x81	; 129
     d98:	83 83       	std	Z+3, r24	; 0x03
     d9a:	80 91 50 03 	lds	r24, 0x0350
     d9e:	90 91 51 03 	lds	r25, 0x0351
     da2:	89 2b       	or	r24, r25
     da4:	21 f4       	brne	.+8      	; 0xdae <fdevopen+0x52>
     da6:	f0 93 51 03 	sts	0x0351, r31
     daa:	e0 93 50 03 	sts	0x0350, r30
     dae:	20 97       	sbiw	r28, 0x00	; 0
     db0:	c9 f0       	breq	.+50     	; 0xde4 <fdevopen+0x88>
     db2:	d1 87       	std	Z+9, r29	; 0x09
     db4:	c0 87       	std	Z+8, r28	; 0x08
     db6:	83 81       	ldd	r24, Z+3	; 0x03
     db8:	82 60       	ori	r24, 0x02	; 2
     dba:	83 83       	std	Z+3, r24	; 0x03
     dbc:	80 91 52 03 	lds	r24, 0x0352
     dc0:	90 91 53 03 	lds	r25, 0x0353
     dc4:	89 2b       	or	r24, r25
     dc6:	71 f4       	brne	.+28     	; 0xde4 <fdevopen+0x88>
     dc8:	f0 93 53 03 	sts	0x0353, r31
     dcc:	e0 93 52 03 	sts	0x0352, r30
     dd0:	80 91 54 03 	lds	r24, 0x0354
     dd4:	90 91 55 03 	lds	r25, 0x0355
     dd8:	89 2b       	or	r24, r25
     dda:	21 f4       	brne	.+8      	; 0xde4 <fdevopen+0x88>
     ddc:	f0 93 55 03 	sts	0x0355, r31
     de0:	e0 93 54 03 	sts	0x0354, r30
     de4:	cf 01       	movw	r24, r30
     de6:	df 91       	pop	r29
     de8:	cf 91       	pop	r28
     dea:	1f 91       	pop	r17
     dec:	0f 91       	pop	r16
     dee:	08 95       	ret

00000df0 <printf>:
     df0:	cf 93       	push	r28
     df2:	df 93       	push	r29
     df4:	cd b7       	in	r28, 0x3d	; 61
     df6:	de b7       	in	r29, 0x3e	; 62
     df8:	fe 01       	movw	r30, r28
     dfa:	36 96       	adiw	r30, 0x06	; 6
     dfc:	61 91       	ld	r22, Z+
     dfe:	71 91       	ld	r23, Z+
     e00:	af 01       	movw	r20, r30
     e02:	80 91 52 03 	lds	r24, 0x0352
     e06:	90 91 53 03 	lds	r25, 0x0353
     e0a:	35 d0       	rcall	.+106    	; 0xe76 <vfprintf>
     e0c:	df 91       	pop	r29
     e0e:	cf 91       	pop	r28
     e10:	08 95       	ret

00000e12 <putchar>:
     e12:	60 91 52 03 	lds	r22, 0x0352
     e16:	70 91 53 03 	lds	r23, 0x0353
     e1a:	79 c3       	rjmp	.+1778   	; 0x150e <fputc>

00000e1c <puts>:
     e1c:	0f 93       	push	r16
     e1e:	1f 93       	push	r17
     e20:	cf 93       	push	r28
     e22:	df 93       	push	r29
     e24:	e0 91 52 03 	lds	r30, 0x0352
     e28:	f0 91 53 03 	lds	r31, 0x0353
     e2c:	23 81       	ldd	r18, Z+3	; 0x03
     e2e:	21 ff       	sbrs	r18, 1
     e30:	1b c0       	rjmp	.+54     	; 0xe68 <puts+0x4c>
     e32:	ec 01       	movw	r28, r24
     e34:	00 e0       	ldi	r16, 0x00	; 0
     e36:	10 e0       	ldi	r17, 0x00	; 0
     e38:	89 91       	ld	r24, Y+
     e3a:	60 91 52 03 	lds	r22, 0x0352
     e3e:	70 91 53 03 	lds	r23, 0x0353
     e42:	db 01       	movw	r26, r22
     e44:	18 96       	adiw	r26, 0x08	; 8
     e46:	ed 91       	ld	r30, X+
     e48:	fc 91       	ld	r31, X
     e4a:	19 97       	sbiw	r26, 0x09	; 9
     e4c:	88 23       	and	r24, r24
     e4e:	31 f0       	breq	.+12     	; 0xe5c <puts+0x40>
     e50:	19 95       	eicall
     e52:	89 2b       	or	r24, r25
     e54:	89 f3       	breq	.-30     	; 0xe38 <puts+0x1c>
     e56:	0f ef       	ldi	r16, 0xFF	; 255
     e58:	1f ef       	ldi	r17, 0xFF	; 255
     e5a:	ee cf       	rjmp	.-36     	; 0xe38 <puts+0x1c>
     e5c:	8a e0       	ldi	r24, 0x0A	; 10
     e5e:	19 95       	eicall
     e60:	89 2b       	or	r24, r25
     e62:	11 f4       	brne	.+4      	; 0xe68 <puts+0x4c>
     e64:	c8 01       	movw	r24, r16
     e66:	02 c0       	rjmp	.+4      	; 0xe6c <puts+0x50>
     e68:	8f ef       	ldi	r24, 0xFF	; 255
     e6a:	9f ef       	ldi	r25, 0xFF	; 255
     e6c:	df 91       	pop	r29
     e6e:	cf 91       	pop	r28
     e70:	1f 91       	pop	r17
     e72:	0f 91       	pop	r16
     e74:	08 95       	ret

00000e76 <vfprintf>:
     e76:	2f 92       	push	r2
     e78:	3f 92       	push	r3
     e7a:	4f 92       	push	r4
     e7c:	5f 92       	push	r5
     e7e:	6f 92       	push	r6
     e80:	7f 92       	push	r7
     e82:	8f 92       	push	r8
     e84:	9f 92       	push	r9
     e86:	af 92       	push	r10
     e88:	bf 92       	push	r11
     e8a:	cf 92       	push	r12
     e8c:	df 92       	push	r13
     e8e:	ef 92       	push	r14
     e90:	ff 92       	push	r15
     e92:	0f 93       	push	r16
     e94:	1f 93       	push	r17
     e96:	cf 93       	push	r28
     e98:	df 93       	push	r29
     e9a:	cd b7       	in	r28, 0x3d	; 61
     e9c:	de b7       	in	r29, 0x3e	; 62
     e9e:	2c 97       	sbiw	r28, 0x0c	; 12
     ea0:	0f b6       	in	r0, 0x3f	; 63
     ea2:	f8 94       	cli
     ea4:	de bf       	out	0x3e, r29	; 62
     ea6:	0f be       	out	0x3f, r0	; 63
     ea8:	cd bf       	out	0x3d, r28	; 61
     eaa:	7c 01       	movw	r14, r24
     eac:	6b 01       	movw	r12, r22
     eae:	8a 01       	movw	r16, r20
     eb0:	fc 01       	movw	r30, r24
     eb2:	17 82       	std	Z+7, r1	; 0x07
     eb4:	16 82       	std	Z+6, r1	; 0x06
     eb6:	83 81       	ldd	r24, Z+3	; 0x03
     eb8:	81 ff       	sbrs	r24, 1
     eba:	b0 c1       	rjmp	.+864    	; 0x121c <vfprintf+0x3a6>
     ebc:	ce 01       	movw	r24, r28
     ebe:	01 96       	adiw	r24, 0x01	; 1
     ec0:	4c 01       	movw	r8, r24
     ec2:	f7 01       	movw	r30, r14
     ec4:	93 81       	ldd	r25, Z+3	; 0x03
     ec6:	f6 01       	movw	r30, r12
     ec8:	93 fd       	sbrc	r25, 3
     eca:	85 91       	lpm	r24, Z+
     ecc:	93 ff       	sbrs	r25, 3
     ece:	81 91       	ld	r24, Z+
     ed0:	6f 01       	movw	r12, r30
     ed2:	88 23       	and	r24, r24
     ed4:	09 f4       	brne	.+2      	; 0xed8 <vfprintf+0x62>
     ed6:	9e c1       	rjmp	.+828    	; 0x1214 <vfprintf+0x39e>
     ed8:	85 32       	cpi	r24, 0x25	; 37
     eda:	39 f4       	brne	.+14     	; 0xeea <vfprintf+0x74>
     edc:	93 fd       	sbrc	r25, 3
     ede:	85 91       	lpm	r24, Z+
     ee0:	93 ff       	sbrs	r25, 3
     ee2:	81 91       	ld	r24, Z+
     ee4:	6f 01       	movw	r12, r30
     ee6:	85 32       	cpi	r24, 0x25	; 37
     ee8:	21 f4       	brne	.+8      	; 0xef2 <vfprintf+0x7c>
     eea:	b7 01       	movw	r22, r14
     eec:	90 e0       	ldi	r25, 0x00	; 0
     eee:	0f d3       	rcall	.+1566   	; 0x150e <fputc>
     ef0:	e8 cf       	rjmp	.-48     	; 0xec2 <vfprintf+0x4c>
     ef2:	51 2c       	mov	r5, r1
     ef4:	31 2c       	mov	r3, r1
     ef6:	20 e0       	ldi	r18, 0x00	; 0
     ef8:	20 32       	cpi	r18, 0x20	; 32
     efa:	a0 f4       	brcc	.+40     	; 0xf24 <vfprintf+0xae>
     efc:	8b 32       	cpi	r24, 0x2B	; 43
     efe:	69 f0       	breq	.+26     	; 0xf1a <vfprintf+0xa4>
     f00:	30 f4       	brcc	.+12     	; 0xf0e <vfprintf+0x98>
     f02:	80 32       	cpi	r24, 0x20	; 32
     f04:	59 f0       	breq	.+22     	; 0xf1c <vfprintf+0xa6>
     f06:	83 32       	cpi	r24, 0x23	; 35
     f08:	69 f4       	brne	.+26     	; 0xf24 <vfprintf+0xae>
     f0a:	20 61       	ori	r18, 0x10	; 16
     f0c:	2c c0       	rjmp	.+88     	; 0xf66 <vfprintf+0xf0>
     f0e:	8d 32       	cpi	r24, 0x2D	; 45
     f10:	39 f0       	breq	.+14     	; 0xf20 <vfprintf+0xaa>
     f12:	80 33       	cpi	r24, 0x30	; 48
     f14:	39 f4       	brne	.+14     	; 0xf24 <vfprintf+0xae>
     f16:	21 60       	ori	r18, 0x01	; 1
     f18:	26 c0       	rjmp	.+76     	; 0xf66 <vfprintf+0xf0>
     f1a:	22 60       	ori	r18, 0x02	; 2
     f1c:	24 60       	ori	r18, 0x04	; 4
     f1e:	23 c0       	rjmp	.+70     	; 0xf66 <vfprintf+0xf0>
     f20:	28 60       	ori	r18, 0x08	; 8
     f22:	21 c0       	rjmp	.+66     	; 0xf66 <vfprintf+0xf0>
     f24:	27 fd       	sbrc	r18, 7
     f26:	27 c0       	rjmp	.+78     	; 0xf76 <vfprintf+0x100>
     f28:	30 ed       	ldi	r19, 0xD0	; 208
     f2a:	38 0f       	add	r19, r24
     f2c:	3a 30       	cpi	r19, 0x0A	; 10
     f2e:	78 f4       	brcc	.+30     	; 0xf4e <vfprintf+0xd8>
     f30:	26 ff       	sbrs	r18, 6
     f32:	06 c0       	rjmp	.+12     	; 0xf40 <vfprintf+0xca>
     f34:	fa e0       	ldi	r31, 0x0A	; 10
     f36:	5f 9e       	mul	r5, r31
     f38:	30 0d       	add	r19, r0
     f3a:	11 24       	eor	r1, r1
     f3c:	53 2e       	mov	r5, r19
     f3e:	13 c0       	rjmp	.+38     	; 0xf66 <vfprintf+0xf0>
     f40:	8a e0       	ldi	r24, 0x0A	; 10
     f42:	38 9e       	mul	r3, r24
     f44:	30 0d       	add	r19, r0
     f46:	11 24       	eor	r1, r1
     f48:	33 2e       	mov	r3, r19
     f4a:	20 62       	ori	r18, 0x20	; 32
     f4c:	0c c0       	rjmp	.+24     	; 0xf66 <vfprintf+0xf0>
     f4e:	8e 32       	cpi	r24, 0x2E	; 46
     f50:	21 f4       	brne	.+8      	; 0xf5a <vfprintf+0xe4>
     f52:	26 fd       	sbrc	r18, 6
     f54:	5f c1       	rjmp	.+702    	; 0x1214 <vfprintf+0x39e>
     f56:	20 64       	ori	r18, 0x40	; 64
     f58:	06 c0       	rjmp	.+12     	; 0xf66 <vfprintf+0xf0>
     f5a:	8c 36       	cpi	r24, 0x6C	; 108
     f5c:	11 f4       	brne	.+4      	; 0xf62 <vfprintf+0xec>
     f5e:	20 68       	ori	r18, 0x80	; 128
     f60:	02 c0       	rjmp	.+4      	; 0xf66 <vfprintf+0xf0>
     f62:	88 36       	cpi	r24, 0x68	; 104
     f64:	41 f4       	brne	.+16     	; 0xf76 <vfprintf+0x100>
     f66:	f6 01       	movw	r30, r12
     f68:	93 fd       	sbrc	r25, 3
     f6a:	85 91       	lpm	r24, Z+
     f6c:	93 ff       	sbrs	r25, 3
     f6e:	81 91       	ld	r24, Z+
     f70:	6f 01       	movw	r12, r30
     f72:	81 11       	cpse	r24, r1
     f74:	c1 cf       	rjmp	.-126    	; 0xef8 <vfprintf+0x82>
     f76:	98 2f       	mov	r25, r24
     f78:	9f 7d       	andi	r25, 0xDF	; 223
     f7a:	95 54       	subi	r25, 0x45	; 69
     f7c:	93 30       	cpi	r25, 0x03	; 3
     f7e:	28 f4       	brcc	.+10     	; 0xf8a <vfprintf+0x114>
     f80:	0c 5f       	subi	r16, 0xFC	; 252
     f82:	1f 4f       	sbci	r17, 0xFF	; 255
     f84:	ff e3       	ldi	r31, 0x3F	; 63
     f86:	f9 83       	std	Y+1, r31	; 0x01
     f88:	0d c0       	rjmp	.+26     	; 0xfa4 <vfprintf+0x12e>
     f8a:	83 36       	cpi	r24, 0x63	; 99
     f8c:	31 f0       	breq	.+12     	; 0xf9a <vfprintf+0x124>
     f8e:	83 37       	cpi	r24, 0x73	; 115
     f90:	71 f0       	breq	.+28     	; 0xfae <vfprintf+0x138>
     f92:	83 35       	cpi	r24, 0x53	; 83
     f94:	09 f0       	breq	.+2      	; 0xf98 <vfprintf+0x122>
     f96:	57 c0       	rjmp	.+174    	; 0x1046 <vfprintf+0x1d0>
     f98:	21 c0       	rjmp	.+66     	; 0xfdc <vfprintf+0x166>
     f9a:	f8 01       	movw	r30, r16
     f9c:	80 81       	ld	r24, Z
     f9e:	89 83       	std	Y+1, r24	; 0x01
     fa0:	0e 5f       	subi	r16, 0xFE	; 254
     fa2:	1f 4f       	sbci	r17, 0xFF	; 255
     fa4:	44 24       	eor	r4, r4
     fa6:	43 94       	inc	r4
     fa8:	51 2c       	mov	r5, r1
     faa:	54 01       	movw	r10, r8
     fac:	14 c0       	rjmp	.+40     	; 0xfd6 <vfprintf+0x160>
     fae:	38 01       	movw	r6, r16
     fb0:	f2 e0       	ldi	r31, 0x02	; 2
     fb2:	6f 0e       	add	r6, r31
     fb4:	71 1c       	adc	r7, r1
     fb6:	f8 01       	movw	r30, r16
     fb8:	a0 80       	ld	r10, Z
     fba:	b1 80       	ldd	r11, Z+1	; 0x01
     fbc:	26 ff       	sbrs	r18, 6
     fbe:	03 c0       	rjmp	.+6      	; 0xfc6 <vfprintf+0x150>
     fc0:	65 2d       	mov	r22, r5
     fc2:	70 e0       	ldi	r23, 0x00	; 0
     fc4:	02 c0       	rjmp	.+4      	; 0xfca <vfprintf+0x154>
     fc6:	6f ef       	ldi	r22, 0xFF	; 255
     fc8:	7f ef       	ldi	r23, 0xFF	; 255
     fca:	c5 01       	movw	r24, r10
     fcc:	2c 87       	std	Y+12, r18	; 0x0c
     fce:	94 d2       	rcall	.+1320   	; 0x14f8 <strnlen>
     fd0:	2c 01       	movw	r4, r24
     fd2:	83 01       	movw	r16, r6
     fd4:	2c 85       	ldd	r18, Y+12	; 0x0c
     fd6:	2f 77       	andi	r18, 0x7F	; 127
     fd8:	22 2e       	mov	r2, r18
     fda:	16 c0       	rjmp	.+44     	; 0x1008 <vfprintf+0x192>
     fdc:	38 01       	movw	r6, r16
     fde:	f2 e0       	ldi	r31, 0x02	; 2
     fe0:	6f 0e       	add	r6, r31
     fe2:	71 1c       	adc	r7, r1
     fe4:	f8 01       	movw	r30, r16
     fe6:	a0 80       	ld	r10, Z
     fe8:	b1 80       	ldd	r11, Z+1	; 0x01
     fea:	26 ff       	sbrs	r18, 6
     fec:	03 c0       	rjmp	.+6      	; 0xff4 <vfprintf+0x17e>
     fee:	65 2d       	mov	r22, r5
     ff0:	70 e0       	ldi	r23, 0x00	; 0
     ff2:	02 c0       	rjmp	.+4      	; 0xff8 <vfprintf+0x182>
     ff4:	6f ef       	ldi	r22, 0xFF	; 255
     ff6:	7f ef       	ldi	r23, 0xFF	; 255
     ff8:	c5 01       	movw	r24, r10
     ffa:	2c 87       	std	Y+12, r18	; 0x0c
     ffc:	6b d2       	rcall	.+1238   	; 0x14d4 <strnlen_P>
     ffe:	2c 01       	movw	r4, r24
    1000:	2c 85       	ldd	r18, Y+12	; 0x0c
    1002:	20 68       	ori	r18, 0x80	; 128
    1004:	22 2e       	mov	r2, r18
    1006:	83 01       	movw	r16, r6
    1008:	23 fc       	sbrc	r2, 3
    100a:	19 c0       	rjmp	.+50     	; 0x103e <vfprintf+0x1c8>
    100c:	83 2d       	mov	r24, r3
    100e:	90 e0       	ldi	r25, 0x00	; 0
    1010:	48 16       	cp	r4, r24
    1012:	59 06       	cpc	r5, r25
    1014:	a0 f4       	brcc	.+40     	; 0x103e <vfprintf+0x1c8>
    1016:	b7 01       	movw	r22, r14
    1018:	80 e2       	ldi	r24, 0x20	; 32
    101a:	90 e0       	ldi	r25, 0x00	; 0
    101c:	78 d2       	rcall	.+1264   	; 0x150e <fputc>
    101e:	3a 94       	dec	r3
    1020:	f5 cf       	rjmp	.-22     	; 0x100c <vfprintf+0x196>
    1022:	f5 01       	movw	r30, r10
    1024:	27 fc       	sbrc	r2, 7
    1026:	85 91       	lpm	r24, Z+
    1028:	27 fe       	sbrs	r2, 7
    102a:	81 91       	ld	r24, Z+
    102c:	5f 01       	movw	r10, r30
    102e:	b7 01       	movw	r22, r14
    1030:	90 e0       	ldi	r25, 0x00	; 0
    1032:	6d d2       	rcall	.+1242   	; 0x150e <fputc>
    1034:	31 10       	cpse	r3, r1
    1036:	3a 94       	dec	r3
    1038:	f1 e0       	ldi	r31, 0x01	; 1
    103a:	4f 1a       	sub	r4, r31
    103c:	51 08       	sbc	r5, r1
    103e:	41 14       	cp	r4, r1
    1040:	51 04       	cpc	r5, r1
    1042:	79 f7       	brne	.-34     	; 0x1022 <vfprintf+0x1ac>
    1044:	de c0       	rjmp	.+444    	; 0x1202 <vfprintf+0x38c>
    1046:	84 36       	cpi	r24, 0x64	; 100
    1048:	11 f0       	breq	.+4      	; 0x104e <vfprintf+0x1d8>
    104a:	89 36       	cpi	r24, 0x69	; 105
    104c:	31 f5       	brne	.+76     	; 0x109a <vfprintf+0x224>
    104e:	f8 01       	movw	r30, r16
    1050:	27 ff       	sbrs	r18, 7
    1052:	07 c0       	rjmp	.+14     	; 0x1062 <vfprintf+0x1ec>
    1054:	60 81       	ld	r22, Z
    1056:	71 81       	ldd	r23, Z+1	; 0x01
    1058:	82 81       	ldd	r24, Z+2	; 0x02
    105a:	93 81       	ldd	r25, Z+3	; 0x03
    105c:	0c 5f       	subi	r16, 0xFC	; 252
    105e:	1f 4f       	sbci	r17, 0xFF	; 255
    1060:	08 c0       	rjmp	.+16     	; 0x1072 <vfprintf+0x1fc>
    1062:	60 81       	ld	r22, Z
    1064:	71 81       	ldd	r23, Z+1	; 0x01
    1066:	88 27       	eor	r24, r24
    1068:	77 fd       	sbrc	r23, 7
    106a:	80 95       	com	r24
    106c:	98 2f       	mov	r25, r24
    106e:	0e 5f       	subi	r16, 0xFE	; 254
    1070:	1f 4f       	sbci	r17, 0xFF	; 255
    1072:	2f 76       	andi	r18, 0x6F	; 111
    1074:	b2 2e       	mov	r11, r18
    1076:	97 ff       	sbrs	r25, 7
    1078:	09 c0       	rjmp	.+18     	; 0x108c <vfprintf+0x216>
    107a:	90 95       	com	r25
    107c:	80 95       	com	r24
    107e:	70 95       	com	r23
    1080:	61 95       	neg	r22
    1082:	7f 4f       	sbci	r23, 0xFF	; 255
    1084:	8f 4f       	sbci	r24, 0xFF	; 255
    1086:	9f 4f       	sbci	r25, 0xFF	; 255
    1088:	20 68       	ori	r18, 0x80	; 128
    108a:	b2 2e       	mov	r11, r18
    108c:	2a e0       	ldi	r18, 0x0A	; 10
    108e:	30 e0       	ldi	r19, 0x00	; 0
    1090:	a4 01       	movw	r20, r8
    1092:	6f d2       	rcall	.+1246   	; 0x1572 <__ultoa_invert>
    1094:	a8 2e       	mov	r10, r24
    1096:	a8 18       	sub	r10, r8
    1098:	43 c0       	rjmp	.+134    	; 0x1120 <vfprintf+0x2aa>
    109a:	85 37       	cpi	r24, 0x75	; 117
    109c:	29 f4       	brne	.+10     	; 0x10a8 <vfprintf+0x232>
    109e:	2f 7e       	andi	r18, 0xEF	; 239
    10a0:	b2 2e       	mov	r11, r18
    10a2:	2a e0       	ldi	r18, 0x0A	; 10
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	25 c0       	rjmp	.+74     	; 0x10f2 <vfprintf+0x27c>
    10a8:	f2 2f       	mov	r31, r18
    10aa:	f9 7f       	andi	r31, 0xF9	; 249
    10ac:	bf 2e       	mov	r11, r31
    10ae:	8f 36       	cpi	r24, 0x6F	; 111
    10b0:	c1 f0       	breq	.+48     	; 0x10e2 <vfprintf+0x26c>
    10b2:	18 f4       	brcc	.+6      	; 0x10ba <vfprintf+0x244>
    10b4:	88 35       	cpi	r24, 0x58	; 88
    10b6:	79 f0       	breq	.+30     	; 0x10d6 <vfprintf+0x260>
    10b8:	ad c0       	rjmp	.+346    	; 0x1214 <vfprintf+0x39e>
    10ba:	80 37       	cpi	r24, 0x70	; 112
    10bc:	19 f0       	breq	.+6      	; 0x10c4 <vfprintf+0x24e>
    10be:	88 37       	cpi	r24, 0x78	; 120
    10c0:	21 f0       	breq	.+8      	; 0x10ca <vfprintf+0x254>
    10c2:	a8 c0       	rjmp	.+336    	; 0x1214 <vfprintf+0x39e>
    10c4:	2f 2f       	mov	r18, r31
    10c6:	20 61       	ori	r18, 0x10	; 16
    10c8:	b2 2e       	mov	r11, r18
    10ca:	b4 fe       	sbrs	r11, 4
    10cc:	0d c0       	rjmp	.+26     	; 0x10e8 <vfprintf+0x272>
    10ce:	8b 2d       	mov	r24, r11
    10d0:	84 60       	ori	r24, 0x04	; 4
    10d2:	b8 2e       	mov	r11, r24
    10d4:	09 c0       	rjmp	.+18     	; 0x10e8 <vfprintf+0x272>
    10d6:	24 ff       	sbrs	r18, 4
    10d8:	0a c0       	rjmp	.+20     	; 0x10ee <vfprintf+0x278>
    10da:	9f 2f       	mov	r25, r31
    10dc:	96 60       	ori	r25, 0x06	; 6
    10de:	b9 2e       	mov	r11, r25
    10e0:	06 c0       	rjmp	.+12     	; 0x10ee <vfprintf+0x278>
    10e2:	28 e0       	ldi	r18, 0x08	; 8
    10e4:	30 e0       	ldi	r19, 0x00	; 0
    10e6:	05 c0       	rjmp	.+10     	; 0x10f2 <vfprintf+0x27c>
    10e8:	20 e1       	ldi	r18, 0x10	; 16
    10ea:	30 e0       	ldi	r19, 0x00	; 0
    10ec:	02 c0       	rjmp	.+4      	; 0x10f2 <vfprintf+0x27c>
    10ee:	20 e1       	ldi	r18, 0x10	; 16
    10f0:	32 e0       	ldi	r19, 0x02	; 2
    10f2:	f8 01       	movw	r30, r16
    10f4:	b7 fe       	sbrs	r11, 7
    10f6:	07 c0       	rjmp	.+14     	; 0x1106 <vfprintf+0x290>
    10f8:	60 81       	ld	r22, Z
    10fa:	71 81       	ldd	r23, Z+1	; 0x01
    10fc:	82 81       	ldd	r24, Z+2	; 0x02
    10fe:	93 81       	ldd	r25, Z+3	; 0x03
    1100:	0c 5f       	subi	r16, 0xFC	; 252
    1102:	1f 4f       	sbci	r17, 0xFF	; 255
    1104:	06 c0       	rjmp	.+12     	; 0x1112 <vfprintf+0x29c>
    1106:	60 81       	ld	r22, Z
    1108:	71 81       	ldd	r23, Z+1	; 0x01
    110a:	80 e0       	ldi	r24, 0x00	; 0
    110c:	90 e0       	ldi	r25, 0x00	; 0
    110e:	0e 5f       	subi	r16, 0xFE	; 254
    1110:	1f 4f       	sbci	r17, 0xFF	; 255
    1112:	a4 01       	movw	r20, r8
    1114:	2e d2       	rcall	.+1116   	; 0x1572 <__ultoa_invert>
    1116:	a8 2e       	mov	r10, r24
    1118:	a8 18       	sub	r10, r8
    111a:	fb 2d       	mov	r31, r11
    111c:	ff 77       	andi	r31, 0x7F	; 127
    111e:	bf 2e       	mov	r11, r31
    1120:	b6 fe       	sbrs	r11, 6
    1122:	0b c0       	rjmp	.+22     	; 0x113a <vfprintf+0x2c4>
    1124:	2b 2d       	mov	r18, r11
    1126:	2e 7f       	andi	r18, 0xFE	; 254
    1128:	a5 14       	cp	r10, r5
    112a:	50 f4       	brcc	.+20     	; 0x1140 <vfprintf+0x2ca>
    112c:	b4 fe       	sbrs	r11, 4
    112e:	0a c0       	rjmp	.+20     	; 0x1144 <vfprintf+0x2ce>
    1130:	b2 fc       	sbrc	r11, 2
    1132:	08 c0       	rjmp	.+16     	; 0x1144 <vfprintf+0x2ce>
    1134:	2b 2d       	mov	r18, r11
    1136:	2e 7e       	andi	r18, 0xEE	; 238
    1138:	05 c0       	rjmp	.+10     	; 0x1144 <vfprintf+0x2ce>
    113a:	7a 2c       	mov	r7, r10
    113c:	2b 2d       	mov	r18, r11
    113e:	03 c0       	rjmp	.+6      	; 0x1146 <vfprintf+0x2d0>
    1140:	7a 2c       	mov	r7, r10
    1142:	01 c0       	rjmp	.+2      	; 0x1146 <vfprintf+0x2d0>
    1144:	75 2c       	mov	r7, r5
    1146:	24 ff       	sbrs	r18, 4
    1148:	0d c0       	rjmp	.+26     	; 0x1164 <vfprintf+0x2ee>
    114a:	fe 01       	movw	r30, r28
    114c:	ea 0d       	add	r30, r10
    114e:	f1 1d       	adc	r31, r1
    1150:	80 81       	ld	r24, Z
    1152:	80 33       	cpi	r24, 0x30	; 48
    1154:	11 f4       	brne	.+4      	; 0x115a <vfprintf+0x2e4>
    1156:	29 7e       	andi	r18, 0xE9	; 233
    1158:	09 c0       	rjmp	.+18     	; 0x116c <vfprintf+0x2f6>
    115a:	22 ff       	sbrs	r18, 2
    115c:	06 c0       	rjmp	.+12     	; 0x116a <vfprintf+0x2f4>
    115e:	73 94       	inc	r7
    1160:	73 94       	inc	r7
    1162:	04 c0       	rjmp	.+8      	; 0x116c <vfprintf+0x2f6>
    1164:	82 2f       	mov	r24, r18
    1166:	86 78       	andi	r24, 0x86	; 134
    1168:	09 f0       	breq	.+2      	; 0x116c <vfprintf+0x2f6>
    116a:	73 94       	inc	r7
    116c:	23 fd       	sbrc	r18, 3
    116e:	12 c0       	rjmp	.+36     	; 0x1194 <vfprintf+0x31e>
    1170:	20 ff       	sbrs	r18, 0
    1172:	06 c0       	rjmp	.+12     	; 0x1180 <vfprintf+0x30a>
    1174:	5a 2c       	mov	r5, r10
    1176:	73 14       	cp	r7, r3
    1178:	18 f4       	brcc	.+6      	; 0x1180 <vfprintf+0x30a>
    117a:	53 0c       	add	r5, r3
    117c:	57 18       	sub	r5, r7
    117e:	73 2c       	mov	r7, r3
    1180:	73 14       	cp	r7, r3
    1182:	60 f4       	brcc	.+24     	; 0x119c <vfprintf+0x326>
    1184:	b7 01       	movw	r22, r14
    1186:	80 e2       	ldi	r24, 0x20	; 32
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	2c 87       	std	Y+12, r18	; 0x0c
    118c:	c0 d1       	rcall	.+896    	; 0x150e <fputc>
    118e:	73 94       	inc	r7
    1190:	2c 85       	ldd	r18, Y+12	; 0x0c
    1192:	f6 cf       	rjmp	.-20     	; 0x1180 <vfprintf+0x30a>
    1194:	73 14       	cp	r7, r3
    1196:	10 f4       	brcc	.+4      	; 0x119c <vfprintf+0x326>
    1198:	37 18       	sub	r3, r7
    119a:	01 c0       	rjmp	.+2      	; 0x119e <vfprintf+0x328>
    119c:	31 2c       	mov	r3, r1
    119e:	24 ff       	sbrs	r18, 4
    11a0:	11 c0       	rjmp	.+34     	; 0x11c4 <vfprintf+0x34e>
    11a2:	b7 01       	movw	r22, r14
    11a4:	80 e3       	ldi	r24, 0x30	; 48
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	2c 87       	std	Y+12, r18	; 0x0c
    11aa:	b1 d1       	rcall	.+866    	; 0x150e <fputc>
    11ac:	2c 85       	ldd	r18, Y+12	; 0x0c
    11ae:	22 ff       	sbrs	r18, 2
    11b0:	16 c0       	rjmp	.+44     	; 0x11de <vfprintf+0x368>
    11b2:	21 ff       	sbrs	r18, 1
    11b4:	03 c0       	rjmp	.+6      	; 0x11bc <vfprintf+0x346>
    11b6:	88 e5       	ldi	r24, 0x58	; 88
    11b8:	90 e0       	ldi	r25, 0x00	; 0
    11ba:	02 c0       	rjmp	.+4      	; 0x11c0 <vfprintf+0x34a>
    11bc:	88 e7       	ldi	r24, 0x78	; 120
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	b7 01       	movw	r22, r14
    11c2:	0c c0       	rjmp	.+24     	; 0x11dc <vfprintf+0x366>
    11c4:	82 2f       	mov	r24, r18
    11c6:	86 78       	andi	r24, 0x86	; 134
    11c8:	51 f0       	breq	.+20     	; 0x11de <vfprintf+0x368>
    11ca:	21 fd       	sbrc	r18, 1
    11cc:	02 c0       	rjmp	.+4      	; 0x11d2 <vfprintf+0x35c>
    11ce:	80 e2       	ldi	r24, 0x20	; 32
    11d0:	01 c0       	rjmp	.+2      	; 0x11d4 <vfprintf+0x35e>
    11d2:	8b e2       	ldi	r24, 0x2B	; 43
    11d4:	27 fd       	sbrc	r18, 7
    11d6:	8d e2       	ldi	r24, 0x2D	; 45
    11d8:	b7 01       	movw	r22, r14
    11da:	90 e0       	ldi	r25, 0x00	; 0
    11dc:	98 d1       	rcall	.+816    	; 0x150e <fputc>
    11de:	a5 14       	cp	r10, r5
    11e0:	30 f4       	brcc	.+12     	; 0x11ee <vfprintf+0x378>
    11e2:	b7 01       	movw	r22, r14
    11e4:	80 e3       	ldi	r24, 0x30	; 48
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	92 d1       	rcall	.+804    	; 0x150e <fputc>
    11ea:	5a 94       	dec	r5
    11ec:	f8 cf       	rjmp	.-16     	; 0x11de <vfprintf+0x368>
    11ee:	aa 94       	dec	r10
    11f0:	f4 01       	movw	r30, r8
    11f2:	ea 0d       	add	r30, r10
    11f4:	f1 1d       	adc	r31, r1
    11f6:	80 81       	ld	r24, Z
    11f8:	b7 01       	movw	r22, r14
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	88 d1       	rcall	.+784    	; 0x150e <fputc>
    11fe:	a1 10       	cpse	r10, r1
    1200:	f6 cf       	rjmp	.-20     	; 0x11ee <vfprintf+0x378>
    1202:	33 20       	and	r3, r3
    1204:	09 f4       	brne	.+2      	; 0x1208 <vfprintf+0x392>
    1206:	5d ce       	rjmp	.-838    	; 0xec2 <vfprintf+0x4c>
    1208:	b7 01       	movw	r22, r14
    120a:	80 e2       	ldi	r24, 0x20	; 32
    120c:	90 e0       	ldi	r25, 0x00	; 0
    120e:	7f d1       	rcall	.+766    	; 0x150e <fputc>
    1210:	3a 94       	dec	r3
    1212:	f7 cf       	rjmp	.-18     	; 0x1202 <vfprintf+0x38c>
    1214:	f7 01       	movw	r30, r14
    1216:	86 81       	ldd	r24, Z+6	; 0x06
    1218:	97 81       	ldd	r25, Z+7	; 0x07
    121a:	02 c0       	rjmp	.+4      	; 0x1220 <vfprintf+0x3aa>
    121c:	8f ef       	ldi	r24, 0xFF	; 255
    121e:	9f ef       	ldi	r25, 0xFF	; 255
    1220:	2c 96       	adiw	r28, 0x0c	; 12
    1222:	0f b6       	in	r0, 0x3f	; 63
    1224:	f8 94       	cli
    1226:	de bf       	out	0x3e, r29	; 62
    1228:	0f be       	out	0x3f, r0	; 63
    122a:	cd bf       	out	0x3d, r28	; 61
    122c:	df 91       	pop	r29
    122e:	cf 91       	pop	r28
    1230:	1f 91       	pop	r17
    1232:	0f 91       	pop	r16
    1234:	ff 90       	pop	r15
    1236:	ef 90       	pop	r14
    1238:	df 90       	pop	r13
    123a:	cf 90       	pop	r12
    123c:	bf 90       	pop	r11
    123e:	af 90       	pop	r10
    1240:	9f 90       	pop	r9
    1242:	8f 90       	pop	r8
    1244:	7f 90       	pop	r7
    1246:	6f 90       	pop	r6
    1248:	5f 90       	pop	r5
    124a:	4f 90       	pop	r4
    124c:	3f 90       	pop	r3
    124e:	2f 90       	pop	r2
    1250:	08 95       	ret

00001252 <calloc>:
    1252:	0f 93       	push	r16
    1254:	1f 93       	push	r17
    1256:	cf 93       	push	r28
    1258:	df 93       	push	r29
    125a:	86 9f       	mul	r24, r22
    125c:	80 01       	movw	r16, r0
    125e:	87 9f       	mul	r24, r23
    1260:	10 0d       	add	r17, r0
    1262:	96 9f       	mul	r25, r22
    1264:	10 0d       	add	r17, r0
    1266:	11 24       	eor	r1, r1
    1268:	c8 01       	movw	r24, r16
    126a:	0d d0       	rcall	.+26     	; 0x1286 <malloc>
    126c:	ec 01       	movw	r28, r24
    126e:	00 97       	sbiw	r24, 0x00	; 0
    1270:	21 f0       	breq	.+8      	; 0x127a <calloc+0x28>
    1272:	a8 01       	movw	r20, r16
    1274:	60 e0       	ldi	r22, 0x00	; 0
    1276:	70 e0       	ldi	r23, 0x00	; 0
    1278:	38 d1       	rcall	.+624    	; 0x14ea <memset>
    127a:	ce 01       	movw	r24, r28
    127c:	df 91       	pop	r29
    127e:	cf 91       	pop	r28
    1280:	1f 91       	pop	r17
    1282:	0f 91       	pop	r16
    1284:	08 95       	ret

00001286 <malloc>:
    1286:	cf 93       	push	r28
    1288:	df 93       	push	r29
    128a:	82 30       	cpi	r24, 0x02	; 2
    128c:	91 05       	cpc	r25, r1
    128e:	10 f4       	brcc	.+4      	; 0x1294 <malloc+0xe>
    1290:	82 e0       	ldi	r24, 0x02	; 2
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	e0 91 58 03 	lds	r30, 0x0358
    1298:	f0 91 59 03 	lds	r31, 0x0359
    129c:	20 e0       	ldi	r18, 0x00	; 0
    129e:	30 e0       	ldi	r19, 0x00	; 0
    12a0:	a0 e0       	ldi	r26, 0x00	; 0
    12a2:	b0 e0       	ldi	r27, 0x00	; 0
    12a4:	30 97       	sbiw	r30, 0x00	; 0
    12a6:	39 f1       	breq	.+78     	; 0x12f6 <malloc+0x70>
    12a8:	40 81       	ld	r20, Z
    12aa:	51 81       	ldd	r21, Z+1	; 0x01
    12ac:	48 17       	cp	r20, r24
    12ae:	59 07       	cpc	r21, r25
    12b0:	b8 f0       	brcs	.+46     	; 0x12e0 <malloc+0x5a>
    12b2:	48 17       	cp	r20, r24
    12b4:	59 07       	cpc	r21, r25
    12b6:	71 f4       	brne	.+28     	; 0x12d4 <malloc+0x4e>
    12b8:	82 81       	ldd	r24, Z+2	; 0x02
    12ba:	93 81       	ldd	r25, Z+3	; 0x03
    12bc:	10 97       	sbiw	r26, 0x00	; 0
    12be:	29 f0       	breq	.+10     	; 0x12ca <malloc+0x44>
    12c0:	13 96       	adiw	r26, 0x03	; 3
    12c2:	9c 93       	st	X, r25
    12c4:	8e 93       	st	-X, r24
    12c6:	12 97       	sbiw	r26, 0x02	; 2
    12c8:	2c c0       	rjmp	.+88     	; 0x1322 <malloc+0x9c>
    12ca:	90 93 59 03 	sts	0x0359, r25
    12ce:	80 93 58 03 	sts	0x0358, r24
    12d2:	27 c0       	rjmp	.+78     	; 0x1322 <malloc+0x9c>
    12d4:	21 15       	cp	r18, r1
    12d6:	31 05       	cpc	r19, r1
    12d8:	31 f0       	breq	.+12     	; 0x12e6 <malloc+0x60>
    12da:	42 17       	cp	r20, r18
    12dc:	53 07       	cpc	r21, r19
    12de:	18 f0       	brcs	.+6      	; 0x12e6 <malloc+0x60>
    12e0:	a9 01       	movw	r20, r18
    12e2:	db 01       	movw	r26, r22
    12e4:	01 c0       	rjmp	.+2      	; 0x12e8 <malloc+0x62>
    12e6:	ef 01       	movw	r28, r30
    12e8:	9a 01       	movw	r18, r20
    12ea:	bd 01       	movw	r22, r26
    12ec:	df 01       	movw	r26, r30
    12ee:	02 80       	ldd	r0, Z+2	; 0x02
    12f0:	f3 81       	ldd	r31, Z+3	; 0x03
    12f2:	e0 2d       	mov	r30, r0
    12f4:	d7 cf       	rjmp	.-82     	; 0x12a4 <malloc+0x1e>
    12f6:	21 15       	cp	r18, r1
    12f8:	31 05       	cpc	r19, r1
    12fa:	f9 f0       	breq	.+62     	; 0x133a <malloc+0xb4>
    12fc:	28 1b       	sub	r18, r24
    12fe:	39 0b       	sbc	r19, r25
    1300:	24 30       	cpi	r18, 0x04	; 4
    1302:	31 05       	cpc	r19, r1
    1304:	80 f4       	brcc	.+32     	; 0x1326 <malloc+0xa0>
    1306:	8a 81       	ldd	r24, Y+2	; 0x02
    1308:	9b 81       	ldd	r25, Y+3	; 0x03
    130a:	61 15       	cp	r22, r1
    130c:	71 05       	cpc	r23, r1
    130e:	21 f0       	breq	.+8      	; 0x1318 <malloc+0x92>
    1310:	fb 01       	movw	r30, r22
    1312:	93 83       	std	Z+3, r25	; 0x03
    1314:	82 83       	std	Z+2, r24	; 0x02
    1316:	04 c0       	rjmp	.+8      	; 0x1320 <malloc+0x9a>
    1318:	90 93 59 03 	sts	0x0359, r25
    131c:	80 93 58 03 	sts	0x0358, r24
    1320:	fe 01       	movw	r30, r28
    1322:	32 96       	adiw	r30, 0x02	; 2
    1324:	44 c0       	rjmp	.+136    	; 0x13ae <malloc+0x128>
    1326:	fe 01       	movw	r30, r28
    1328:	e2 0f       	add	r30, r18
    132a:	f3 1f       	adc	r31, r19
    132c:	81 93       	st	Z+, r24
    132e:	91 93       	st	Z+, r25
    1330:	22 50       	subi	r18, 0x02	; 2
    1332:	31 09       	sbc	r19, r1
    1334:	39 83       	std	Y+1, r19	; 0x01
    1336:	28 83       	st	Y, r18
    1338:	3a c0       	rjmp	.+116    	; 0x13ae <malloc+0x128>
    133a:	20 91 56 03 	lds	r18, 0x0356
    133e:	30 91 57 03 	lds	r19, 0x0357
    1342:	23 2b       	or	r18, r19
    1344:	41 f4       	brne	.+16     	; 0x1356 <malloc+0xd0>
    1346:	20 91 02 02 	lds	r18, 0x0202
    134a:	30 91 03 02 	lds	r19, 0x0203
    134e:	30 93 57 03 	sts	0x0357, r19
    1352:	20 93 56 03 	sts	0x0356, r18
    1356:	20 91 00 02 	lds	r18, 0x0200
    135a:	30 91 01 02 	lds	r19, 0x0201
    135e:	21 15       	cp	r18, r1
    1360:	31 05       	cpc	r19, r1
    1362:	41 f4       	brne	.+16     	; 0x1374 <malloc+0xee>
    1364:	2d b7       	in	r18, 0x3d	; 61
    1366:	3e b7       	in	r19, 0x3e	; 62
    1368:	40 91 04 02 	lds	r20, 0x0204
    136c:	50 91 05 02 	lds	r21, 0x0205
    1370:	24 1b       	sub	r18, r20
    1372:	35 0b       	sbc	r19, r21
    1374:	e0 91 56 03 	lds	r30, 0x0356
    1378:	f0 91 57 03 	lds	r31, 0x0357
    137c:	e2 17       	cp	r30, r18
    137e:	f3 07       	cpc	r31, r19
    1380:	a0 f4       	brcc	.+40     	; 0x13aa <malloc+0x124>
    1382:	2e 1b       	sub	r18, r30
    1384:	3f 0b       	sbc	r19, r31
    1386:	28 17       	cp	r18, r24
    1388:	39 07       	cpc	r19, r25
    138a:	78 f0       	brcs	.+30     	; 0x13aa <malloc+0x124>
    138c:	ac 01       	movw	r20, r24
    138e:	4e 5f       	subi	r20, 0xFE	; 254
    1390:	5f 4f       	sbci	r21, 0xFF	; 255
    1392:	24 17       	cp	r18, r20
    1394:	35 07       	cpc	r19, r21
    1396:	48 f0       	brcs	.+18     	; 0x13aa <malloc+0x124>
    1398:	4e 0f       	add	r20, r30
    139a:	5f 1f       	adc	r21, r31
    139c:	50 93 57 03 	sts	0x0357, r21
    13a0:	40 93 56 03 	sts	0x0356, r20
    13a4:	81 93       	st	Z+, r24
    13a6:	91 93       	st	Z+, r25
    13a8:	02 c0       	rjmp	.+4      	; 0x13ae <malloc+0x128>
    13aa:	e0 e0       	ldi	r30, 0x00	; 0
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	cf 01       	movw	r24, r30
    13b0:	df 91       	pop	r29
    13b2:	cf 91       	pop	r28
    13b4:	08 95       	ret

000013b6 <free>:
    13b6:	cf 93       	push	r28
    13b8:	df 93       	push	r29
    13ba:	00 97       	sbiw	r24, 0x00	; 0
    13bc:	09 f4       	brne	.+2      	; 0x13c0 <free+0xa>
    13be:	87 c0       	rjmp	.+270    	; 0x14ce <free+0x118>
    13c0:	fc 01       	movw	r30, r24
    13c2:	32 97       	sbiw	r30, 0x02	; 2
    13c4:	13 82       	std	Z+3, r1	; 0x03
    13c6:	12 82       	std	Z+2, r1	; 0x02
    13c8:	c0 91 58 03 	lds	r28, 0x0358
    13cc:	d0 91 59 03 	lds	r29, 0x0359
    13d0:	20 97       	sbiw	r28, 0x00	; 0
    13d2:	81 f4       	brne	.+32     	; 0x13f4 <free+0x3e>
    13d4:	20 81       	ld	r18, Z
    13d6:	31 81       	ldd	r19, Z+1	; 0x01
    13d8:	28 0f       	add	r18, r24
    13da:	39 1f       	adc	r19, r25
    13dc:	80 91 56 03 	lds	r24, 0x0356
    13e0:	90 91 57 03 	lds	r25, 0x0357
    13e4:	82 17       	cp	r24, r18
    13e6:	93 07       	cpc	r25, r19
    13e8:	79 f5       	brne	.+94     	; 0x1448 <free+0x92>
    13ea:	f0 93 57 03 	sts	0x0357, r31
    13ee:	e0 93 56 03 	sts	0x0356, r30
    13f2:	6d c0       	rjmp	.+218    	; 0x14ce <free+0x118>
    13f4:	de 01       	movw	r26, r28
    13f6:	20 e0       	ldi	r18, 0x00	; 0
    13f8:	30 e0       	ldi	r19, 0x00	; 0
    13fa:	ae 17       	cp	r26, r30
    13fc:	bf 07       	cpc	r27, r31
    13fe:	50 f4       	brcc	.+20     	; 0x1414 <free+0x5e>
    1400:	12 96       	adiw	r26, 0x02	; 2
    1402:	4d 91       	ld	r20, X+
    1404:	5c 91       	ld	r21, X
    1406:	13 97       	sbiw	r26, 0x03	; 3
    1408:	9d 01       	movw	r18, r26
    140a:	41 15       	cp	r20, r1
    140c:	51 05       	cpc	r21, r1
    140e:	09 f1       	breq	.+66     	; 0x1452 <free+0x9c>
    1410:	da 01       	movw	r26, r20
    1412:	f3 cf       	rjmp	.-26     	; 0x13fa <free+0x44>
    1414:	b3 83       	std	Z+3, r27	; 0x03
    1416:	a2 83       	std	Z+2, r26	; 0x02
    1418:	40 81       	ld	r20, Z
    141a:	51 81       	ldd	r21, Z+1	; 0x01
    141c:	84 0f       	add	r24, r20
    141e:	95 1f       	adc	r25, r21
    1420:	8a 17       	cp	r24, r26
    1422:	9b 07       	cpc	r25, r27
    1424:	71 f4       	brne	.+28     	; 0x1442 <free+0x8c>
    1426:	8d 91       	ld	r24, X+
    1428:	9c 91       	ld	r25, X
    142a:	11 97       	sbiw	r26, 0x01	; 1
    142c:	84 0f       	add	r24, r20
    142e:	95 1f       	adc	r25, r21
    1430:	02 96       	adiw	r24, 0x02	; 2
    1432:	91 83       	std	Z+1, r25	; 0x01
    1434:	80 83       	st	Z, r24
    1436:	12 96       	adiw	r26, 0x02	; 2
    1438:	8d 91       	ld	r24, X+
    143a:	9c 91       	ld	r25, X
    143c:	13 97       	sbiw	r26, 0x03	; 3
    143e:	93 83       	std	Z+3, r25	; 0x03
    1440:	82 83       	std	Z+2, r24	; 0x02
    1442:	21 15       	cp	r18, r1
    1444:	31 05       	cpc	r19, r1
    1446:	29 f4       	brne	.+10     	; 0x1452 <free+0x9c>
    1448:	f0 93 59 03 	sts	0x0359, r31
    144c:	e0 93 58 03 	sts	0x0358, r30
    1450:	3e c0       	rjmp	.+124    	; 0x14ce <free+0x118>
    1452:	d9 01       	movw	r26, r18
    1454:	13 96       	adiw	r26, 0x03	; 3
    1456:	fc 93       	st	X, r31
    1458:	ee 93       	st	-X, r30
    145a:	12 97       	sbiw	r26, 0x02	; 2
    145c:	4d 91       	ld	r20, X+
    145e:	5d 91       	ld	r21, X+
    1460:	a4 0f       	add	r26, r20
    1462:	b5 1f       	adc	r27, r21
    1464:	ea 17       	cp	r30, r26
    1466:	fb 07       	cpc	r31, r27
    1468:	79 f4       	brne	.+30     	; 0x1488 <free+0xd2>
    146a:	80 81       	ld	r24, Z
    146c:	91 81       	ldd	r25, Z+1	; 0x01
    146e:	84 0f       	add	r24, r20
    1470:	95 1f       	adc	r25, r21
    1472:	02 96       	adiw	r24, 0x02	; 2
    1474:	d9 01       	movw	r26, r18
    1476:	11 96       	adiw	r26, 0x01	; 1
    1478:	9c 93       	st	X, r25
    147a:	8e 93       	st	-X, r24
    147c:	82 81       	ldd	r24, Z+2	; 0x02
    147e:	93 81       	ldd	r25, Z+3	; 0x03
    1480:	13 96       	adiw	r26, 0x03	; 3
    1482:	9c 93       	st	X, r25
    1484:	8e 93       	st	-X, r24
    1486:	12 97       	sbiw	r26, 0x02	; 2
    1488:	e0 e0       	ldi	r30, 0x00	; 0
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	8a 81       	ldd	r24, Y+2	; 0x02
    148e:	9b 81       	ldd	r25, Y+3	; 0x03
    1490:	00 97       	sbiw	r24, 0x00	; 0
    1492:	19 f0       	breq	.+6      	; 0x149a <free+0xe4>
    1494:	fe 01       	movw	r30, r28
    1496:	ec 01       	movw	r28, r24
    1498:	f9 cf       	rjmp	.-14     	; 0x148c <free+0xd6>
    149a:	ce 01       	movw	r24, r28
    149c:	02 96       	adiw	r24, 0x02	; 2
    149e:	28 81       	ld	r18, Y
    14a0:	39 81       	ldd	r19, Y+1	; 0x01
    14a2:	82 0f       	add	r24, r18
    14a4:	93 1f       	adc	r25, r19
    14a6:	20 91 56 03 	lds	r18, 0x0356
    14aa:	30 91 57 03 	lds	r19, 0x0357
    14ae:	28 17       	cp	r18, r24
    14b0:	39 07       	cpc	r19, r25
    14b2:	69 f4       	brne	.+26     	; 0x14ce <free+0x118>
    14b4:	30 97       	sbiw	r30, 0x00	; 0
    14b6:	29 f4       	brne	.+10     	; 0x14c2 <free+0x10c>
    14b8:	10 92 59 03 	sts	0x0359, r1
    14bc:	10 92 58 03 	sts	0x0358, r1
    14c0:	02 c0       	rjmp	.+4      	; 0x14c6 <free+0x110>
    14c2:	13 82       	std	Z+3, r1	; 0x03
    14c4:	12 82       	std	Z+2, r1	; 0x02
    14c6:	d0 93 57 03 	sts	0x0357, r29
    14ca:	c0 93 56 03 	sts	0x0356, r28
    14ce:	df 91       	pop	r29
    14d0:	cf 91       	pop	r28
    14d2:	08 95       	ret

000014d4 <strnlen_P>:
    14d4:	fc 01       	movw	r30, r24
    14d6:	05 90       	lpm	r0, Z+
    14d8:	61 50       	subi	r22, 0x01	; 1
    14da:	70 40       	sbci	r23, 0x00	; 0
    14dc:	01 10       	cpse	r0, r1
    14de:	d8 f7       	brcc	.-10     	; 0x14d6 <strnlen_P+0x2>
    14e0:	80 95       	com	r24
    14e2:	90 95       	com	r25
    14e4:	8e 0f       	add	r24, r30
    14e6:	9f 1f       	adc	r25, r31
    14e8:	08 95       	ret

000014ea <memset>:
    14ea:	dc 01       	movw	r26, r24
    14ec:	01 c0       	rjmp	.+2      	; 0x14f0 <memset+0x6>
    14ee:	6d 93       	st	X+, r22
    14f0:	41 50       	subi	r20, 0x01	; 1
    14f2:	50 40       	sbci	r21, 0x00	; 0
    14f4:	e0 f7       	brcc	.-8      	; 0x14ee <memset+0x4>
    14f6:	08 95       	ret

000014f8 <strnlen>:
    14f8:	fc 01       	movw	r30, r24
    14fa:	61 50       	subi	r22, 0x01	; 1
    14fc:	70 40       	sbci	r23, 0x00	; 0
    14fe:	01 90       	ld	r0, Z+
    1500:	01 10       	cpse	r0, r1
    1502:	d8 f7       	brcc	.-10     	; 0x14fa <strnlen+0x2>
    1504:	80 95       	com	r24
    1506:	90 95       	com	r25
    1508:	8e 0f       	add	r24, r30
    150a:	9f 1f       	adc	r25, r31
    150c:	08 95       	ret

0000150e <fputc>:
    150e:	0f 93       	push	r16
    1510:	1f 93       	push	r17
    1512:	cf 93       	push	r28
    1514:	df 93       	push	r29
    1516:	18 2f       	mov	r17, r24
    1518:	09 2f       	mov	r16, r25
    151a:	eb 01       	movw	r28, r22
    151c:	8b 81       	ldd	r24, Y+3	; 0x03
    151e:	81 fd       	sbrc	r24, 1
    1520:	03 c0       	rjmp	.+6      	; 0x1528 <fputc+0x1a>
    1522:	8f ef       	ldi	r24, 0xFF	; 255
    1524:	9f ef       	ldi	r25, 0xFF	; 255
    1526:	20 c0       	rjmp	.+64     	; 0x1568 <fputc+0x5a>
    1528:	82 ff       	sbrs	r24, 2
    152a:	10 c0       	rjmp	.+32     	; 0x154c <fputc+0x3e>
    152c:	4e 81       	ldd	r20, Y+6	; 0x06
    152e:	5f 81       	ldd	r21, Y+7	; 0x07
    1530:	2c 81       	ldd	r18, Y+4	; 0x04
    1532:	3d 81       	ldd	r19, Y+5	; 0x05
    1534:	42 17       	cp	r20, r18
    1536:	53 07       	cpc	r21, r19
    1538:	7c f4       	brge	.+30     	; 0x1558 <fputc+0x4a>
    153a:	e8 81       	ld	r30, Y
    153c:	f9 81       	ldd	r31, Y+1	; 0x01
    153e:	9f 01       	movw	r18, r30
    1540:	2f 5f       	subi	r18, 0xFF	; 255
    1542:	3f 4f       	sbci	r19, 0xFF	; 255
    1544:	39 83       	std	Y+1, r19	; 0x01
    1546:	28 83       	st	Y, r18
    1548:	10 83       	st	Z, r17
    154a:	06 c0       	rjmp	.+12     	; 0x1558 <fputc+0x4a>
    154c:	e8 85       	ldd	r30, Y+8	; 0x08
    154e:	f9 85       	ldd	r31, Y+9	; 0x09
    1550:	81 2f       	mov	r24, r17
    1552:	19 95       	eicall
    1554:	89 2b       	or	r24, r25
    1556:	29 f7       	brne	.-54     	; 0x1522 <fputc+0x14>
    1558:	2e 81       	ldd	r18, Y+6	; 0x06
    155a:	3f 81       	ldd	r19, Y+7	; 0x07
    155c:	2f 5f       	subi	r18, 0xFF	; 255
    155e:	3f 4f       	sbci	r19, 0xFF	; 255
    1560:	3f 83       	std	Y+7, r19	; 0x07
    1562:	2e 83       	std	Y+6, r18	; 0x06
    1564:	81 2f       	mov	r24, r17
    1566:	90 2f       	mov	r25, r16
    1568:	df 91       	pop	r29
    156a:	cf 91       	pop	r28
    156c:	1f 91       	pop	r17
    156e:	0f 91       	pop	r16
    1570:	08 95       	ret

00001572 <__ultoa_invert>:
    1572:	fa 01       	movw	r30, r20
    1574:	aa 27       	eor	r26, r26
    1576:	28 30       	cpi	r18, 0x08	; 8
    1578:	51 f1       	breq	.+84     	; 0x15ce <__ultoa_invert+0x5c>
    157a:	20 31       	cpi	r18, 0x10	; 16
    157c:	81 f1       	breq	.+96     	; 0x15de <__ultoa_invert+0x6c>
    157e:	e8 94       	clt
    1580:	6f 93       	push	r22
    1582:	6e 7f       	andi	r22, 0xFE	; 254
    1584:	6e 5f       	subi	r22, 0xFE	; 254
    1586:	7f 4f       	sbci	r23, 0xFF	; 255
    1588:	8f 4f       	sbci	r24, 0xFF	; 255
    158a:	9f 4f       	sbci	r25, 0xFF	; 255
    158c:	af 4f       	sbci	r26, 0xFF	; 255
    158e:	b1 e0       	ldi	r27, 0x01	; 1
    1590:	3e d0       	rcall	.+124    	; 0x160e <__ultoa_invert+0x9c>
    1592:	b4 e0       	ldi	r27, 0x04	; 4
    1594:	3c d0       	rcall	.+120    	; 0x160e <__ultoa_invert+0x9c>
    1596:	67 0f       	add	r22, r23
    1598:	78 1f       	adc	r23, r24
    159a:	89 1f       	adc	r24, r25
    159c:	9a 1f       	adc	r25, r26
    159e:	a1 1d       	adc	r26, r1
    15a0:	68 0f       	add	r22, r24
    15a2:	79 1f       	adc	r23, r25
    15a4:	8a 1f       	adc	r24, r26
    15a6:	91 1d       	adc	r25, r1
    15a8:	a1 1d       	adc	r26, r1
    15aa:	6a 0f       	add	r22, r26
    15ac:	71 1d       	adc	r23, r1
    15ae:	81 1d       	adc	r24, r1
    15b0:	91 1d       	adc	r25, r1
    15b2:	a1 1d       	adc	r26, r1
    15b4:	20 d0       	rcall	.+64     	; 0x15f6 <__ultoa_invert+0x84>
    15b6:	09 f4       	brne	.+2      	; 0x15ba <__ultoa_invert+0x48>
    15b8:	68 94       	set
    15ba:	3f 91       	pop	r19
    15bc:	2a e0       	ldi	r18, 0x0A	; 10
    15be:	26 9f       	mul	r18, r22
    15c0:	11 24       	eor	r1, r1
    15c2:	30 19       	sub	r19, r0
    15c4:	30 5d       	subi	r19, 0xD0	; 208
    15c6:	31 93       	st	Z+, r19
    15c8:	de f6       	brtc	.-74     	; 0x1580 <__ultoa_invert+0xe>
    15ca:	cf 01       	movw	r24, r30
    15cc:	08 95       	ret
    15ce:	46 2f       	mov	r20, r22
    15d0:	47 70       	andi	r20, 0x07	; 7
    15d2:	40 5d       	subi	r20, 0xD0	; 208
    15d4:	41 93       	st	Z+, r20
    15d6:	b3 e0       	ldi	r27, 0x03	; 3
    15d8:	0f d0       	rcall	.+30     	; 0x15f8 <__ultoa_invert+0x86>
    15da:	c9 f7       	brne	.-14     	; 0x15ce <__ultoa_invert+0x5c>
    15dc:	f6 cf       	rjmp	.-20     	; 0x15ca <__ultoa_invert+0x58>
    15de:	46 2f       	mov	r20, r22
    15e0:	4f 70       	andi	r20, 0x0F	; 15
    15e2:	40 5d       	subi	r20, 0xD0	; 208
    15e4:	4a 33       	cpi	r20, 0x3A	; 58
    15e6:	18 f0       	brcs	.+6      	; 0x15ee <__ultoa_invert+0x7c>
    15e8:	49 5d       	subi	r20, 0xD9	; 217
    15ea:	31 fd       	sbrc	r19, 1
    15ec:	40 52       	subi	r20, 0x20	; 32
    15ee:	41 93       	st	Z+, r20
    15f0:	02 d0       	rcall	.+4      	; 0x15f6 <__ultoa_invert+0x84>
    15f2:	a9 f7       	brne	.-22     	; 0x15de <__ultoa_invert+0x6c>
    15f4:	ea cf       	rjmp	.-44     	; 0x15ca <__ultoa_invert+0x58>
    15f6:	b4 e0       	ldi	r27, 0x04	; 4
    15f8:	a6 95       	lsr	r26
    15fa:	97 95       	ror	r25
    15fc:	87 95       	ror	r24
    15fe:	77 95       	ror	r23
    1600:	67 95       	ror	r22
    1602:	ba 95       	dec	r27
    1604:	c9 f7       	brne	.-14     	; 0x15f8 <__ultoa_invert+0x86>
    1606:	00 97       	sbiw	r24, 0x00	; 0
    1608:	61 05       	cpc	r22, r1
    160a:	71 05       	cpc	r23, r1
    160c:	08 95       	ret
    160e:	9b 01       	movw	r18, r22
    1610:	ac 01       	movw	r20, r24
    1612:	0a 2e       	mov	r0, r26
    1614:	06 94       	lsr	r0
    1616:	57 95       	ror	r21
    1618:	47 95       	ror	r20
    161a:	37 95       	ror	r19
    161c:	27 95       	ror	r18
    161e:	ba 95       	dec	r27
    1620:	c9 f7       	brne	.-14     	; 0x1614 <__ultoa_invert+0xa2>
    1622:	62 0f       	add	r22, r18
    1624:	73 1f       	adc	r23, r19
    1626:	84 1f       	adc	r24, r20
    1628:	95 1f       	adc	r25, r21
    162a:	a0 1d       	adc	r26, r0
    162c:	08 95       	ret

0000162e <_exit>:
    162e:	f8 94       	cli

00001630 <__stop_program>:
    1630:	ff cf       	rjmp	.-2      	; 0x1630 <__stop_program>
