# do tp_rom.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:41 on Oct 02,2024
# vcom -work work tp_rom.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Loading package std_logic_arith
# -- Compiling entity single_port_rom_async
# -- Compiling architecture structure of single_port_rom_async
# End time: 14:28:41 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:28:41 on Oct 02,2024
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity single_port_rom_async_vhd_vec_tst
# -- Compiling architecture single_port_rom_async_arch of single_port_rom_async_vhd_vec_tst
# End time: 14:28:41 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.single_port_rom_async_vhd_vec_tst 
# Start time: 14:28:41 on Oct 02,2024
# ** Error (suppressible): (vsim-12110) The -novopt option has no effect on this product. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 14:28:42 on Oct 02,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
