#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar  2 10:47:46 2019
# Process ID: 5520
# Current directory: H:/labs/verilog/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5892 H:\labs\verilog\lab1\lab1.xpr
# Log file: H:/labs/verilog/lab1/vivado.log
# Journal file: H:/labs/verilog/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/labs/verilog/lab1/lab1.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVTTL [get_ports [list light1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list light1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list light2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {lights[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list toggle]]
place_ports {lights[0]} D1
place_ports {lights[1]} B4
startgroup
set_property package_pin "" [get_ports [list  toggle]]
place_ports {lights[2]} A7
endgroup
place_ports {lights[3]} B9
place_ports {lights[4]} B14
place_ports {lights[5]} C14
place_ports {lights[6]} E16
place_ports {lights[7]} B15
place_ports {lights[7]} F15
place_ports light1 P16
place_ports light2 P15
place_ports toggle T15
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
save_constraints
launch_simulation
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
launch_simulation
source SourceTestbench.tcl
add_bp {H:/labs/verilog/lab1/lab1.srcs/sources_1/new/Source.sv} 34
remove_bps -file {H:/labs/verilog/lab1/lab1.srcs/sources_1/new/Source.sv} -line 34
close_sim
launch_simulation
source SourceTestbench.tcl
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_sim
close_design
open_run synth_1 -name synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
launch_simulation
source SourceTestbench.tcl
close_sim
launch_simulation
source SourceTestbench.tcl
launch_simulation -mode post-implementation -type timing
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {H:/labs/verilog/lab1/lab1.runs/impl_1/Source.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
launch_simulation -mode post-implementation -type timing
close_sim
