$comment
	File created using the following command:
		vcd file adder_demo.msim.vcd -direction
$end
$date
	Thu Oct 24 19:34:32 2019
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module adder_demo_vlg_vec_tst $end
$var reg 4 ! op_a [3:0] $end
$var reg 4 " op_b [3:0] $end
$var wire 1 # hex0_n [6] $end
$var wire 1 $ hex0_n [5] $end
$var wire 1 % hex0_n [4] $end
$var wire 1 & hex0_n [3] $end
$var wire 1 ' hex0_n [2] $end
$var wire 1 ( hex0_n [1] $end
$var wire 1 ) hex0_n [0] $end
$var wire 1 * hex1_n [6] $end
$var wire 1 + hex1_n [5] $end
$var wire 1 , hex1_n [4] $end
$var wire 1 - hex1_n [3] $end
$var wire 1 . hex1_n [2] $end
$var wire 1 / hex1_n [1] $end
$var wire 1 0 hex1_n [0] $end
$var wire 1 1 hex2_n [6] $end
$var wire 1 2 hex2_n [5] $end
$var wire 1 3 hex2_n [4] $end
$var wire 1 4 hex2_n [3] $end
$var wire 1 5 hex2_n [2] $end
$var wire 1 6 hex2_n [1] $end
$var wire 1 7 hex2_n [0] $end

$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > hex0_n[0]~output_o $end
$var wire 1 ? hex0_n[1]~output_o $end
$var wire 1 @ hex0_n[2]~output_o $end
$var wire 1 A hex0_n[3]~output_o $end
$var wire 1 B hex0_n[4]~output_o $end
$var wire 1 C hex0_n[5]~output_o $end
$var wire 1 D hex0_n[6]~output_o $end
$var wire 1 E hex1_n[0]~output_o $end
$var wire 1 F hex1_n[1]~output_o $end
$var wire 1 G hex1_n[2]~output_o $end
$var wire 1 H hex1_n[3]~output_o $end
$var wire 1 I hex1_n[4]~output_o $end
$var wire 1 J hex1_n[5]~output_o $end
$var wire 1 K hex1_n[6]~output_o $end
$var wire 1 L hex2_n[0]~output_o $end
$var wire 1 M hex2_n[1]~output_o $end
$var wire 1 N hex2_n[2]~output_o $end
$var wire 1 O hex2_n[3]~output_o $end
$var wire 1 P hex2_n[4]~output_o $end
$var wire 1 Q hex2_n[5]~output_o $end
$var wire 1 R hex2_n[6]~output_o $end
$var wire 1 S op_b[2]~input_o $end
$var wire 1 T op_a[2]~input_o $end
$var wire 1 U op_a[1]~input_o $end
$var wire 1 V op_b[1]~input_o $end
$var wire 1 W op_b[0]~input_o $end
$var wire 1 X op_a[0]~input_o $end
$var wire 1 Y add|sum[0]~1 $end
$var wire 1 Z add|sum[1]~3 $end
$var wire 1 [ add|sum[2]~4_combout $end
$var wire 1 \ add|sum[1]~2_combout $end
$var wire 1 ] op_a[3]~input_o $end
$var wire 1 ^ op_b[3]~input_o $end
$var wire 1 _ add|sum[2]~5 $end
$var wire 1 ` add|sum[3]~7 $end
$var wire 1 a add|sum[4]~8_combout $end
$var wire 1 b add|sum[0]~0_combout $end
$var wire 1 c seg|hex0[0]~18_combout $end
$var wire 1 d add|sum[3]~6_combout $end
$var wire 1 e seg|hex0[0]~17_combout $end
$var wire 1 f seg|hex0[0]~38_combout $end
$var wire 1 g seg|hex0[1]~27_combout $end
$var wire 1 h seg|hex0[1]~28_combout $end
$var wire 1 i seg|hex0[2]~29_combout $end
$var wire 1 j seg|hex0[2]~30_combout $end
$var wire 1 k seg|hex0[3]~13_combout $end
$var wire 1 l seg|hex0[3]~14_combout $end
$var wire 1 m seg|hex0[3]~37_combout $end
$var wire 1 n seg|hex0[4]~32_combout $end
$var wire 1 o seg|hex0[4]~31_combout $end
$var wire 1 p seg|hex0[4]~33_combout $end
$var wire 1 q seg|hex0[4]~34_combout $end
$var wire 1 r seg|hex0[4]~35_combout $end
$var wire 1 s seg|hex0[4]~36_combout $end
$var wire 1 t seg|hex0[5]~26_combout $end
$var wire 1 u seg|hex0[5]~25_combout $end
$var wire 1 v seg|hex0[5]~40_combout $end
$var wire 1 w seg|hex0[6]~21_combout $end
$var wire 1 x seg|hex0[6]~39_combout $end
$var wire 1 y seg|hex1[0]~0_combout $end
$var wire 1 z seg|hex1[0]~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0)
0(
0'
0&
0%
0$
1#
00
0/
0.
0-
0,
0+
1*
17
16
15
14
13
12
11
08
19
x:
1;
1<
1=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
0H
0I
0J
1K
1L
1M
1N
1O
1P
1Q
1R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
1`
0a
0b
1c
0d
1e
1f
0g
1h
0i
1j
1k
0l
1m
0n
0o
0p
0q
0r
1s
0t
1u
1v
0w
0x
0y
1z
$end
#1000000
