; SMT-LIBv2 description generated by Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)
; yosys-smt2-module rvfi_testbench
(declare-sort |rvfi_testbench_s| 0)
(declare-fun |rvfi_testbench_is| (|rvfi_testbench_s|) Bool)
; yosys-smt2-anyseq rvfi_testbench#0 4 $auto$setundef.cc:501:execute$893
(declare-fun |rvfi_testbench#0| (|rvfi_testbench_s|) (_ BitVec 4)) ; $auto$rtlil.cc:3097:Anyseq$894
; yosys-smt2-anyseq rvfi_testbench#1 32 $auto$setundef.cc:501:execute$913
(declare-fun |rvfi_testbench#1| (|rvfi_testbench_s|) (_ BitVec 32)) ; $auto$rtlil.cc:3097:Anyseq$914
; yosys-smt2-anyseq rvfi_testbench#2 32 $auto$setundef.cc:501:execute$915
(declare-fun |rvfi_testbench#2| (|rvfi_testbench_s|) (_ BitVec 32)) ; $auto$rtlil.cc:3097:Anyseq$916
(declare-fun |rvfi_testbench#3| (|rvfi_testbench_s|) (_ BitVec 32)) ; \wrapper.uut.pc_dff.out
; yosys-smt2-memory wrapper.uut.reg_file.mem 5 32 3 2 sync
(declare-fun |rvfi_testbench#4#0| (|rvfi_testbench_s|) (Array (_ BitVec 5) (_ BitVec 32))) ; wrapper.uut.reg_file.mem
(define-fun |rvfi_testbench_m wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (Array (_ BitVec 5) (_ BitVec 32)) (|rvfi_testbench#4#0| state))
; yosys-smt2-anyseq rvfi_testbench#5 32 rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0 instr
(declare-fun |rvfi_testbench#5| (|rvfi_testbench_s|) (_ BitVec 32)) ; { \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:15] \wrapper.uut.instr [14:0] }
(define-fun |rvfi_testbench_m:R0A wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 24 20) (|rvfi_testbench#5| state))) ; \wrapper.uut.sign_ext.instr [24:20]
(define-fun |rvfi_testbench#6| ((state |rvfi_testbench_s|)) (_ BitVec 32) (select (|rvfi_testbench#4#0| state) (|rvfi_testbench_m:R0A wrapper.uut.reg_file.mem| state))) ; $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46$106_DATA
(define-fun |rvfi_testbench_m:R0D wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#6| state))
(define-fun |rvfi_testbench_m:R1A wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 19 15) (|rvfi_testbench#5| state))) ; \wrapper.uut.sign_ext.instr [19:15]
(define-fun |rvfi_testbench#7| ((state |rvfi_testbench_s|)) (_ BitVec 32) (select (|rvfi_testbench#4#0| state) (|rvfi_testbench_m:R1A wrapper.uut.reg_file.mem| state))) ; $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45$103_DATA
(define-fun |rvfi_testbench_m:R1D wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#7| state))
; yosys-smt2-anyseq rvfi_testbench#8 5 $auto$setundef.cc:501:execute$907
(declare-fun |rvfi_testbench#8| (|rvfi_testbench_s|) (_ BitVec 5)) ; $auto$rtlil.cc:3097:Anyseq$908
(declare-fun |rvfi_testbench#9| (|rvfi_testbench_s|) (_ BitVec 1)) ; \reset
(define-fun |rvfi_testbench#10| ((state |rvfi_testbench_s|)) (_ BitVec 7) (ite (= ((_ extract 0 0) (|rvfi_testbench#9| state)) #b1) #b0000000 ((_ extract 6 0) (|rvfi_testbench#5| state)))) ; \wrapper.uut.opcode
(define-fun |rvfi_testbench#11| ((state |rvfi_testbench_s|)) (_ BitVec 5) (bvnot ((_ extract 6 2) (|rvfi_testbench#10| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$133_Y
(define-fun |rvfi_testbench#12| ((state |rvfi_testbench_s|)) Bool (= (concat (|rvfi_testbench#11| state) ((_ extract 1 0) (|rvfi_testbench#10| state))) #b1111111)) ; $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$134_Y
(define-fun |rvfi_testbench#13| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot ((_ extract 14 14) (|rvfi_testbench#5| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$135_Y
(define-fun |rvfi_testbench#14| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot ((_ extract 12 12) (|rvfi_testbench#5| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$136_Y
(define-fun |rvfi_testbench#15| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (|rvfi_testbench#13| state) (|rvfi_testbench#14| state))) ; $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$137_Y
(define-fun |rvfi_testbench#16| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvor (|rvfi_testbench#15| state) ((_ extract 13 13) (|rvfi_testbench#5| state)))) ; $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$138_Y
(define-fun |rvfi_testbench#17| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (ite (|rvfi_testbench#12| state) #b1 #b0) (|rvfi_testbench#16| state))) ; \wrapper.uut.load_check
(define-fun |rvfi_testbench#18| ((state |rvfi_testbench_s|)) (_ BitVec 2) (bvnot ((_ extract 3 2) (|rvfi_testbench#10| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$140_Y
(define-fun |rvfi_testbench#19| ((state |rvfi_testbench_s|)) (_ BitVec 2) (bvnot ((_ extract 6 5) (|rvfi_testbench#10| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$141_Y
(define-fun |rvfi_testbench#20| ((state |rvfi_testbench_s|)) Bool (and  (= ((_ extract 0 0) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 4 4) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#18| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#18| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#19| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#19| state)) #b1))) ; $auto$wreduce.cc:454:run$869 [0]
(define-fun |rvfi_testbench#21| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvor ((_ extract 13 13) (|rvfi_testbench#5| state)) (|rvfi_testbench#14| state))) ; $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$145_Y [0]
(define-fun |rvfi_testbench#22| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot ((_ extract 25 25) (|rvfi_testbench#5| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$146_Y [0]
(define-fun |rvfi_testbench#23| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvor (|rvfi_testbench#21| state) (|rvfi_testbench#22| state))) ; $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$147_Y [0]
(define-fun |rvfi_testbench#24| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (|rvfi_testbench#22| state) ((_ extract 14 14) (|rvfi_testbench#5| state)))) ; $auto$wreduce.cc:454:run$867 [0]
(define-fun |rvfi_testbench#25| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvor (|rvfi_testbench#23| state) (|rvfi_testbench#24| state))) ; $auto$wreduce.cc:454:run$868 [0]
(define-fun |rvfi_testbench#26| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (ite (|rvfi_testbench#20| state) #b1 #b0) (|rvfi_testbench#25| state))) ; \wrapper.uut.imm_check
(define-fun |rvfi_testbench#27| ((state |rvfi_testbench_s|)) (_ BitVec 3) (bvnot ((_ extract 4 2) (|rvfi_testbench#10| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$152_Y
(define-fun |rvfi_testbench#28| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot ((_ extract 6 6) (|rvfi_testbench#10| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$153_Y
(define-fun |rvfi_testbench#29| ((state |rvfi_testbench_s|)) Bool (and  (= ((_ extract 0 0) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 5 5) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#27| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#27| state)) #b1) (= ((_ extract 2 2) (|rvfi_testbench#27| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#28| state)) #b1))) ; $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$154_Y
(define-fun |rvfi_testbench#30| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot ((_ extract 13 13) (|rvfi_testbench#5| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$156_Y
(define-fun |rvfi_testbench#31| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (|rvfi_testbench#13| state) (|rvfi_testbench#30| state))) ; $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$157_Y
(define-fun |rvfi_testbench#32| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvor (|rvfi_testbench#31| state) (|rvfi_testbench#15| state))) ; $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$161_Y
(define-fun |rvfi_testbench#33| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (ite (|rvfi_testbench#29| state) #b1 #b0) (|rvfi_testbench#32| state))) ; \wrapper.uut.store_check
(define-fun |rvfi_testbench#34| ((state |rvfi_testbench_s|)) Bool (and  (= ((_ extract 0 0) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 4 4) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 5 5) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#18| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#18| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#28| state)) #b1))) ; $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$165_Y
(define-fun |rvfi_testbench#35| ((state |rvfi_testbench_s|)) (_ BitVec 6) (bvnot (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) ((_ extract 29 25) (|rvfi_testbench#5| state))))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$166_Y
(define-fun |rvfi_testbench#36| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#35| state) #b111111)) ; $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$167_Y
(define-fun |rvfi_testbench#37| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvxor ((_ extract 14 14) (|rvfi_testbench#5| state)) ((_ extract 12 12) (|rvfi_testbench#5| state)))) ; $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$169_Y
(define-fun |rvfi_testbench#38| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot (|rvfi_testbench#37| state))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$170_Y
(define-fun |rvfi_testbench#39| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (|rvfi_testbench#30| state) (|rvfi_testbench#38| state))) ; $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$171_Y
(define-fun |rvfi_testbench#40| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (ite (|rvfi_testbench#36| state) #b1 #b0) (|rvfi_testbench#39| state))) ; $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$172_Y
(define-fun |rvfi_testbench#41| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot ((_ extract 30 30) (|rvfi_testbench#5| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$173_Y
(define-fun |rvfi_testbench#42| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvor (|rvfi_testbench#40| state) (|rvfi_testbench#41| state))) ; $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$174_Y
(define-fun |rvfi_testbench#43| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (ite (|rvfi_testbench#34| state) #b1 #b0) (|rvfi_testbench#42| state))) ; \wrapper.uut.arith_check
(define-fun |rvfi_testbench#44| ((state |rvfi_testbench_s|)) Bool (= (concat (|rvfi_testbench#27| state) (concat ((_ extract 6 5) (|rvfi_testbench#10| state)) ((_ extract 1 0) (|rvfi_testbench#10| state)))) #b1111111)) ; $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267$177_Y
(define-fun |rvfi_testbench#45| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvor ((_ extract 14 14) (|rvfi_testbench#5| state)) (|rvfi_testbench#30| state))) ; $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267$179_Y
(define-fun |rvfi_testbench#46| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (ite (|rvfi_testbench#44| state) #b1 #b0) (|rvfi_testbench#45| state))) ; \wrapper.uut.branch_check
(define-fun |rvfi_testbench#47| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot ((_ extract 4 4) (|rvfi_testbench#10| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$181_Y
(define-fun |rvfi_testbench#48| ((state |rvfi_testbench_s|)) Bool (= (concat (|rvfi_testbench#47| state) (concat ((_ extract 6 5) (|rvfi_testbench#10| state)) ((_ extract 3 0) (|rvfi_testbench#10| state)))) #b1111111)) ; \wrapper.uut.jump_check
(define-fun |rvfi_testbench#49| ((state |rvfi_testbench_s|)) (_ BitVec 2) (bvnot ((_ extract 4 3) (|rvfi_testbench#10| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$183_Y
(define-fun |rvfi_testbench#50| ((state |rvfi_testbench_s|)) Bool (= (concat (|rvfi_testbench#49| state) (concat ((_ extract 6 5) (|rvfi_testbench#10| state)) ((_ extract 2 0) (|rvfi_testbench#10| state)))) #b1111111)) ; $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$184_Y
(define-fun |rvfi_testbench#51| ((state |rvfi_testbench_s|)) (_ BitVec 3) (bvnot ((_ extract 14 12) (|rvfi_testbench#5| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$185_Y
(define-fun |rvfi_testbench#52| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#51| state) #b111)) ; $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$186_Y
(define-fun |rvfi_testbench#53| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (ite (|rvfi_testbench#50| state) #b1 #b0) (ite (|rvfi_testbench#52| state) #b1 #b0))) ; \wrapper.uut.jump_reg_check
(define-fun |rvfi_testbench#54| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot ((_ extract 3 3) (|rvfi_testbench#10| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:270$188_Y
(define-fun |rvfi_testbench#55| ((state |rvfi_testbench_s|)) Bool (and  (= ((_ extract 0 0) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 2 2) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 4 4) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 5 5) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#28| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#54| state)) #b1))) ; \wrapper.uut.load_uimm_check
(define-fun |rvfi_testbench#56| ((state |rvfi_testbench_s|)) Bool (and  (= ((_ extract 0 0) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 2 2) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 4 4) (|rvfi_testbench#10| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#19| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#19| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#54| state)) #b1))) ; \wrapper.uut.add_uimm_check
(define-fun |rvfi_testbench#57| ((state |rvfi_testbench_s|)) Bool (or  (= ((_ extract 0 0) (|rvfi_testbench#17| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#26| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#33| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#43| state)) #b1) (= ((_ extract 0 0) (|rvfi_testbench#46| state)) #b1) (|rvfi_testbench#48| state) (= ((_ extract 0 0) (|rvfi_testbench#53| state)) #b1) (|rvfi_testbench#55| state) (|rvfi_testbench#56| state))) ; \wrapper.uut.opcode_mask [6]
(define-fun |rvfi_testbench#58| ((state |rvfi_testbench_s|)) (_ BitVec 7) (bvand (|rvfi_testbench#10| state) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (ite (|rvfi_testbench#57| state) #b1 #b0))))))))) ; $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
(define-fun |rvfi_testbench#59| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#58| state) #b0100011)) ; $flatten\wrapper.\uut.$procmux$486_CMP
(define-fun |rvfi_testbench#60| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#58| state) #b1100011)) ; $flatten\wrapper.\uut.$procmux$614_CMP
(define-fun |rvfi_testbench#61| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#59| state) (|rvfi_testbench#60| state))) ; $auto$opt_reduce.cc:134:opt_mux$839
(define-fun |rvfi_testbench#62| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#61| state) #b1 #b0)) ; \wrapper.uut.dst_addr_sel
(define-fun |rvfi_testbench#63| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot (|rvfi_testbench#62| state))) ; $flatten\wrapper.\uut.$procmux$769_CMP
(define-fun |rvfi_testbench#64| ((state |rvfi_testbench_s|)) (_ BitVec 5) (ite (= ((_ extract 0 0) (|rvfi_testbench#63| state)) #b1) ((_ extract 11 7) (|rvfi_testbench#5| state)) (ite (= ((_ extract 0 0) (|rvfi_testbench#62| state)) #b1) #b00000 (|rvfi_testbench#8| state)))) ; \checker_inst.rvfi_rd_addr
(define-fun |rvfi_testbench_m:R2A wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#64| state)) ; \checker_inst.rvfi_rd_addr
(define-fun |rvfi_testbench#65| ((state |rvfi_testbench_s|)) (_ BitVec 32) (select (|rvfi_testbench#4#0| state) (|rvfi_testbench_m:R2A wrapper.uut.reg_file.mem| state))) ; $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$100_DATA
(define-fun |rvfi_testbench_m:R2D wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#65| state))
(define-fun |rvfi_testbench#66| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 15 15) (|rvfi_testbench#5| state)) #b1) (= ((_ extract 16 16) (|rvfi_testbench#5| state)) #b1) (= ((_ extract 17 17) (|rvfi_testbench#5| state)) #b1) (= ((_ extract 18 18) (|rvfi_testbench#5| state)) #b1) (= ((_ extract 19 19) (|rvfi_testbench#5| state)) #b1)))) ; $flatten\wrapper.\uut.\reg_file.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45$102_Y
(define-fun |rvfi_testbench#67| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (|rvfi_testbench#66| state) #b00000000000000000000000000000000 (|rvfi_testbench#7| state))) ; \checker_inst.rvfi_rs1_rdata
; yosys-smt2-anyseq rvfi_testbench#68 1 $auto$setundef.cc:501:execute$905
(declare-fun |rvfi_testbench#68| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$906
(define-fun |rvfi_testbench#69| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#58| state) #b0010111)) ; $flatten\wrapper.\uut.$procmux$610_CMP
(define-fun |rvfi_testbench#70| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#58| state) #b0000011)) ; $flatten\wrapper.\uut.$procmux$562_CMP
(define-fun |rvfi_testbench#71| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#58| state) #b1100111)) ; $flatten\wrapper.\uut.$procmux$612_CMP
(define-fun |rvfi_testbench#72| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#58| state) #b0110011)) ; $flatten\wrapper.\uut.$procmux$615_CMP
(define-fun |rvfi_testbench#73| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#58| state) #b0010011)) ; $flatten\wrapper.\uut.$procmux$617_CMP
(define-fun |rvfi_testbench#74| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#59| state) (|rvfi_testbench#70| state) (|rvfi_testbench#71| state) (|rvfi_testbench#60| state) (|rvfi_testbench#72| state) (|rvfi_testbench#73| state))) ; $auto$opt_reduce.cc:134:opt_mux$835
(define-fun |rvfi_testbench#75| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#74| state) #b0 (ite (|rvfi_testbench#69| state) #b1 (|rvfi_testbench#68| state)))) ; \wrapper.uut.alu_in_mux_1.sel
(define-fun |rvfi_testbench#76| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot (|rvfi_testbench#75| state))) ; $flatten\wrapper.\uut.\alu_in_mux_1.$procmux$341_CMP
(define-fun |rvfi_testbench#77| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|rvfi_testbench#76| state)) #b1) (|rvfi_testbench#67| state) (ite (= ((_ extract 0 0) (|rvfi_testbench#75| state)) #b1) (|rvfi_testbench#3| state) (|rvfi_testbench#2| state)))) ; \wrapper.uut.alu.in_1
; yosys-smt2-anyseq rvfi_testbench#78 32 $auto$setundef.cc:501:execute$917
(declare-fun |rvfi_testbench#78| (|rvfi_testbench_s|) (_ BitVec 32)) ; $auto$rtlil.cc:3097:Anyseq$918
; yosys-smt2-anyseq rvfi_testbench#79 32 $auto$setundef.cc:501:execute$941
(declare-fun |rvfi_testbench#79| (|rvfi_testbench_s|) (_ BitVec 32)) ; $auto$rtlil.cc:3097:Anyseq$942
; yosys-smt2-anyseq rvfi_testbench#80 3 $auto$setundef.cc:501:execute$899
(declare-fun |rvfi_testbench#80| (|rvfi_testbench_s|) (_ BitVec 3)) ; $auto$rtlil.cc:3097:Anyseq$900
(define-fun |rvfi_testbench#81| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (|rvfi_testbench#30| state) ((_ extract 12 12) (|rvfi_testbench#5| state)))) ; $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:323$214_Y
(define-fun |rvfi_testbench#82| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#58| state) #b0110111)) ; $flatten\wrapper.\uut.$procmux$611_CMP
(define-fun |rvfi_testbench#83| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#69| state) (|rvfi_testbench#82| state))) ; $auto$opt_reduce.cc:134:opt_mux$821
(define-fun |rvfi_testbench#84| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#70| state) (|rvfi_testbench#71| state))) ; $auto$opt_reduce.cc:134:opt_mux$823
(define-fun |rvfi_testbench#85| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#58| state) #b1101111)) ; $flatten\wrapper.\uut.$procmux$613_CMP
(define-fun |rvfi_testbench#86| ((state |rvfi_testbench_s|)) (_ BitVec 3) (ite (|rvfi_testbench#73| state) (concat #b00 (|rvfi_testbench#81| state)) (ite (|rvfi_testbench#59| state) #b010 (ite (|rvfi_testbench#60| state) #b011 (ite (|rvfi_testbench#85| state) #b100 (ite (|rvfi_testbench#84| state) #b000 (ite (|rvfi_testbench#83| state) #b101 (|rvfi_testbench#80| state)))))))) ; \wrapper.uut.sign_ext.imm_sel
(define-fun |rvfi_testbench#87| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#86| state) #b101)) ; $flatten\wrapper.\uut.\sign_ext.$procmux$328_CMP
(define-fun |rvfi_testbench#88| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#86| state) #b100)) ; $flatten\wrapper.\uut.\sign_ext.$procmux$329_CMP
(define-fun |rvfi_testbench#89| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#86| state) #b011)) ; $flatten\wrapper.\uut.\sign_ext.$procmux$330_CMP
(define-fun |rvfi_testbench#90| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#86| state) #b010)) ; $flatten\wrapper.\uut.\sign_ext.$procmux$331_CMP
(define-fun |rvfi_testbench#91| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#86| state) #b001)) ; $flatten\wrapper.\uut.\sign_ext.$procmux$332_CMP
(define-fun |rvfi_testbench#92| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 0 0) (|rvfi_testbench#86| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#86| state)) #b1) (= ((_ extract 2 2) (|rvfi_testbench#86| state)) #b1)))) ; $flatten\wrapper.\uut.\sign_ext.$procmux$333_CMP
(define-fun |rvfi_testbench#93| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (|rvfi_testbench#92| state) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) ((_ extract 31 20) (|rvfi_testbench#5| state)))))))))))))))))))))) (ite (|rvfi_testbench#91| state) (concat #b000000000000000000000000000 ((_ extract 24 20) (|rvfi_testbench#5| state))) (ite (|rvfi_testbench#90| state) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 25) (|rvfi_testbench#5| state)) ((_ extract 11 7) (|rvfi_testbench#5| state))))))))))))))))))))))) (ite (|rvfi_testbench#89| state) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 7 7) (|rvfi_testbench#5| state)) (concat ((_ extract 30 25) (|rvfi_testbench#5| state)) (concat ((_ extract 11 8) (|rvfi_testbench#5| state)) #b0))))))))))))))))))))))) (ite (|rvfi_testbench#88| state) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 31 31) (|rvfi_testbench#5| state)) (concat ((_ extract 19 12) (|rvfi_testbench#5| state)) (concat ((_ extract 20 20) (|rvfi_testbench#5| state)) (concat ((_ extract 30 21) (|rvfi_testbench#5| state)) #b0))))))))))))))) (ite (|rvfi_testbench#87| state) (concat ((_ extract 31 12) (|rvfi_testbench#5| state)) #b000000000000) (|rvfi_testbench#79| state)))))))) ; \wrapper.uut.alu_in_mux_2.in_2
(define-fun |rvfi_testbench#94| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 20 20) (|rvfi_testbench#5| state)) #b1) (= ((_ extract 21 21) (|rvfi_testbench#5| state)) #b1) (= ((_ extract 22 22) (|rvfi_testbench#5| state)) #b1) (= ((_ extract 23 23) (|rvfi_testbench#5| state)) #b1) (= ((_ extract 24 24) (|rvfi_testbench#5| state)) #b1)))) ; $flatten\wrapper.\uut.\reg_file.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46$105_Y
(define-fun |rvfi_testbench#95| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (|rvfi_testbench#94| state) #b00000000000000000000000000000000 (|rvfi_testbench#6| state))) ; \checker_inst.rvfi_rs2_rdata
; yosys-smt2-anyseq rvfi_testbench#96 1 $auto$setundef.cc:501:execute$903
(declare-fun |rvfi_testbench#96| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$904
(define-fun |rvfi_testbench#97| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#59| state) (|rvfi_testbench#70| state) (|rvfi_testbench#69| state) (|rvfi_testbench#71| state) (|rvfi_testbench#73| state))) ; $auto$opt_reduce.cc:134:opt_mux$831
(define-fun |rvfi_testbench#98| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#60| state) (|rvfi_testbench#72| state))) ; $auto$opt_reduce.cc:134:opt_mux$833
(define-fun |rvfi_testbench#99| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#98| state) #b0 (ite (|rvfi_testbench#97| state) #b1 (|rvfi_testbench#96| state)))) ; \wrapper.uut.alu_in_mux_2.sel
(define-fun |rvfi_testbench#100| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot (|rvfi_testbench#99| state))) ; $flatten\wrapper.\uut.\alu_in_mux_2.$procmux$341_CMP
(define-fun |rvfi_testbench#101| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|rvfi_testbench#100| state)) #b1) (|rvfi_testbench#95| state) (ite (= ((_ extract 0 0) (|rvfi_testbench#99| state)) #b1) (|rvfi_testbench#93| state) (|rvfi_testbench#78| state)))) ; \wrapper.uut.alu.in_2
(define-fun |rvfi_testbench#102| ((state |rvfi_testbench_s|)) (_ BitVec 32) (bvand (|rvfi_testbench#77| state) (|rvfi_testbench#101| state))) ; $flatten\wrapper.\uut.\alu.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:103$254_Y
(define-fun |rvfi_testbench#103| ((state |rvfi_testbench_s|)) (_ BitVec 32) (bvor (|rvfi_testbench#77| state) (|rvfi_testbench#101| state))) ; $flatten\wrapper.\uut.\alu.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:97$253_Y
(define-fun |rvfi_testbench#104| ((state |rvfi_testbench_s|)) (_ BitVec 32) (bvashr (|rvfi_testbench#77| state) (concat #b000000000000000000000000000 ((_ extract 4 0) (|rvfi_testbench#101| state))))) ; $flatten\wrapper.\uut.\alu.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:91$252_Y
(define-fun |rvfi_testbench#105| ((state |rvfi_testbench_s|)) (_ BitVec 32) (bvlshr (|rvfi_testbench#77| state) (concat #b000000000000000000000000000 ((_ extract 4 0) (|rvfi_testbench#101| state))))) ; $flatten\wrapper.\uut.\alu.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:85$251_Y
(define-fun |rvfi_testbench#106| ((state |rvfi_testbench_s|)) (_ BitVec 32) (bvxor (|rvfi_testbench#77| state) (|rvfi_testbench#101| state))) ; $flatten\wrapper.\uut.\alu.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:79$250_Y
(define-fun |rvfi_testbench#107| ((state |rvfi_testbench_s|)) Bool (bvult (|rvfi_testbench#77| state) (|rvfi_testbench#101| state))) ; $auto$wreduce.cc:454:run$871 [0]
(define-fun |rvfi_testbench#108| ((state |rvfi_testbench_s|)) Bool (bvslt (|rvfi_testbench#77| state) (|rvfi_testbench#101| state))) ; $auto$wreduce.cc:454:run$870 [0]
(define-fun |rvfi_testbench#109| ((state |rvfi_testbench_s|)) (_ BitVec 32) (bvshl (|rvfi_testbench#77| state) (concat #b000000000000000000000000000 ((_ extract 4 0) (|rvfi_testbench#101| state))))) ; $flatten\wrapper.\uut.\alu.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:61$247_Y
(define-fun |rvfi_testbench#110| ((state |rvfi_testbench_s|)) (_ BitVec 32) (bvsub (|rvfi_testbench#77| state) (|rvfi_testbench#101| state))) ; $flatten\wrapper.\uut.\alu.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:55$245_Y
(define-fun |rvfi_testbench#111| ((state |rvfi_testbench_s|)) (_ BitVec 32) (bvadd (|rvfi_testbench#77| state) (|rvfi_testbench#101| state))) ; $flatten\wrapper.\uut.\alu.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:49$244_Y
; yosys-smt2-anyseq rvfi_testbench#112 4 $auto$setundef.cc:501:execute$895
(declare-fun |rvfi_testbench#112| (|rvfi_testbench_s|) (_ BitVec 4)) ; $auto$rtlil.cc:3097:Anyseq$896
(define-fun |rvfi_testbench#113| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand ((_ extract 14 14) (|rvfi_testbench#5| state)) (|rvfi_testbench#30| state))) ; $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$216_Y
(define-fun |rvfi_testbench#114| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (|rvfi_testbench#113| state) ((_ extract 12 12) (|rvfi_testbench#5| state)))) ; $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$217_Y
(define-fun |rvfi_testbench#115| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvand (|rvfi_testbench#114| state) ((_ extract 30 30) (|rvfi_testbench#5| state)))) ; $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$218_Y
(define-fun |rvfi_testbench#116| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#59| state) (|rvfi_testbench#70| state) (|rvfi_testbench#69| state) (|rvfi_testbench#71| state))) ; $auto$opt_reduce.cc:134:opt_mux$819
(define-fun |rvfi_testbench#117| ((state |rvfi_testbench_s|)) (_ BitVec 4) (ite (|rvfi_testbench#73| state) (concat (|rvfi_testbench#115| state) ((_ extract 14 12) (|rvfi_testbench#5| state))) (ite (|rvfi_testbench#72| state) (concat ((_ extract 30 30) (|rvfi_testbench#5| state)) ((_ extract 14 12) (|rvfi_testbench#5| state))) (ite (|rvfi_testbench#60| state) (concat (|rvfi_testbench#13| state) (concat #b0 ((_ extract 14 13) (|rvfi_testbench#5| state)))) (ite (|rvfi_testbench#116| state) #b0000 (|rvfi_testbench#112| state)))))) ; \wrapper.uut.alu.alu_ctrl
(define-fun |rvfi_testbench#118| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#117| state) #b0111)) ; $flatten\wrapper.\uut.\alu.$procmux$361_CMP
(define-fun |rvfi_testbench#119| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#117| state) #b0110)) ; $flatten\wrapper.\uut.\alu.$procmux$362_CMP
(define-fun |rvfi_testbench#120| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#117| state) #b1101)) ; $flatten\wrapper.\uut.\alu.$procmux$363_CMP
(define-fun |rvfi_testbench#121| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#117| state) #b0101)) ; $flatten\wrapper.\uut.\alu.$procmux$364_CMP
(define-fun |rvfi_testbench#122| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#117| state) #b0100)) ; $flatten\wrapper.\uut.\alu.$procmux$365_CMP
(define-fun |rvfi_testbench#123| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#117| state) #b0011)) ; $flatten\wrapper.\uut.\alu.$procmux$356_CMP
(define-fun |rvfi_testbench#124| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#117| state) #b0010)) ; $flatten\wrapper.\uut.\alu.$procmux$357_CMP
(define-fun |rvfi_testbench#125| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#117| state) #b0001)) ; $flatten\wrapper.\uut.\alu.$procmux$368_CMP
(define-fun |rvfi_testbench#126| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#117| state) #b1000)) ; $flatten\wrapper.\uut.\alu.$procmux$358_CMP
(define-fun |rvfi_testbench#127| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 0 0) (|rvfi_testbench#117| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#117| state)) #b1) (= ((_ extract 2 2) (|rvfi_testbench#117| state)) #b1) (= ((_ extract 3 3) (|rvfi_testbench#117| state)) #b1)))) ; $flatten\wrapper.\uut.\alu.$procmux$370_CMP
(define-fun |rvfi_testbench#128| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (|rvfi_testbench#127| state) (|rvfi_testbench#111| state) (ite (|rvfi_testbench#126| state) (|rvfi_testbench#110| state) (ite (|rvfi_testbench#125| state) (|rvfi_testbench#109| state) (ite (|rvfi_testbench#124| state) (concat #b0000000000000000000000000000000 (ite (|rvfi_testbench#108| state) #b1 #b0)) (ite (|rvfi_testbench#123| state) (concat #b0000000000000000000000000000000 (ite (|rvfi_testbench#107| state) #b1 #b0)) (ite (|rvfi_testbench#122| state) (|rvfi_testbench#106| state) (ite (|rvfi_testbench#121| state) (|rvfi_testbench#105| state) (ite (|rvfi_testbench#120| state) (|rvfi_testbench#104| state) (ite (|rvfi_testbench#119| state) (|rvfi_testbench#103| state) (ite (|rvfi_testbench#118| state) (|rvfi_testbench#102| state) (|rvfi_testbench#1| state)))))))))))) ; \wrapper.uut.pc_next_mux.in_3
(define-fun |rvfi_testbench#129| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 1 0) (|rvfi_testbench#128| state)) #b11)) ; $flatten\wrapper.\uut.$procmux$507_CMP
(define-fun |rvfi_testbench#130| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 1 0) (|rvfi_testbench#128| state)) #b10)) ; $flatten\wrapper.\uut.$procmux$508_CMP
(define-fun |rvfi_testbench#131| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 1 0) (|rvfi_testbench#128| state)) #b01)) ; $flatten\wrapper.\uut.$procmux$509_CMP
(define-fun |rvfi_testbench#132| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 0 0) (|rvfi_testbench#128| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#128| state)) #b1)))) ; $flatten\wrapper.\uut.$procmux$510_CMP
(define-fun |rvfi_testbench#133| ((state |rvfi_testbench_s|)) (_ BitVec 4) (ite (|rvfi_testbench#132| state) #b0001 (ite (|rvfi_testbench#131| state) #b0010 (ite (|rvfi_testbench#130| state) #b0100 (ite (|rvfi_testbench#129| state) #b1000 (|rvfi_testbench#0| state)))))) ; $flatten\wrapper.\uut.$4\wr_en[3:0]
(define-fun |rvfi_testbench#134| ((state |rvfi_testbench_s|)) (_ BitVec 4) (ite (= ((_ extract 1 1) (|rvfi_testbench#128| state)) #b1) #b1100 #b0011)) ; $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335$225_Y
(define-fun |rvfi_testbench#135| ((state |rvfi_testbench_s|)) (_ BitVec 4) (ite (= ((_ extract 0 0) (|rvfi_testbench#128| state)) #b1) #b0000 (|rvfi_testbench#134| state))) ; $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335$226_Y
(define-fun |rvfi_testbench#136| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 14 12) (|rvfi_testbench#5| state)) #b001)) ; $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$200_Y
(define-fun |rvfi_testbench#137| ((state |rvfi_testbench_s|)) (_ BitVec 4) (ite (|rvfi_testbench#136| state) (|rvfi_testbench#135| state) (|rvfi_testbench#133| state))) ; $flatten\wrapper.\uut.$3\wr_en[3:0]
(define-fun |rvfi_testbench#138| ((state |rvfi_testbench_s|)) Bool (or  (= ((_ extract 0 0) (|rvfi_testbench#128| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#128| state)) #b1))) ; $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$198_Y
(define-fun |rvfi_testbench#139| ((state |rvfi_testbench_s|)) (_ BitVec 4) (ite (|rvfi_testbench#138| state) #b0000 #b1111)) ; $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:333$221_Y
(define-fun |rvfi_testbench#140| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 14 12) (|rvfi_testbench#5| state)) #b010)) ; $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289$197_Y
(define-fun |rvfi_testbench#141| ((state |rvfi_testbench_s|)) (_ BitVec 4) (ite (|rvfi_testbench#140| state) (|rvfi_testbench#139| state) (|rvfi_testbench#137| state))) ; $flatten\wrapper.\uut.$2\wr_en[3:0]
(define-fun |rvfi_testbench#142| ((state |rvfi_testbench_s|)) (_ BitVec 4) (ite (|rvfi_testbench#59| state) (|rvfi_testbench#141| state) #b0000)) ; \wrapper.wr_en
; yosys-smt2-wire wrapper.wr_en 4
(define-fun |rvfi_testbench_n wrapper.wr_en| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#142| state))
; yosys-smt2-anyseq rvfi_testbench#143 8 $auto$setundef.cc:501:execute$939
(declare-fun |rvfi_testbench#143| (|rvfi_testbench_s|) (_ BitVec 8)) ; $auto$rtlil.cc:3097:Anyseq$940
(define-fun |rvfi_testbench#144| ((state |rvfi_testbench_s|)) (_ BitVec 5) (ite (|rvfi_testbench#59| state) (concat ((_ extract 14 12) (|rvfi_testbench#5| state)) ((_ extract 1 0) (|rvfi_testbench#128| state))) #b01000)) ; \wrapper.uut.s_ext.s_ctrl
(define-fun |rvfi_testbench#145| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 0 0) (|rvfi_testbench#144| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#144| state)) #b1) (= ((_ extract 2 2) (|rvfi_testbench#144| state)) #b1) (= ((_ extract 3 3) (|rvfi_testbench#144| state)) #b1) (= ((_ extract 4 4) (|rvfi_testbench#144| state)) #b1)))) ; $flatten\wrapper.\uut.\s_ext.$procmux$268_CMP
(define-fun |rvfi_testbench#146| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#144| state) #b00100)) ; $flatten\wrapper.\uut.\s_ext.$procmux$264_CMP
(define-fun |rvfi_testbench#147| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#144| state) #b01000)) ; $flatten\wrapper.\uut.\s_ext.$procmux$262_CMP
(define-fun |rvfi_testbench#148| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#145| state) (|rvfi_testbench#146| state) (|rvfi_testbench#147| state))) ; $auto$opt_reduce.cc:134:opt_mux$863
(define-fun |rvfi_testbench#149| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#144| state) #b00001)) ; $flatten\wrapper.\uut.\s_ext.$procmux$267_CMP
(define-fun |rvfi_testbench#150| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#144| state) #b00010)) ; $flatten\wrapper.\uut.\s_ext.$procmux$266_CMP
(define-fun |rvfi_testbench#151| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#144| state) #b00011)) ; $flatten\wrapper.\uut.\s_ext.$procmux$265_CMP
(define-fun |rvfi_testbench#152| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#144| state) #b00110)) ; $flatten\wrapper.\uut.\s_ext.$procmux$263_CMP
(define-fun |rvfi_testbench#153| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#149| state) (|rvfi_testbench#150| state) (|rvfi_testbench#151| state) (|rvfi_testbench#152| state))) ; $auto$opt_reduce.cc:134:opt_mux$865
(define-fun |rvfi_testbench#154| ((state |rvfi_testbench_s|)) (_ BitVec 8) (ite (|rvfi_testbench#153| state) #b00000000 (ite (|rvfi_testbench#148| state) ((_ extract 7 0) (|rvfi_testbench#95| state)) (|rvfi_testbench#143| state)))) ; \wrapper.wr_data [7:0]
; yosys-smt2-anyseq rvfi_testbench#155 8 $auto$setundef.cc:501:execute$935
(declare-fun |rvfi_testbench#155| (|rvfi_testbench_s|) (_ BitVec 8)) ; $auto$rtlil.cc:3097:Anyseq$936
(define-fun |rvfi_testbench#156| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#146| state) (|rvfi_testbench#147| state))) ; $auto$opt_reduce.cc:134:opt_mux$855
(define-fun |rvfi_testbench#157| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#145| state) (|rvfi_testbench#150| state) (|rvfi_testbench#151| state) (|rvfi_testbench#152| state))) ; $auto$opt_reduce.cc:134:opt_mux$857
(define-fun |rvfi_testbench#158| ((state |rvfi_testbench_s|)) (_ BitVec 8) (ite (|rvfi_testbench#149| state) ((_ extract 7 0) (|rvfi_testbench#95| state)) (ite (|rvfi_testbench#157| state) #b00000000 (ite (|rvfi_testbench#156| state) ((_ extract 15 8) (|rvfi_testbench#95| state)) (|rvfi_testbench#155| state))))) ; \wrapper.wr_data [15:8]
; yosys-smt2-anyseq rvfi_testbench#159 8 $auto$setundef.cc:501:execute$937
(declare-fun |rvfi_testbench#159| (|rvfi_testbench_s|) (_ BitVec 8)) ; $auto$rtlil.cc:3097:Anyseq$938
(define-fun |rvfi_testbench#160| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#150| state) (|rvfi_testbench#152| state))) ; $auto$opt_reduce.cc:134:opt_mux$859
(define-fun |rvfi_testbench#161| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#145| state) (|rvfi_testbench#149| state) (|rvfi_testbench#151| state) (|rvfi_testbench#146| state))) ; $auto$opt_reduce.cc:134:opt_mux$861
(define-fun |rvfi_testbench#162| ((state |rvfi_testbench_s|)) (_ BitVec 8) (ite (|rvfi_testbench#161| state) #b00000000 (ite (|rvfi_testbench#160| state) ((_ extract 7 0) (|rvfi_testbench#95| state)) (ite (|rvfi_testbench#147| state) ((_ extract 23 16) (|rvfi_testbench#95| state)) (|rvfi_testbench#159| state))))) ; \wrapper.wr_data [23:16]
; yosys-smt2-anyseq rvfi_testbench#163 8 $auto$setundef.cc:501:execute$933
(declare-fun |rvfi_testbench#163| (|rvfi_testbench_s|) (_ BitVec 8)) ; $auto$rtlil.cc:3097:Anyseq$934
(define-fun |rvfi_testbench#164| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#145| state) (|rvfi_testbench#149| state) (|rvfi_testbench#150| state) (|rvfi_testbench#146| state))) ; $auto$opt_reduce.cc:134:opt_mux$853
(define-fun |rvfi_testbench#165| ((state |rvfi_testbench_s|)) (_ BitVec 8) (ite (|rvfi_testbench#151| state) ((_ extract 7 0) (|rvfi_testbench#95| state)) (ite (|rvfi_testbench#164| state) #b00000000 (ite (|rvfi_testbench#152| state) ((_ extract 15 8) (|rvfi_testbench#95| state)) (ite (|rvfi_testbench#147| state) ((_ extract 31 24) (|rvfi_testbench#95| state)) (|rvfi_testbench#163| state)))))) ; \wrapper.wr_data [31:24]
; yosys-smt2-wire wrapper.wr_data 32
(define-fun |rvfi_testbench_n wrapper.wr_data| ((state |rvfi_testbench_s|)) (_ BitVec 32) (concat (|rvfi_testbench#165| state) (concat (|rvfi_testbench#162| state) (concat (|rvfi_testbench#158| state) (|rvfi_testbench#154| state)))))
; yosys-smt2-wire wrapper.uut.wr_en 4
(define-fun |rvfi_testbench_n wrapper.uut.wr_en| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#142| state))
; yosys-smt2-wire wrapper.uut.wr_data 32
(define-fun |rvfi_testbench_n wrapper.uut.wr_data| ((state |rvfi_testbench_s|)) (_ BitVec 32) (concat (|rvfi_testbench#165| state) (concat (|rvfi_testbench#162| state) (concat (|rvfi_testbench#158| state) (|rvfi_testbench#154| state)))))
(define-fun |rvfi_testbench#166| ((state |rvfi_testbench_s|)) (_ BitVec 32) (bvadd (|rvfi_testbench#3| state) (|rvfi_testbench#93| state))) ; \wrapper.uut.pc_next_mux.in_2
; yosys-smt2-wire wrapper.uut.target 32
(define-fun |rvfi_testbench_n wrapper.uut.target| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#166| state))
; yosys-smt2-wire wrapper.uut.store_check 1
(define-fun |rvfi_testbench_n wrapper.uut.store_check| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#33| state)) #b1))
; yosys-smt2-wire wrapper.uut.src_data_2 32
(define-fun |rvfi_testbench_n wrapper.uut.src_data_2| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#95| state))
; yosys-smt2-wire wrapper.uut.src_data_1 32
(define-fun |rvfi_testbench_n wrapper.uut.src_data_1| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#67| state))
; yosys-smt2-wire wrapper.uut.src_2_sel 1
(define-fun |rvfi_testbench_n wrapper.uut.src_2_sel| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#99| state)) #b1))
; yosys-smt2-wire wrapper.uut.src_1_sel 1
(define-fun |rvfi_testbench_n wrapper.uut.src_1_sel| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#75| state)) #b1))
; yosys-smt2-wire wrapper.uut.sign_ext.instr 32
(define-fun |rvfi_testbench_n wrapper.uut.sign_ext.instr| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#5| state))
; yosys-smt2-wire wrapper.uut.sign_ext.imm_sel 3
(define-fun |rvfi_testbench_n wrapper.uut.sign_ext.imm_sel| ((state |rvfi_testbench_s|)) (_ BitVec 3) (|rvfi_testbench#86| state))
; yosys-smt2-wire wrapper.uut.sign_ext.imm_ext 32
(define-fun |rvfi_testbench_n wrapper.uut.sign_ext.imm_ext| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#93| state))
; yosys-smt2-wire wrapper.uut.s_ext.s_ctrl 5
(define-fun |rvfi_testbench_n wrapper.uut.s_ext.s_ctrl| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#144| state))
; yosys-smt2-wire wrapper.uut.s_ext.data_out 32
(define-fun |rvfi_testbench_n wrapper.uut.s_ext.data_out| ((state |rvfi_testbench_s|)) (_ BitVec 32) (concat (|rvfi_testbench#165| state) (concat (|rvfi_testbench#162| state) (concat (|rvfi_testbench#158| state) (|rvfi_testbench#154| state)))))
; yosys-smt2-wire wrapper.uut.s_ext.data_in 32
(define-fun |rvfi_testbench_n wrapper.uut.s_ext.data_in| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#95| state))
; yosys-smt2-wire wrapper.uut.s_ctrl 5
(define-fun |rvfi_testbench_n wrapper.uut.s_ctrl| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#144| state))
(define-fun |rvfi_testbench#167| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot (|rvfi_testbench#9| state))) ; \checker_inst.rvfi_valid
; yosys-smt2-wire wrapper.uut.rvfi_valid 1
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_valid| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#167| state)) #b1))
(define-fun |rvfi_testbench#168| ((state |rvfi_testbench_s|)) Bool (or  (= ((_ extract 0 0) (|rvfi_testbench#166| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#166| state)) #b1))) ; $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408$240_Y
; yosys-smt2-anyseq rvfi_testbench#169 32 $auto$setundef.cc:501:execute$921
(declare-fun |rvfi_testbench#169| (|rvfi_testbench_s|) (_ BitVec 32)) ; $auto$rtlil.cc:3097:Anyseq$922
(define-fun |rvfi_testbench#170| ((state |rvfi_testbench_s|)) (_ BitVec 32) (bvadd (|rvfi_testbench#3| state) #b00000000000000000000000000000100)) ; \wrapper.uut.pc_next_mux.in_1
(define-fun |rvfi_testbench#171| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot ((_ extract 1 1) (|rvfi_testbench#128| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:414$241_Y
(define-fun |rvfi_testbench#172| ((state |rvfi_testbench_s|)) (_ BitVec 2) (bvnot ((_ extract 1 0) (|rvfi_testbench#166| state)))) ; $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$236_Y
(define-fun |rvfi_testbench#173| ((state |rvfi_testbench_s|)) Bool (and  (= ((_ extract 0 0) (|rvfi_testbench#172| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#172| state)) #b1))) ; $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$237_Y
; yosys-smt2-anyseq rvfi_testbench#174 1 $auto$setundef.cc:501:execute$911
(declare-fun |rvfi_testbench#174| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$912
(define-fun |rvfi_testbench#175| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 0 0) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 2 2) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 3 3) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 4 4) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 5 5) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 6 6) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 7 7) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 8 8) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 9 9) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 10 10) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 11 11) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 12 12) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 13 13) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 14 14) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 15 15) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 16 16) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 17 17) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 18 18) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 19 19) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 20 20) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 21 21) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 22 22) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 23 23) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 24 24) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 25 25) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 26 26) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 27 27) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 28 28) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 29 29) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 30 30) (|rvfi_testbench#110| state)) #b1) (= ((_ extract 31 31) (|rvfi_testbench#110| state)) #b1)))) ; $flatten\wrapper.\uut.\alu.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:56$246_Y
(define-fun |rvfi_testbench#176| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#126| state) (ite (|rvfi_testbench#175| state) #b1 #b0) (ite (|rvfi_testbench#124| state) (ite (|rvfi_testbench#108| state) #b1 #b0) (ite (|rvfi_testbench#123| state) (ite (|rvfi_testbench#107| state) #b1 #b0) (|rvfi_testbench#174| state))))) ; \wrapper.uut.b_flag
(define-fun |rvfi_testbench#177| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvxor ((_ extract 12 12) (|rvfi_testbench#5| state)) (|rvfi_testbench#176| state))) ; $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:386$233_Y
(define-fun |rvfi_testbench#178| ((state |rvfi_testbench_s|)) (_ BitVec 2) (ite (|rvfi_testbench#60| state) (concat #b0 (|rvfi_testbench#177| state)) (ite (|rvfi_testbench#85| state) (concat #b0 (ite (|rvfi_testbench#173| state) #b1 #b0)) (ite (|rvfi_testbench#71| state) (concat (|rvfi_testbench#171| state) (|rvfi_testbench#171| state)) #b00)))) ; \wrapper.uut.pc_next_mux.sel
(define-fun |rvfi_testbench#179| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#178| state) #b11)) ; $flatten\wrapper.\uut.\pc_next_mux.$procmux$335_CMP
(define-fun |rvfi_testbench#180| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#178| state) #b10)) ; $flatten\wrapper.\uut.\pc_next_mux.$procmux$336_CMP
(define-fun |rvfi_testbench#181| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#178| state) #b01)) ; $flatten\wrapper.\uut.\pc_next_mux.$procmux$337_CMP
(define-fun |rvfi_testbench#182| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 0 0) (|rvfi_testbench#178| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#178| state)) #b1)))) ; $flatten\wrapper.\uut.\pc_next_mux.$procmux$338_CMP
(define-fun |rvfi_testbench#183| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (|rvfi_testbench#182| state) (|rvfi_testbench#170| state) (ite (|rvfi_testbench#181| state) (|rvfi_testbench#166| state) (ite (|rvfi_testbench#180| state) (|rvfi_testbench#128| state) (ite (|rvfi_testbench#179| state) (concat ((_ extract 31 1) (|rvfi_testbench#128| state)) #b0) (|rvfi_testbench#169| state)))))) ; \wrapper.uut.pc_dff.data
(define-fun |rvfi_testbench#184| ((state |rvfi_testbench_s|)) Bool (or  (= ((_ extract 0 0) (|rvfi_testbench#183| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#183| state)) #b1))) ; $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:393$235_Y
(define-fun |rvfi_testbench#185| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|rvfi_testbench#128| state)) #b1) #b1 #b0)) ; $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:309$212_Y
(define-fun |rvfi_testbench#186| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#136| state) (|rvfi_testbench#185| state) #b0)) ; $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
(define-fun |rvfi_testbench#187| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#138| state) #b1 #b0)) ; $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:307$207_Y
(define-fun |rvfi_testbench#188| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#140| state) (|rvfi_testbench#187| state) (|rvfi_testbench#186| state))) ; $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
(define-fun |rvfi_testbench#189| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 14 12) (|rvfi_testbench#5| state)) #b101)) ; $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$201_Y
(define-fun |rvfi_testbench#190| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#136| state) false  (|rvfi_testbench#189| state) false)) ; $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$202_Y
(define-fun |rvfi_testbench#191| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#190| state) (|rvfi_testbench#185| state) #b0)) ; $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
(define-fun |rvfi_testbench#192| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#140| state) (|rvfi_testbench#187| state) (|rvfi_testbench#191| state))) ; $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
(define-fun |rvfi_testbench#193| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#69| state) (|rvfi_testbench#82| state) (|rvfi_testbench#72| state) (|rvfi_testbench#73| state))) ; $auto$opt_reduce.cc:134:opt_mux$817
(define-fun |rvfi_testbench#194| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#70| state) (|rvfi_testbench#192| state) (ite (|rvfi_testbench#59| state) (|rvfi_testbench#188| state) (ite (|rvfi_testbench#60| state) (ite (|rvfi_testbench#184| state) #b1 #b0) (ite (|rvfi_testbench#85| state) (ite (|rvfi_testbench#168| state) #b1 #b0) (ite (|rvfi_testbench#71| state) ((_ extract 1 1) (|rvfi_testbench#128| state)) (ite (|rvfi_testbench#193| state) #b0 #b1))))))) ; \checker_inst.rvfi_trap
; yosys-smt2-wire wrapper.uut.rvfi_trap 1
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_trap| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#194| state)) #b1))
; yosys-smt2-wire wrapper.uut.rvfi_rs2_rdata 32
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_rs2_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#95| state))
; yosys-smt2-wire wrapper.uut.rvfi_rs2_addr 5
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_rs2_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 24 20) (|rvfi_testbench#5| state)))
; yosys-smt2-wire wrapper.uut.rvfi_rs1_rdata 32
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_rs1_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#67| state))
; yosys-smt2-wire wrapper.uut.rvfi_rs1_addr 5
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_rs1_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 19 15) (|rvfi_testbench#5| state)))
; yosys-smt2-anyseq rvfi_testbench#195 32 $auto$setundef.cc:501:execute$931
(declare-fun |rvfi_testbench#195| (|rvfi_testbench_s|) (_ BitVec 32)) ; $auto$rtlil.cc:3097:Anyseq$932
; yosys-smt2-anyseq rvfi_testbench#196 32 $auto$setundef.cc:501:execute$919
(declare-fun |rvfi_testbench#196| (|rvfi_testbench_s|) (_ BitVec 32)) ; $auto$rtlil.cc:3097:Anyseq$920
; yosys-smt2-anyseq rvfi_testbench#197 32 rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0 rd_data
(declare-fun |rvfi_testbench#197| (|rvfi_testbench_s|) (_ BitVec 32)) ; \wrapper.uut.ld_ext.data_in
; yosys-smt2-anyseq rvfi_testbench#198 5 $auto$setundef.cc:501:execute$897
(declare-fun |rvfi_testbench#198| (|rvfi_testbench_s|) (_ BitVec 5)) ; $auto$rtlil.cc:3097:Anyseq$898
(define-fun |rvfi_testbench#199| ((state |rvfi_testbench_s|)) (_ BitVec 5) (ite (|rvfi_testbench#70| state) (concat ((_ extract 14 12) (|rvfi_testbench#5| state)) ((_ extract 1 0) (|rvfi_testbench#128| state))) (|rvfi_testbench#198| state))) ; \wrapper.uut.ld_ctrl
(define-fun |rvfi_testbench#200| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b10110)) ; $flatten\wrapper.\uut.$procmux$751_CMP
(define-fun |rvfi_testbench#201| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b10100)) ; $flatten\wrapper.\uut.$procmux$752_CMP
(define-fun |rvfi_testbench#202| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b10011)) ; $flatten\wrapper.\uut.$procmux$753_CMP
(define-fun |rvfi_testbench#203| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b10010)) ; $flatten\wrapper.\uut.$procmux$754_CMP
(define-fun |rvfi_testbench#204| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b10001)) ; $flatten\wrapper.\uut.$procmux$755_CMP
(define-fun |rvfi_testbench#205| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b10000)) ; $flatten\wrapper.\uut.$procmux$756_CMP
(define-fun |rvfi_testbench#206| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b01000)) ; $flatten\wrapper.\uut.$procmux$757_CMP
(define-fun |rvfi_testbench#207| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b00110)) ; $flatten\wrapper.\uut.$procmux$758_CMP
(define-fun |rvfi_testbench#208| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b00100)) ; $flatten\wrapper.\uut.$procmux$759_CMP
(define-fun |rvfi_testbench#209| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b00011)) ; $flatten\wrapper.\uut.$procmux$760_CMP
(define-fun |rvfi_testbench#210| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b00010)) ; $flatten\wrapper.\uut.$procmux$761_CMP
(define-fun |rvfi_testbench#211| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#199| state) #b00001)) ; $flatten\wrapper.\uut.$procmux$762_CMP
(define-fun |rvfi_testbench#212| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 0 0) (|rvfi_testbench#199| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#199| state)) #b1) (= ((_ extract 2 2) (|rvfi_testbench#199| state)) #b1) (= ((_ extract 3 3) (|rvfi_testbench#199| state)) #b1) (= ((_ extract 4 4) (|rvfi_testbench#199| state)) #b1)))) ; $flatten\wrapper.\uut.$procmux$763_CMP
(define-fun |rvfi_testbench#213| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (|rvfi_testbench#212| state) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) (concat ((_ extract 7 7) (|rvfi_testbench#197| state)) ((_ extract 7 0) (|rvfi_testbench#197| state)))))))))))))))))))))))))) (ite (|rvfi_testbench#211| state) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) ((_ extract 15 8) (|rvfi_testbench#197| state)))))))))))))))))))))))))) (ite (|rvfi_testbench#210| state) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) (concat ((_ extract 23 23) (|rvfi_testbench#197| state)) ((_ extract 23 16) (|rvfi_testbench#197| state)))))))))))))))))))))))))) (ite (|rvfi_testbench#209| state) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) ((_ extract 31 24) (|rvfi_testbench#197| state)))))))))))))))))))))))))) (ite (|rvfi_testbench#208| state) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) (concat ((_ extract 15 15) (|rvfi_testbench#197| state)) ((_ extract 15 0) (|rvfi_testbench#197| state)))))))))))))))))) (ite (|rvfi_testbench#207| state) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) (concat ((_ extract 31 31) (|rvfi_testbench#197| state)) ((_ extract 31 16) (|rvfi_testbench#197| state)))))))))))))))))) (ite (|rvfi_testbench#206| state) (|rvfi_testbench#197| state) (ite (|rvfi_testbench#205| state) (concat #b000000000000000000000000 ((_ extract 7 0) (|rvfi_testbench#197| state))) (ite (|rvfi_testbench#204| state) (concat #b000000000000000000000000 ((_ extract 15 8) (|rvfi_testbench#197| state))) (ite (|rvfi_testbench#203| state) (concat #b000000000000000000000000 ((_ extract 23 16) (|rvfi_testbench#197| state))) (ite (|rvfi_testbench#202| state) (concat #b000000000000000000000000 ((_ extract 31 24) (|rvfi_testbench#197| state))) (ite (|rvfi_testbench#201| state) (concat #b0000000000000000 ((_ extract 15 0) (|rvfi_testbench#197| state))) (ite (|rvfi_testbench#200| state) (concat #b0000000000000000 ((_ extract 31 16) (|rvfi_testbench#197| state))) (|rvfi_testbench#196| state))))))))))))))) ; \wrapper.uut.rf_data_mux.in_2
; yosys-smt2-anyseq rvfi_testbench#214 3 $auto$setundef.cc:501:execute$901
(declare-fun |rvfi_testbench#214| (|rvfi_testbench_s|) (_ BitVec 3)) ; $auto$rtlil.cc:3097:Anyseq$902
(define-fun |rvfi_testbench#215| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#69| state) (|rvfi_testbench#72| state) (|rvfi_testbench#73| state))) ; $auto$opt_reduce.cc:134:opt_mux$825
(define-fun |rvfi_testbench#216| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#71| state) (|rvfi_testbench#85| state))) ; $auto$opt_reduce.cc:134:opt_mux$827
(define-fun |rvfi_testbench#217| ((state |rvfi_testbench_s|)) (_ BitVec 3) (ite (|rvfi_testbench#70| state) #b001 (ite (|rvfi_testbench#60| state) #b100 (ite (|rvfi_testbench#216| state) #b010 (ite (|rvfi_testbench#82| state) #b011 (ite (|rvfi_testbench#215| state) #b000 (|rvfi_testbench#214| state))))))) ; \wrapper.uut.rf_data_mux.sel
(define-fun |rvfi_testbench#218| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#217| state) #b100)) ; $flatten\wrapper.\uut.\rf_data_mux.$procmux$344_CMP
(define-fun |rvfi_testbench#219| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#217| state) #b011)) ; $flatten\wrapper.\uut.\rf_data_mux.$procmux$345_CMP
(define-fun |rvfi_testbench#220| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#217| state) #b010)) ; $flatten\wrapper.\uut.\rf_data_mux.$procmux$346_CMP
(define-fun |rvfi_testbench#221| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#217| state) #b001)) ; $flatten\wrapper.\uut.\rf_data_mux.$procmux$347_CMP
(define-fun |rvfi_testbench#222| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 0 0) (|rvfi_testbench#217| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#217| state)) #b1) (= ((_ extract 2 2) (|rvfi_testbench#217| state)) #b1)))) ; $flatten\wrapper.\uut.\rf_data_mux.$procmux$348_CMP
(define-fun |rvfi_testbench#223| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (|rvfi_testbench#222| state) (|rvfi_testbench#128| state) (ite (|rvfi_testbench#221| state) (|rvfi_testbench#213| state) (ite (|rvfi_testbench#220| state) (|rvfi_testbench#170| state) (ite (|rvfi_testbench#219| state) (|rvfi_testbench#93| state) (ite (|rvfi_testbench#218| state) #b00000000000000000000000000000000 (|rvfi_testbench#195| state))))))) ; \wrapper.uut.reg_file.dst_data
(define-fun |rvfi_testbench#224| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 0 0) (|rvfi_testbench#64| state)) #b1) (= ((_ extract 1 1) (|rvfi_testbench#64| state)) #b1) (= ((_ extract 2 2) (|rvfi_testbench#64| state)) #b1) (= ((_ extract 3 3) (|rvfi_testbench#64| state)) #b1) (= ((_ extract 4 4) (|rvfi_testbench#64| state)) #b1)))) ; $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:58$123_Y
(define-fun |rvfi_testbench#225| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (|rvfi_testbench#224| state) #b00000000000000000000000000000000 (|rvfi_testbench#223| state))) ; \checker_inst.rvfi_rd_wdata
; yosys-smt2-wire wrapper.uut.rvfi_rd_wdata 32
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_rd_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#225| state))
; yosys-smt2-wire wrapper.uut.rvfi_rd_addr 5
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_rd_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#64| state))
; yosys-smt2-wire wrapper.uut.rvfi_pc_wdata 32
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_pc_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#183| state))
; yosys-smt2-wire wrapper.uut.rvfi_pc_rdata 32
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_pc_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#3| state))
(declare-fun |rvfi_testbench#226| (|rvfi_testbench_s|) (_ BitVec 64)) ; \wrapper.uut.instr_index
; yosys-smt2-wire wrapper.uut.rvfi_order 64
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_order| ((state |rvfi_testbench_s|)) (_ BitVec 64) (|rvfi_testbench#226| state))
; yosys-smt2-wire wrapper.uut.rvfi_mode 2
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_mode| ((state |rvfi_testbench_s|)) (_ BitVec 2) #b11)
; yosys-smt2-wire wrapper.uut.rvfi_mem_wmask 4
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_mem_wmask| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#142| state))
; yosys-smt2-wire wrapper.uut.rvfi_mem_wdata 32
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_mem_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (concat (|rvfi_testbench#165| state) (concat (|rvfi_testbench#162| state) (concat (|rvfi_testbench#158| state) (|rvfi_testbench#154| state)))))
(define-fun |rvfi_testbench#227| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#200| state) (|rvfi_testbench#207| state))) ; $auto$opt_reduce.cc:134:opt_mux$841
(define-fun |rvfi_testbench#228| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#201| state) (|rvfi_testbench#208| state))) ; $auto$opt_reduce.cc:134:opt_mux$843
(define-fun |rvfi_testbench#229| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#202| state) (|rvfi_testbench#209| state))) ; $auto$opt_reduce.cc:134:opt_mux$845
(define-fun |rvfi_testbench#230| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#203| state) (|rvfi_testbench#210| state))) ; $auto$opt_reduce.cc:134:opt_mux$847
(define-fun |rvfi_testbench#231| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#204| state) (|rvfi_testbench#211| state))) ; $auto$opt_reduce.cc:134:opt_mux$849
(define-fun |rvfi_testbench#232| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#205| state) (|rvfi_testbench#212| state))) ; $auto$opt_reduce.cc:134:opt_mux$851
(define-fun |rvfi_testbench#233| ((state |rvfi_testbench_s|)) (_ BitVec 4) (ite (|rvfi_testbench#206| state) #b1111 (ite (|rvfi_testbench#232| state) #b0001 (ite (|rvfi_testbench#231| state) #b0010 (ite (|rvfi_testbench#230| state) #b0100 (ite (|rvfi_testbench#229| state) #b1000 (ite (|rvfi_testbench#228| state) #b0011 (ite (|rvfi_testbench#227| state) #b1100 #b0000)))))))) ; \checker_inst.rvfi_mem_rmask
; yosys-smt2-wire wrapper.uut.rvfi_mem_rmask 4
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_mem_rmask| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#233| state))
; yosys-smt2-wire wrapper.uut.rvfi_mem_rdata 32
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_mem_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#197| state))
; yosys-smt2-anyseq rvfi_testbench#234 32 $auto$setundef.cc:501:execute$909
(declare-fun |rvfi_testbench#234| (|rvfi_testbench_s|) (_ BitVec 32)) ; $auto$rtlil.cc:3097:Anyseq$910
(define-fun |rvfi_testbench#235| ((state |rvfi_testbench_s|)) Bool (or  (|rvfi_testbench#59| state) (|rvfi_testbench#70| state))) ; $auto$opt_reduce.cc:134:opt_mux$829
(define-fun |rvfi_testbench#236| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#235| state) #b1 #b0)) ; \wrapper.uut.addr_align
(define-fun |rvfi_testbench#237| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot (|rvfi_testbench#236| state))) ; $flatten\wrapper.\uut.$procmux$772_CMP
(define-fun |rvfi_testbench#238| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|rvfi_testbench#237| state)) #b1) (|rvfi_testbench#128| state) (ite (= ((_ extract 0 0) (|rvfi_testbench#236| state)) #b1) (concat ((_ extract 31 2) (|rvfi_testbench#128| state)) #b00) (|rvfi_testbench#234| state)))) ; \wrapper.addr
; yosys-smt2-wire wrapper.uut.rvfi_mem_addr 32
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_mem_addr| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#238| state))
; yosys-smt2-wire wrapper.uut.rvfi_ixl 2
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_ixl| ((state |rvfi_testbench_s|)) (_ BitVec 2) #b01)
; yosys-smt2-wire wrapper.uut.rvfi_intr 1
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_intr| ((state |rvfi_testbench_s|)) Bool false)
; yosys-smt2-wire wrapper.uut.rvfi_insn 32
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_insn| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#5| state))
; yosys-smt2-wire wrapper.uut.rvfi_halt 1
(define-fun |rvfi_testbench_n wrapper.uut.rvfi_halt| ((state |rvfi_testbench_s|)) Bool false)
; yosys-smt2-wire wrapper.uut.rmask 4
(define-fun |rvfi_testbench_n wrapper.uut.rmask| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#233| state))
(define-fun |rvfi_testbench#239| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|rvfi_testbench#128| state)) #b1) #b0 #b1)) ; $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:292$204_Y
(define-fun |rvfi_testbench#240| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#190| state) (|rvfi_testbench#239| state) #b1)) ; $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
(define-fun |rvfi_testbench#241| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#138| state) #b0 #b1)) ; $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$199_Y
(define-fun |rvfi_testbench#242| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#140| state) (|rvfi_testbench#241| state) (|rvfi_testbench#240| state))) ; $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
(define-fun |rvfi_testbench#243| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#70| state) (|rvfi_testbench#242| state) (ite (|rvfi_testbench#85| state) (ite (|rvfi_testbench#173| state) #b1 #b0) (ite (|rvfi_testbench#71| state) (|rvfi_testbench#171| state) (ite (|rvfi_testbench#193| state) #b1 #b0))))) ; \wrapper.uut.reg_file.wr_en
; yosys-smt2-wire wrapper.uut.rf_wr_en 1
(define-fun |rvfi_testbench_n wrapper.uut.rf_wr_en| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#243| state)) #b1))
; yosys-smt2-wire wrapper.uut.rf_src_addr_2 5
(define-fun |rvfi_testbench_n wrapper.uut.rf_src_addr_2| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 24 20) (|rvfi_testbench#5| state)))
; yosys-smt2-wire wrapper.uut.rf_src_addr_1 5
(define-fun |rvfi_testbench_n wrapper.uut.rf_src_addr_1| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 19 15) (|rvfi_testbench#5| state)))
; yosys-smt2-wire wrapper.uut.rf_dst_data 32
(define-fun |rvfi_testbench_n wrapper.uut.rf_dst_data| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#223| state))
; yosys-smt2-wire wrapper.uut.rf_dst_addr 5
(define-fun |rvfi_testbench_n wrapper.uut.rf_dst_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#64| state))
; yosys-smt2-wire wrapper.uut.rf_data_mux.sel 3
(define-fun |rvfi_testbench_n wrapper.uut.rf_data_mux.sel| ((state |rvfi_testbench_s|)) (_ BitVec 3) (|rvfi_testbench#217| state))
; yosys-smt2-wire wrapper.uut.rf_data_mux.out 32
(define-fun |rvfi_testbench_n wrapper.uut.rf_data_mux.out| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#223| state))
; yosys-smt2-wire wrapper.uut.rf_data_mux.in_5 32
(define-fun |rvfi_testbench_n wrapper.uut.rf_data_mux.in_5| ((state |rvfi_testbench_s|)) (_ BitVec 32) #b00000000000000000000000000000000)
; yosys-smt2-wire wrapper.uut.rf_data_mux.in_4 32
(define-fun |rvfi_testbench_n wrapper.uut.rf_data_mux.in_4| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#93| state))
; yosys-smt2-wire wrapper.uut.rf_data_mux.in_3 32
(define-fun |rvfi_testbench_n wrapper.uut.rf_data_mux.in_3| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#170| state))
; yosys-smt2-wire wrapper.uut.rf_data_mux.in_2 32
(define-fun |rvfi_testbench_n wrapper.uut.rf_data_mux.in_2| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#213| state))
; yosys-smt2-wire wrapper.uut.rf_data_mux.in_1 32
(define-fun |rvfi_testbench_n wrapper.uut.rf_data_mux.in_1| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#128| state))
; yosys-smt2-wire wrapper.uut.result 32
(define-fun |rvfi_testbench_n wrapper.uut.result| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#128| state))
; yosys-smt2-wire wrapper.uut.reset 1
(define-fun |rvfi_testbench_n wrapper.uut.reset| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#9| state)) #b1))
; yosys-smt2-wire wrapper.uut.reg_file.wr_en 1
(define-fun |rvfi_testbench_n wrapper.uut.reg_file.wr_en| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#243| state)) #b1))
; yosys-smt2-wire wrapper.uut.reg_file.src_data_2 32
(define-fun |rvfi_testbench_n wrapper.uut.reg_file.src_data_2| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#95| state))
; yosys-smt2-wire wrapper.uut.reg_file.src_data_1 32
(define-fun |rvfi_testbench_n wrapper.uut.reg_file.src_data_1| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#67| state))
; yosys-smt2-wire wrapper.uut.reg_file.src_addr_2 5
(define-fun |rvfi_testbench_n wrapper.uut.reg_file.src_addr_2| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 24 20) (|rvfi_testbench#5| state)))
; yosys-smt2-wire wrapper.uut.reg_file.src_addr_1 5
(define-fun |rvfi_testbench_n wrapper.uut.reg_file.src_addr_1| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 19 15) (|rvfi_testbench#5| state)))
; yosys-smt2-wire wrapper.uut.reg_file.dst_data 32
(define-fun |rvfi_testbench_n wrapper.uut.reg_file.dst_data| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#223| state))
; yosys-smt2-wire wrapper.uut.reg_file.dst_addr 5
(define-fun |rvfi_testbench_n wrapper.uut.reg_file.dst_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#64| state))
(declare-fun |rvfi_testbench#244| (|rvfi_testbench_s|) Bool) ; \clock
; yosys-smt2-wire wrapper.uut.reg_file.clk 1
; yosys-smt2-clock wrapper.uut.reg_file.clk posedge
(define-fun |rvfi_testbench_n wrapper.uut.reg_file.clk| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench#244| state))
; yosys-smt2-wire wrapper.uut.rd_data_sel 3
(define-fun |rvfi_testbench_n wrapper.uut.rd_data_sel| ((state |rvfi_testbench_s|)) (_ BitVec 3) (|rvfi_testbench#217| state))
; yosys-smt2-wire wrapper.uut.rd_data_ext 32
(define-fun |rvfi_testbench_n wrapper.uut.rd_data_ext| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#213| state))
; yosys-smt2-wire wrapper.uut.rd_data 32
(define-fun |rvfi_testbench_n wrapper.uut.rd_data| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#197| state))
; yosys-smt2-wire wrapper.uut.pc_sel 2
(define-fun |rvfi_testbench_n wrapper.uut.pc_sel| ((state |rvfi_testbench_s|)) (_ BitVec 2) (|rvfi_testbench#178| state))
; yosys-smt2-wire wrapper.uut.pc_plus_4 32
(define-fun |rvfi_testbench_n wrapper.uut.pc_plus_4| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#170| state))
; yosys-smt2-wire wrapper.uut.pc_next_mux.sel 2
(define-fun |rvfi_testbench_n wrapper.uut.pc_next_mux.sel| ((state |rvfi_testbench_s|)) (_ BitVec 2) (|rvfi_testbench#178| state))
; yosys-smt2-wire wrapper.uut.pc_next_mux.out 32
(define-fun |rvfi_testbench_n wrapper.uut.pc_next_mux.out| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#183| state))
; yosys-smt2-wire wrapper.uut.pc_next_mux.in_4 32
(define-fun |rvfi_testbench_n wrapper.uut.pc_next_mux.in_4| ((state |rvfi_testbench_s|)) (_ BitVec 32) (concat ((_ extract 31 1) (|rvfi_testbench#128| state)) #b0))
; yosys-smt2-wire wrapper.uut.pc_next_mux.in_3 32
(define-fun |rvfi_testbench_n wrapper.uut.pc_next_mux.in_3| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#128| state))
; yosys-smt2-wire wrapper.uut.pc_next_mux.in_2 32
(define-fun |rvfi_testbench_n wrapper.uut.pc_next_mux.in_2| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#166| state))
; yosys-smt2-wire wrapper.uut.pc_next_mux.in_1 32
(define-fun |rvfi_testbench_n wrapper.uut.pc_next_mux.in_1| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#170| state))
; yosys-smt2-wire wrapper.uut.pc_next 32
(define-fun |rvfi_testbench_n wrapper.uut.pc_next| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#183| state))
; yosys-smt2-wire wrapper.uut.pc_dff.reset 1
(define-fun |rvfi_testbench_n wrapper.uut.pc_dff.reset| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#9| state)) #b1))
; yosys-smt2-register wrapper.uut.pc_dff.out 32
; yosys-smt2-wire wrapper.uut.pc_dff.out 32
(define-fun |rvfi_testbench_n wrapper.uut.pc_dff.out| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#3| state))
; yosys-smt2-wire wrapper.uut.pc_dff.data 32
(define-fun |rvfi_testbench_n wrapper.uut.pc_dff.data| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#183| state))
; yosys-smt2-wire wrapper.uut.pc_dff.clk 1
; yosys-smt2-clock wrapper.uut.pc_dff.clk posedge
(define-fun |rvfi_testbench_n wrapper.uut.pc_dff.clk| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench#244| state))
; yosys-smt2-wire wrapper.uut.pc 32
(define-fun |rvfi_testbench_n wrapper.uut.pc| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#3| state))
; yosys-smt2-wire wrapper.uut.opcode_mask 7
(define-fun |rvfi_testbench_n wrapper.uut.opcode_mask| ((state |rvfi_testbench_s|)) (_ BitVec 7) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (concat (ite (|rvfi_testbench#57| state) #b1 #b0) (ite (|rvfi_testbench#57| state) #b1 #b0))))))))
; yosys-smt2-wire wrapper.uut.opcode 7
(define-fun |rvfi_testbench_n wrapper.uut.opcode| ((state |rvfi_testbench_s|)) (_ BitVec 7) (|rvfi_testbench#10| state))
; yosys-smt2-wire wrapper.uut.load_uimm_check 1
(define-fun |rvfi_testbench_n wrapper.uut.load_uimm_check| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench#55| state))
; yosys-smt2-wire wrapper.uut.load_check 1
(define-fun |rvfi_testbench_n wrapper.uut.load_check| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#17| state)) #b1))
; yosys-smt2-wire wrapper.uut.ld_ext.ld_ctrl 5
(define-fun |rvfi_testbench_n wrapper.uut.ld_ext.ld_ctrl| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#199| state))
; yosys-smt2-wire wrapper.uut.ld_ext.data_out 32
(define-fun |rvfi_testbench_n wrapper.uut.ld_ext.data_out| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#213| state))
; yosys-smt2-wire wrapper.uut.ld_ext.data_in 32
(define-fun |rvfi_testbench_n wrapper.uut.ld_ext.data_in| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#197| state))
; yosys-smt2-wire wrapper.uut.ld_ctrl 5
(define-fun |rvfi_testbench_n wrapper.uut.ld_ctrl| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#199| state))
; yosys-smt2-wire wrapper.uut.jump_reg_check 1
(define-fun |rvfi_testbench_n wrapper.uut.jump_reg_check| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#53| state)) #b1))
; yosys-smt2-wire wrapper.uut.jump_check 1
(define-fun |rvfi_testbench_n wrapper.uut.jump_check| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench#48| state))
; yosys-smt2-register wrapper.uut.instr_index 64
; yosys-smt2-wire wrapper.uut.instr_index 64
(define-fun |rvfi_testbench_n wrapper.uut.instr_index| ((state |rvfi_testbench_s|)) (_ BitVec 64) (|rvfi_testbench#226| state))
; yosys-smt2-wire wrapper.uut.instr 32
(define-fun |rvfi_testbench_n wrapper.uut.instr| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#5| state))
; yosys-smt2-wire wrapper.uut.imm_sel 3
(define-fun |rvfi_testbench_n wrapper.uut.imm_sel| ((state |rvfi_testbench_s|)) (_ BitVec 3) (|rvfi_testbench#86| state))
; yosys-smt2-wire wrapper.uut.imm_ext 32
(define-fun |rvfi_testbench_n wrapper.uut.imm_ext| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#93| state))
; yosys-smt2-wire wrapper.uut.imm_check 1
(define-fun |rvfi_testbench_n wrapper.uut.imm_check| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#26| state)) #b1))
; yosys-smt2-wire wrapper.uut.funct7 7
(define-fun |rvfi_testbench_n wrapper.uut.funct7| ((state |rvfi_testbench_s|)) (_ BitVec 7) ((_ extract 31 25) (|rvfi_testbench#5| state)))
; yosys-smt2-wire wrapper.uut.funct3 3
(define-fun |rvfi_testbench_n wrapper.uut.funct3| ((state |rvfi_testbench_s|)) (_ BitVec 3) ((_ extract 14 12) (|rvfi_testbench#5| state)))
; yosys-smt2-wire wrapper.uut.dst_data 32
(define-fun |rvfi_testbench_n wrapper.uut.dst_data| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#223| state))
; yosys-smt2-wire wrapper.uut.dst_addr_sel 1
(define-fun |rvfi_testbench_n wrapper.uut.dst_addr_sel| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#62| state)) #b1))
; yosys-smt2-wire wrapper.uut.ctrl_instr_trap 1
(define-fun |rvfi_testbench_n wrapper.uut.ctrl_instr_trap| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#194| state)) #b1))
; yosys-smt2-wire wrapper.uut.clk 1
; yosys-smt2-clock wrapper.uut.clk posedge
(define-fun |rvfi_testbench_n wrapper.uut.clk| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench#244| state))
; yosys-smt2-wire wrapper.uut.branch_check 1
(define-fun |rvfi_testbench_n wrapper.uut.branch_check| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#46| state)) #b1))
; yosys-smt2-wire wrapper.uut.b_flag 1
(define-fun |rvfi_testbench_n wrapper.uut.b_flag| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#176| state)) #b1))
; yosys-smt2-wire wrapper.uut.arith_check 1
(define-fun |rvfi_testbench_n wrapper.uut.arith_check| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#43| state)) #b1))
; yosys-smt2-wire wrapper.uut.alu_in_mux_2.sel 1
(define-fun |rvfi_testbench_n wrapper.uut.alu_in_mux_2.sel| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#99| state)) #b1))
; yosys-smt2-wire wrapper.uut.alu_in_mux_2.out 32
(define-fun |rvfi_testbench_n wrapper.uut.alu_in_mux_2.out| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#101| state))
; yosys-smt2-wire wrapper.uut.alu_in_mux_2.in_2 32
(define-fun |rvfi_testbench_n wrapper.uut.alu_in_mux_2.in_2| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#93| state))
; yosys-smt2-wire wrapper.uut.alu_in_mux_2.in_1 32
(define-fun |rvfi_testbench_n wrapper.uut.alu_in_mux_2.in_1| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#95| state))
; yosys-smt2-wire wrapper.uut.alu_in_mux_1.sel 1
(define-fun |rvfi_testbench_n wrapper.uut.alu_in_mux_1.sel| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#75| state)) #b1))
; yosys-smt2-wire wrapper.uut.alu_in_mux_1.out 32
(define-fun |rvfi_testbench_n wrapper.uut.alu_in_mux_1.out| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#77| state))
; yosys-smt2-wire wrapper.uut.alu_in_mux_1.in_2 32
(define-fun |rvfi_testbench_n wrapper.uut.alu_in_mux_1.in_2| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#3| state))
; yosys-smt2-wire wrapper.uut.alu_in_mux_1.in_1 32
(define-fun |rvfi_testbench_n wrapper.uut.alu_in_mux_1.in_1| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#67| state))
; yosys-smt2-wire wrapper.uut.alu_in_2 32
(define-fun |rvfi_testbench_n wrapper.uut.alu_in_2| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#101| state))
; yosys-smt2-wire wrapper.uut.alu_in_1 32
(define-fun |rvfi_testbench_n wrapper.uut.alu_in_1| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#77| state))
; yosys-smt2-wire wrapper.uut.alu_ctrl 4
(define-fun |rvfi_testbench_n wrapper.uut.alu_ctrl| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#117| state))
; yosys-smt2-wire wrapper.uut.alu.result 32
(define-fun |rvfi_testbench_n wrapper.uut.alu.result| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#128| state))
; yosys-smt2-wire wrapper.uut.alu.in_2 32
(define-fun |rvfi_testbench_n wrapper.uut.alu.in_2| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#101| state))
; yosys-smt2-wire wrapper.uut.alu.in_1 32
(define-fun |rvfi_testbench_n wrapper.uut.alu.in_1| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#77| state))
; yosys-smt2-wire wrapper.uut.alu.b_flag 1
(define-fun |rvfi_testbench_n wrapper.uut.alu.b_flag| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#176| state)) #b1))
; yosys-smt2-wire wrapper.uut.alu.alu_ctrl 4
(define-fun |rvfi_testbench_n wrapper.uut.alu.alu_ctrl| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#117| state))
; yosys-smt2-wire wrapper.uut.addr_align 1
(define-fun |rvfi_testbench_n wrapper.uut.addr_align| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#236| state)) #b1))
; yosys-smt2-wire wrapper.uut.addr 32
(define-fun |rvfi_testbench_n wrapper.uut.addr| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#238| state))
; yosys-smt2-wire wrapper.uut.add_uimm_check 1
(define-fun |rvfi_testbench_n wrapper.uut.add_uimm_check| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench#56| state))
; yosys-smt2-wire wrapper.rvfi_valid 1
(define-fun |rvfi_testbench_n wrapper.rvfi_valid| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#167| state)) #b1))
; yosys-smt2-wire wrapper.rvfi_trap 1
(define-fun |rvfi_testbench_n wrapper.rvfi_trap| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#194| state)) #b1))
; yosys-smt2-wire wrapper.rvfi_rs2_rdata 32
(define-fun |rvfi_testbench_n wrapper.rvfi_rs2_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#95| state))
; yosys-smt2-wire wrapper.rvfi_rs2_addr 5
(define-fun |rvfi_testbench_n wrapper.rvfi_rs2_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 24 20) (|rvfi_testbench#5| state)))
; yosys-smt2-wire wrapper.rvfi_rs1_rdata 32
(define-fun |rvfi_testbench_n wrapper.rvfi_rs1_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#67| state))
; yosys-smt2-wire wrapper.rvfi_rs1_addr 5
(define-fun |rvfi_testbench_n wrapper.rvfi_rs1_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 19 15) (|rvfi_testbench#5| state)))
; yosys-smt2-wire wrapper.rvfi_rd_wdata 32
(define-fun |rvfi_testbench_n wrapper.rvfi_rd_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#225| state))
; yosys-smt2-wire wrapper.rvfi_rd_addr 5
(define-fun |rvfi_testbench_n wrapper.rvfi_rd_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#64| state))
; yosys-smt2-wire wrapper.rvfi_pc_wdata 32
(define-fun |rvfi_testbench_n wrapper.rvfi_pc_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#183| state))
; yosys-smt2-wire wrapper.rvfi_pc_rdata 32
(define-fun |rvfi_testbench_n wrapper.rvfi_pc_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#3| state))
; yosys-smt2-wire wrapper.rvfi_order 64
(define-fun |rvfi_testbench_n wrapper.rvfi_order| ((state |rvfi_testbench_s|)) (_ BitVec 64) (|rvfi_testbench#226| state))
; yosys-smt2-wire wrapper.rvfi_mode 2
(define-fun |rvfi_testbench_n wrapper.rvfi_mode| ((state |rvfi_testbench_s|)) (_ BitVec 2) #b11)
; yosys-smt2-wire wrapper.rvfi_mem_wmask 4
(define-fun |rvfi_testbench_n wrapper.rvfi_mem_wmask| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#142| state))
; yosys-smt2-wire wrapper.rvfi_mem_wdata 32
(define-fun |rvfi_testbench_n wrapper.rvfi_mem_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (concat (|rvfi_testbench#165| state) (concat (|rvfi_testbench#162| state) (concat (|rvfi_testbench#158| state) (|rvfi_testbench#154| state)))))
; yosys-smt2-wire wrapper.rvfi_mem_rmask 4
(define-fun |rvfi_testbench_n wrapper.rvfi_mem_rmask| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#233| state))
; yosys-smt2-wire wrapper.rvfi_mem_rdata 32
(define-fun |rvfi_testbench_n wrapper.rvfi_mem_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#197| state))
; yosys-smt2-wire wrapper.rvfi_mem_addr 32
(define-fun |rvfi_testbench_n wrapper.rvfi_mem_addr| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#238| state))
; yosys-smt2-wire wrapper.rvfi_ixl 2
(define-fun |rvfi_testbench_n wrapper.rvfi_ixl| ((state |rvfi_testbench_s|)) (_ BitVec 2) #b01)
; yosys-smt2-wire wrapper.rvfi_intr 1
(define-fun |rvfi_testbench_n wrapper.rvfi_intr| ((state |rvfi_testbench_s|)) Bool false)
; yosys-smt2-wire wrapper.rvfi_insn 32
(define-fun |rvfi_testbench_n wrapper.rvfi_insn| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#5| state))
; yosys-smt2-wire wrapper.rvfi_halt 1
(define-fun |rvfi_testbench_n wrapper.rvfi_halt| ((state |rvfi_testbench_s|)) Bool false)
; yosys-smt2-wire wrapper.reset 1
(define-fun |rvfi_testbench_n wrapper.reset| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#9| state)) #b1))
; yosys-smt2-wire wrapper.rd_data 32
(define-fun |rvfi_testbench_n wrapper.rd_data| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#197| state))
; yosys-smt2-wire wrapper.pc 32
(define-fun |rvfi_testbench_n wrapper.pc| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#3| state))
; yosys-smt2-wire wrapper.instr 32
(define-fun |rvfi_testbench_n wrapper.instr| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#5| state))
; yosys-smt2-wire wrapper.clock 1
; yosys-smt2-clock wrapper.clock posedge
(define-fun |rvfi_testbench_n wrapper.clock| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench#244| state))
; yosys-smt2-wire wrapper.addr 32
(define-fun |rvfi_testbench_n wrapper.addr| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#238| state))
; yosys-smt2-wire rvfi_valid 1
(define-fun |rvfi_testbench_n rvfi_valid| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#167| state)) #b1))
; yosys-smt2-wire rvfi_trap 1
(define-fun |rvfi_testbench_n rvfi_trap| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#194| state)) #b1))
; yosys-smt2-wire rvfi_rs2_rdata 32
(define-fun |rvfi_testbench_n rvfi_rs2_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#95| state))
; yosys-smt2-wire rvfi_rs2_addr 5
(define-fun |rvfi_testbench_n rvfi_rs2_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 24 20) (|rvfi_testbench#5| state)))
; yosys-smt2-wire rvfi_rs1_rdata 32
(define-fun |rvfi_testbench_n rvfi_rs1_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#67| state))
; yosys-smt2-wire rvfi_rs1_addr 5
(define-fun |rvfi_testbench_n rvfi_rs1_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 19 15) (|rvfi_testbench#5| state)))
; yosys-smt2-wire rvfi_rd_wdata 32
(define-fun |rvfi_testbench_n rvfi_rd_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#225| state))
; yosys-smt2-wire rvfi_rd_addr 5
(define-fun |rvfi_testbench_n rvfi_rd_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#64| state))
; yosys-smt2-wire rvfi_pc_wdata 32
(define-fun |rvfi_testbench_n rvfi_pc_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#183| state))
; yosys-smt2-wire rvfi_pc_rdata 32
(define-fun |rvfi_testbench_n rvfi_pc_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#3| state))
; yosys-smt2-wire rvfi_order 64
(define-fun |rvfi_testbench_n rvfi_order| ((state |rvfi_testbench_s|)) (_ BitVec 64) (|rvfi_testbench#226| state))
; yosys-smt2-wire rvfi_mode 2
(define-fun |rvfi_testbench_n rvfi_mode| ((state |rvfi_testbench_s|)) (_ BitVec 2) #b11)
; yosys-smt2-wire rvfi_mem_wmask 4
(define-fun |rvfi_testbench_n rvfi_mem_wmask| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#142| state))
; yosys-smt2-wire rvfi_mem_wdata 32
(define-fun |rvfi_testbench_n rvfi_mem_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (concat (|rvfi_testbench#165| state) (concat (|rvfi_testbench#162| state) (concat (|rvfi_testbench#158| state) (|rvfi_testbench#154| state)))))
; yosys-smt2-wire rvfi_mem_rmask 4
(define-fun |rvfi_testbench_n rvfi_mem_rmask| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#233| state))
; yosys-smt2-wire rvfi_mem_rdata 32
(define-fun |rvfi_testbench_n rvfi_mem_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#197| state))
; yosys-smt2-wire rvfi_mem_addr 32
(define-fun |rvfi_testbench_n rvfi_mem_addr| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#238| state))
; yosys-smt2-wire rvfi_ixl 2
(define-fun |rvfi_testbench_n rvfi_ixl| ((state |rvfi_testbench_s|)) (_ BitVec 2) #b01)
; yosys-smt2-wire rvfi_intr 1
(define-fun |rvfi_testbench_n rvfi_intr| ((state |rvfi_testbench_s|)) Bool false)
; yosys-smt2-wire rvfi_insn 32
(define-fun |rvfi_testbench_n rvfi_insn| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#5| state))
; yosys-smt2-wire rvfi_halt 1
(define-fun |rvfi_testbench_n rvfi_halt| ((state |rvfi_testbench_s|)) Bool false)
; yosys-smt2-input reset 1
; yosys-smt2-wire reset 1
(define-fun |rvfi_testbench_n reset| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#9| state)) #b1))
(declare-fun |rvfi_testbench#245| (|rvfi_testbench_s|) (_ BitVec 8)) ; \cycle_reg
; yosys-smt2-register cycle_reg 8
; yosys-smt2-wire cycle_reg 8
(define-fun |rvfi_testbench_n cycle_reg| ((state |rvfi_testbench_s|)) (_ BitVec 8) (|rvfi_testbench#245| state))
(define-fun |rvfi_testbench#246| ((state |rvfi_testbench_s|)) (_ BitVec 8) (ite (= ((_ extract 0 0) (|rvfi_testbench#9| state)) #b1) #b00000000 (|rvfi_testbench#245| state))) ; \cycle
; yosys-smt2-wire cycle 8
(define-fun |rvfi_testbench_n cycle| ((state |rvfi_testbench_s|)) (_ BitVec 8) (|rvfi_testbench#246| state))
; yosys-smt2-input clock 1
; yosys-smt2-wire clock 1
; yosys-smt2-clock clock posedge
(define-fun |rvfi_testbench_n clock| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench#244| state))
; yosys-smt2-wire checker_inst.rvfi_valid 1
(define-fun |rvfi_testbench_n checker_inst.rvfi_valid| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#167| state)) #b1))
; yosys-smt2-wire checker_inst.rvfi_trap 1
(define-fun |rvfi_testbench_n checker_inst.rvfi_trap| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#194| state)) #b1))
; yosys-smt2-wire checker_inst.rvfi_rs2_rdata 32
(define-fun |rvfi_testbench_n checker_inst.rvfi_rs2_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#95| state))
; yosys-smt2-wire checker_inst.rvfi_rs2_addr 5
(define-fun |rvfi_testbench_n checker_inst.rvfi_rs2_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 24 20) (|rvfi_testbench#5| state)))
; yosys-smt2-wire checker_inst.rvfi_rs1_rdata 32
(define-fun |rvfi_testbench_n checker_inst.rvfi_rs1_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#67| state))
; yosys-smt2-wire checker_inst.rvfi_rs1_addr 5
(define-fun |rvfi_testbench_n checker_inst.rvfi_rs1_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) ((_ extract 19 15) (|rvfi_testbench#5| state)))
; yosys-smt2-wire checker_inst.rvfi_rd_wdata 32
(define-fun |rvfi_testbench_n checker_inst.rvfi_rd_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#225| state))
; yosys-smt2-wire checker_inst.rvfi_rd_addr 5
(define-fun |rvfi_testbench_n checker_inst.rvfi_rd_addr| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#64| state))
; yosys-smt2-wire checker_inst.rvfi_pc_wdata 32
(define-fun |rvfi_testbench_n checker_inst.rvfi_pc_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#183| state))
; yosys-smt2-wire checker_inst.rvfi_pc_rdata 32
(define-fun |rvfi_testbench_n checker_inst.rvfi_pc_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#3| state))
; yosys-smt2-wire checker_inst.rvfi_order 64
(define-fun |rvfi_testbench_n checker_inst.rvfi_order| ((state |rvfi_testbench_s|)) (_ BitVec 64) (|rvfi_testbench#226| state))
; yosys-smt2-wire checker_inst.rvfi_mode 2
(define-fun |rvfi_testbench_n checker_inst.rvfi_mode| ((state |rvfi_testbench_s|)) (_ BitVec 2) #b11)
; yosys-smt2-wire checker_inst.rvfi_mem_wmask 4
(define-fun |rvfi_testbench_n checker_inst.rvfi_mem_wmask| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#142| state))
; yosys-smt2-wire checker_inst.rvfi_mem_wdata 32
(define-fun |rvfi_testbench_n checker_inst.rvfi_mem_wdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (concat (|rvfi_testbench#165| state) (concat (|rvfi_testbench#162| state) (concat (|rvfi_testbench#158| state) (|rvfi_testbench#154| state)))))
; yosys-smt2-wire checker_inst.rvfi_mem_rmask 4
(define-fun |rvfi_testbench_n checker_inst.rvfi_mem_rmask| ((state |rvfi_testbench_s|)) (_ BitVec 4) (|rvfi_testbench#233| state))
; yosys-smt2-wire checker_inst.rvfi_mem_rdata 32
(define-fun |rvfi_testbench_n checker_inst.rvfi_mem_rdata| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#197| state))
; yosys-smt2-wire checker_inst.rvfi_mem_addr 32
(define-fun |rvfi_testbench_n checker_inst.rvfi_mem_addr| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#238| state))
; yosys-smt2-wire checker_inst.rvfi_ixl 2
(define-fun |rvfi_testbench_n checker_inst.rvfi_ixl| ((state |rvfi_testbench_s|)) (_ BitVec 2) #b01)
; yosys-smt2-wire checker_inst.rvfi_intr 1
(define-fun |rvfi_testbench_n checker_inst.rvfi_intr| ((state |rvfi_testbench_s|)) Bool false)
; yosys-smt2-wire checker_inst.rvfi_insn 32
(define-fun |rvfi_testbench_n checker_inst.rvfi_insn| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#5| state))
; yosys-smt2-wire checker_inst.rvfi_halt 1
(define-fun |rvfi_testbench_n checker_inst.rvfi_halt| ((state |rvfi_testbench_s|)) Bool false)
(define-fun |rvfi_testbench#247| ((state |rvfi_testbench_s|)) Bool (bvult (|rvfi_testbench#246| state) #b00001111)) ; \checker_inst.reset
; yosys-smt2-wire checker_inst.reset 1
(define-fun |rvfi_testbench_n checker_inst.reset| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench#247| state))
(declare-fun |rvfi_testbench#248| (|rvfi_testbench_s|) (_ BitVec 1)) ; \checker_inst.register_written
; yosys-smt2-register checker_inst.register_written 1
; yosys-smt2-wire checker_inst.register_written 1
(define-fun |rvfi_testbench_n checker_inst.register_written| ((state |rvfi_testbench_s|)) Bool (= ((_ extract 0 0) (|rvfi_testbench#248| state)) #b1))
(declare-fun |rvfi_testbench#249| (|rvfi_testbench_s|) (_ BitVec 32)) ; \checker_inst.register_shadow
; yosys-smt2-register checker_inst.register_shadow 32
; yosys-smt2-wire checker_inst.register_shadow 32
(define-fun |rvfi_testbench_n checker_inst.register_shadow| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#249| state))
; yosys-smt2-anyconst rvfi_testbench#250 5 rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:0.0-0.0 register_index
(declare-fun |rvfi_testbench#250| (|rvfi_testbench_s|) (_ BitVec 5)) ; \checker_inst.register_index
; yosys-smt2-wire checker_inst.register_index 5
(define-fun |rvfi_testbench_n checker_inst.register_index| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#250| state))
; yosys-smt2-anyconst rvfi_testbench#251 64 rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:0.0-0.0 insn_order
(declare-fun |rvfi_testbench#251| (|rvfi_testbench_s|) (_ BitVec 64)) ; \checker_inst.insn_order
; yosys-smt2-wire checker_inst.insn_order 64
(define-fun |rvfi_testbench_n checker_inst.insn_order| ((state |rvfi_testbench_s|)) (_ BitVec 64) (|rvfi_testbench#251| state))
; yosys-smt2-wire checker_inst.clock 1
; yosys-smt2-clock checker_inst.clock posedge
(define-fun |rvfi_testbench_n checker_inst.clock| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench#244| state))
(define-fun |rvfi_testbench#252| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#246| state) #b00011110)) ; \checker_inst.check
; yosys-smt2-wire checker_inst.check 1
(define-fun |rvfi_testbench_n checker_inst.check| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench#252| state))
; yosys-smt2-anyseq rvfi_testbench#253 1 $auto$setundef.cc:501:execute$877
(declare-fun |rvfi_testbench#253| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$878
(define-fun |rvfi_testbench#254| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#251| state) (|rvfi_testbench#226| state))) ; $flatten\checker_inst.$eq$rvfi_reg_check.sv:39$44_Y
(define-fun |rvfi_testbench#255| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#252| state) (ite (|rvfi_testbench#254| state) #b1 #b0) (|rvfi_testbench#253| state))) ; $flatten\checker_inst.$procmux$435_Y
; yosys-smt2-anyseq rvfi_testbench#256 1 $auto$setundef.cc:501:execute$879
(declare-fun |rvfi_testbench#256| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$880
(define-fun |rvfi_testbench#257| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#247| state) (|rvfi_testbench#256| state) (|rvfi_testbench#255| state))) ; $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:38$30_CHECK[0:0]$38
(define-fun |rvfi_testbench#258| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#252| state) #b1 #b0)) ; $flatten\checker_inst.$procmux$417_Y
(define-fun |rvfi_testbench#259| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#247| state) #b0 (|rvfi_testbench#258| state))) ; $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:36$29_EN[0:0]$37
; yosys-smt2-assume 0 rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:38.27-39.49
(define-fun |rvfi_testbench_u 0| ((state |rvfi_testbench_s|)) Bool (or (= ((_ extract 0 0) (|rvfi_testbench#257| state)) #b1) (not (= ((_ extract 0 0) (|rvfi_testbench#259| state)) #b1)))) ; $flatten/checker_inst.$assume$rvfi_reg_check.sv:38$58
; yosys-smt2-anyseq rvfi_testbench#260 1 $auto$setundef.cc:501:execute$873
(declare-fun |rvfi_testbench#260| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$874
(define-fun |rvfi_testbench#261| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#252| state) (|rvfi_testbench#167| state) (|rvfi_testbench#260| state))) ; $flatten\checker_inst.$procmux$423_Y
; yosys-smt2-anyseq rvfi_testbench#262 1 $auto$setundef.cc:501:execute$875
(declare-fun |rvfi_testbench#262| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$876
(define-fun |rvfi_testbench#263| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#247| state) (|rvfi_testbench#262| state) (|rvfi_testbench#261| state))) ; $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:36$29_CHECK[0:0]$36
; yosys-smt2-assume 1 rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:36.8-38.26
(define-fun |rvfi_testbench_u 1| ((state |rvfi_testbench_s|)) Bool (or (= ((_ extract 0 0) (|rvfi_testbench#263| state)) #b1) (not (= ((_ extract 0 0) (|rvfi_testbench#259| state)) #b1)))) ; $flatten/checker_inst.$assume$rvfi_reg_check.sv:36$57
; yosys-smt2-anyseq rvfi_testbench#264 1 $auto$setundef.cc:501:execute$889
(declare-fun |rvfi_testbench#264| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$890
; yosys-smt2-anyseq rvfi_testbench#265 1 $auto$setundef.cc:501:execute$887
(declare-fun |rvfi_testbench#265| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$888
(define-fun |rvfi_testbench#266| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#249| state) (|rvfi_testbench#95| state))) ; $flatten\checker_inst.$eq$rvfi_reg_check.sv:44$50_Y
(define-fun |rvfi_testbench#267| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#250| state) ((_ extract 24 20) (|rvfi_testbench#5| state)))) ; $flatten\checker_inst.$eq$rvfi_reg_check.sv:43$48_Y
(define-fun |rvfi_testbench#268| ((state |rvfi_testbench_s|)) Bool (and (or  (= ((_ extract 0 0) (|rvfi_testbench#248| state)) #b1) false) (or  (|rvfi_testbench#267| state) false))) ; $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:43$49_Y
(define-fun |rvfi_testbench#269| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#268| state) (ite (|rvfi_testbench#266| state) #b1 #b0) (|rvfi_testbench#265| state))) ; $flatten\checker_inst.$procmux$465_Y
(define-fun |rvfi_testbench#270| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#252| state) (|rvfi_testbench#269| state) (|rvfi_testbench#264| state))) ; $flatten\checker_inst.$procmux$467_Y
; yosys-smt2-anyseq rvfi_testbench#271 1 $auto$setundef.cc:501:execute$891
(declare-fun |rvfi_testbench#271| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$892
(define-fun |rvfi_testbench#272| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#247| state) (|rvfi_testbench#271| state) (|rvfi_testbench#270| state))) ; $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:43$32_CHECK[0:0]$42
(define-fun |rvfi_testbench#273| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#268| state) #b1 #b0)) ; $flatten\checker_inst.$procmux$457_Y
(define-fun |rvfi_testbench#274| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#252| state) (|rvfi_testbench#273| state) #b0)) ; $flatten\checker_inst.$procmux$459_Y
(define-fun |rvfi_testbench#275| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#247| state) #b0 (|rvfi_testbench#274| state))) ; $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:43$32_EN[0:0]$43
; yosys-smt2-assert 0 rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:43.71-44.59
(define-fun |rvfi_testbench_a 0| ((state |rvfi_testbench_s|)) Bool (or (= ((_ extract 0 0) (|rvfi_testbench#272| state)) #b1) (not (= ((_ extract 0 0) (|rvfi_testbench#275| state)) #b1)))) ; $flatten/checker_inst.$assert$rvfi_reg_check.sv:43$60
; yosys-smt2-anyseq rvfi_testbench#276 1 $auto$setundef.cc:501:execute$883
(declare-fun |rvfi_testbench#276| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$884
; yosys-smt2-anyseq rvfi_testbench#277 1 $auto$setundef.cc:501:execute$881
(declare-fun |rvfi_testbench#277| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$882
(define-fun |rvfi_testbench#278| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#249| state) (|rvfi_testbench#67| state))) ; $flatten\checker_inst.$eq$rvfi_reg_check.sv:42$47_Y
(define-fun |rvfi_testbench#279| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#250| state) ((_ extract 19 15) (|rvfi_testbench#5| state)))) ; $flatten\checker_inst.$eq$rvfi_reg_check.sv:41$45_Y
(define-fun |rvfi_testbench#280| ((state |rvfi_testbench_s|)) Bool (and (or  (= ((_ extract 0 0) (|rvfi_testbench#248| state)) #b1) false) (or  (|rvfi_testbench#279| state) false))) ; $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:41$46_Y
(define-fun |rvfi_testbench#281| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#280| state) (ite (|rvfi_testbench#278| state) #b1 #b0) (|rvfi_testbench#277| state))) ; $flatten\checker_inst.$procmux$449_Y
(define-fun |rvfi_testbench#282| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#252| state) (|rvfi_testbench#281| state) (|rvfi_testbench#276| state))) ; $flatten\checker_inst.$procmux$451_Y
; yosys-smt2-anyseq rvfi_testbench#283 1 $auto$setundef.cc:501:execute$885
(declare-fun |rvfi_testbench#283| (|rvfi_testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3097:Anyseq$886
(define-fun |rvfi_testbench#284| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#247| state) (|rvfi_testbench#283| state) (|rvfi_testbench#282| state))) ; $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:41$31_CHECK[0:0]$40
(define-fun |rvfi_testbench#285| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#280| state) #b1 #b0)) ; $flatten\checker_inst.$procmux$441_Y
(define-fun |rvfi_testbench#286| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#252| state) (|rvfi_testbench#285| state) #b0)) ; $flatten\checker_inst.$procmux$443_Y
(define-fun |rvfi_testbench#287| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#247| state) #b0 (|rvfi_testbench#286| state))) ; $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:41$31_EN[0:0]$41
; yosys-smt2-assert 1 rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:41.71-42.59
(define-fun |rvfi_testbench_a 1| ((state |rvfi_testbench_s|)) Bool (or (= ((_ extract 0 0) (|rvfi_testbench#284| state)) #b1) (not (= ((_ extract 0 0) (|rvfi_testbench#287| state)) #b1)))) ; $flatten/checker_inst.$assert$rvfi_reg_check.sv:41$59
(define-fun |rvfi_testbench#288| ((state |rvfi_testbench_s|)) Bool (|rvfi_testbench_is| state)) ; $initstate$3_wire
(define-fun |rvfi_testbench#289| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#9| state) (ite (|rvfi_testbench#288| state) #b1 #b0))) ; $eq$rvfi_testbench.sv:29$4_Y
; yosys-smt2-assume 2 rvfi_testbench.sv:26.1273-29.39
(define-fun |rvfi_testbench_u 2| ((state |rvfi_testbench_s|)) Bool (or (|rvfi_testbench#289| state) (not true))) ; $assume$rvfi_testbench.sv:26$5
(define-fun |rvfi_testbench#290| ((state |rvfi_testbench_s|)) Bool (not (or  (= ((_ extract 0 0) (|rvfi_testbench#194| state)) #b1) false))) ; $flatten\checker_inst.$logic_not$rvfi_reg_check.sv:47$51_Y
(define-fun |rvfi_testbench#291| ((state |rvfi_testbench_s|)) Bool (and (or  (= ((_ extract 0 0) (|rvfi_testbench#167| state)) #b1) false) (or  (|rvfi_testbench#290| state) false))) ; $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$52_Y
(define-fun |rvfi_testbench#292| ((state |rvfi_testbench_s|)) Bool (bvult (|rvfi_testbench#226| state) (|rvfi_testbench#251| state))) ; $flatten\checker_inst.$lt$rvfi_reg_check.sv:47$53_Y
(define-fun |rvfi_testbench#293| ((state |rvfi_testbench_s|)) Bool (and (or  (|rvfi_testbench#291| state) false) (or  (|rvfi_testbench#292| state) false))) ; $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$54_Y
(define-fun |rvfi_testbench#294| ((state |rvfi_testbench_s|)) Bool (= (|rvfi_testbench#250| state) (|rvfi_testbench#64| state))) ; $flatten\checker_inst.$eq$rvfi_reg_check.sv:47$55_Y
(define-fun |rvfi_testbench#295| ((state |rvfi_testbench_s|)) Bool (and (or  (|rvfi_testbench#293| state) false) (or  (|rvfi_testbench#294| state) false))) ; $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$56_Y
(define-fun |rvfi_testbench#296| ((state |rvfi_testbench_s|)) (_ BitVec 1) (bvnot (ite (|rvfi_testbench#252| state) #b1 #b0))) ; $auto$rtlil.cc:2346:Not$951
(define-fun |rvfi_testbench#297| ((state |rvfi_testbench_s|)) Bool (and  (|rvfi_testbench#295| state) (= ((_ extract 0 0) (|rvfi_testbench#296| state)) #b1))) ; $auto$opt_dff.cc:222:make_patterns_logic$952
(define-fun |rvfi_testbench#298| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (|rvfi_testbench#297| state) (|rvfi_testbench#225| state) (|rvfi_testbench#249| state))) ; $auto$rtlil.cc:2443:Mux$961
(define-fun |rvfi_testbench#299| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (|rvfi_testbench#247| state) #b00000000000000000000000000000000 (|rvfi_testbench#298| state))) ; $auto$rtlil.cc:2443:Mux$963
(define-fun |rvfi_testbench#300| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#297| state) #b1 (|rvfi_testbench#248| state))) ; $auto$rtlil.cc:2443:Mux$965
(define-fun |rvfi_testbench#301| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (|rvfi_testbench#247| state) #b0 (|rvfi_testbench#300| state))) ; $auto$rtlil.cc:2443:Mux$967
(define-fun |rvfi_testbench#302| ((state |rvfi_testbench_s|)) Bool (distinct (|rvfi_testbench#245| state) #b11111111)) ; $auto$wreduce.cc:454:run$872 [0]
(define-fun |rvfi_testbench#303| ((state |rvfi_testbench_s|)) (_ BitVec 8) (bvadd (|rvfi_testbench#245| state) (concat #b0000000 (ite (|rvfi_testbench#302| state) #b1 #b0)))) ; $add$rvfi_testbench.sv:36$10_Y
(define-fun |rvfi_testbench#304| ((state |rvfi_testbench_s|)) (_ BitVec 8) (ite (= ((_ extract 0 0) (|rvfi_testbench#9| state)) #b1) #b00000001 (|rvfi_testbench#303| state))) ; $auto$rtlil.cc:2443:Mux$973
(define-fun |rvfi_testbench#305| ((state |rvfi_testbench_s|)) (_ BitVec 64) (bvadd (|rvfi_testbench#226| state) #b0000000000000000000000000000000000000000000000000000000000000001)) ; $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$131_Y
(define-fun |rvfi_testbench#306| ((state |rvfi_testbench_s|)) (_ BitVec 64) (ite (= ((_ extract 0 0) (|rvfi_testbench#9| state)) #b1) #b0000000000000000000000000000000000000000000000000000000000000000 (|rvfi_testbench#305| state))) ; $auto$rtlil.cc:2443:Mux$969
(define-fun |rvfi_testbench#307| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|rvfi_testbench#9| state)) #b1) #b00000000000000000000000000000000 (|rvfi_testbench#183| state))) ; $auto$rtlil.cc:2443:Mux$971
; yosys-smt2-anyseq rvfi_testbench#308 5 $auto$setundef.cc:501:execute$925
(declare-fun |rvfi_testbench#308| (|rvfi_testbench_s|) (_ BitVec 5)) ; $auto$rtlil.cc:3097:Anyseq$926
(define-fun |rvfi_testbench#309| ((state |rvfi_testbench_s|)) (_ BitVec 5) (ite (= ((_ extract 0 0) (|rvfi_testbench#243| state)) #b1) (|rvfi_testbench#64| state) (|rvfi_testbench#308| state))) ; $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_ADDR[4:0]$85
; yosys-smt2-anyseq rvfi_testbench#310 32 $auto$setundef.cc:501:execute$923
(declare-fun |rvfi_testbench#310| (|rvfi_testbench_s|) (_ BitVec 32)) ; $auto$rtlil.cc:3097:Anyseq$924
(define-fun |rvfi_testbench#311| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|rvfi_testbench#243| state)) #b1) (|rvfi_testbench#225| state) (|rvfi_testbench#310| state))) ; $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_DATA[31:0]$86
(define-fun |rvfi_testbench#312| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|rvfi_testbench#243| state)) #b1) #b1 #b0)) ; $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31]
(define-fun |rvfi_testbench_m:W0A wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#309| state)) ; $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_ADDR[4:0]$85
(define-fun |rvfi_testbench_m:W0D wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#311| state)) ; $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_DATA[31:0]$86
(define-fun |rvfi_testbench_m:W0M wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 32) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (concat (|rvfi_testbench#312| state) (|rvfi_testbench#312| state))))))))))))))))))))))))))))))))) ; { $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] }
(define-fun |rvfi_testbench#4#1| ((state |rvfi_testbench_s|)) (Array (_ BitVec 5) (_ BitVec 32)) (store (|rvfi_testbench#4#0| state) (|rvfi_testbench_m:W0A wrapper.uut.reg_file.mem| state) (bvor (bvand (|rvfi_testbench_m:W0D wrapper.uut.reg_file.mem| state) (|rvfi_testbench_m:W0M wrapper.uut.reg_file.mem| state)) (bvand (select (|rvfi_testbench#4#0| state) (|rvfi_testbench_m:W0A wrapper.uut.reg_file.mem| state)) (bvnot (|rvfi_testbench_m:W0M wrapper.uut.reg_file.mem| state)))))) ; wrapper.uut.reg_file.mem
; yosys-smt2-anyseq rvfi_testbench#313 5 $auto$setundef.cc:501:execute$929
(declare-fun |rvfi_testbench#313| (|rvfi_testbench_s|) (_ BitVec 5)) ; $auto$rtlil.cc:3097:Anyseq$930
(define-fun |rvfi_testbench#314| ((state |rvfi_testbench_s|)) (_ BitVec 5) (ite (= ((_ extract 0 0) (|rvfi_testbench#243| state)) #b1) (|rvfi_testbench#313| state) (|rvfi_testbench#64| state))) ; $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_ADDR[4:0]$88
; yosys-smt2-anyseq rvfi_testbench#315 32 $auto$setundef.cc:501:execute$927
(declare-fun |rvfi_testbench#315| (|rvfi_testbench_s|) (_ BitVec 32)) ; $auto$rtlil.cc:3097:Anyseq$928
(define-fun |rvfi_testbench#316| ((state |rvfi_testbench_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|rvfi_testbench#243| state)) #b1) (|rvfi_testbench#315| state) (|rvfi_testbench#65| state))) ; $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_DATA[31:0]$89
(define-fun |rvfi_testbench#317| ((state |rvfi_testbench_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|rvfi_testbench#243| state)) #b1) #b0 #b1)) ; $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31]
(define-fun |rvfi_testbench_m:W1A wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 5) (|rvfi_testbench#314| state)) ; $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_ADDR[4:0]$88
(define-fun |rvfi_testbench_m:W1D wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 32) (|rvfi_testbench#316| state)) ; $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_DATA[31:0]$89
(define-fun |rvfi_testbench_m:W1M wrapper.uut.reg_file.mem| ((state |rvfi_testbench_s|)) (_ BitVec 32) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (concat (|rvfi_testbench#317| state) (|rvfi_testbench#317| state))))))))))))))))))))))))))))))))) ; { $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] }
(define-fun |rvfi_testbench#4#2| ((state |rvfi_testbench_s|)) (Array (_ BitVec 5) (_ BitVec 32)) (store (|rvfi_testbench#4#1| state) (|rvfi_testbench_m:W1A wrapper.uut.reg_file.mem| state) (bvor (bvand (|rvfi_testbench_m:W1D wrapper.uut.reg_file.mem| state) (|rvfi_testbench_m:W1M wrapper.uut.reg_file.mem| state)) (bvand (select (|rvfi_testbench#4#1| state) (|rvfi_testbench_m:W1A wrapper.uut.reg_file.mem| state)) (bvnot (|rvfi_testbench_m:W1M wrapper.uut.reg_file.mem| state)))))) ; wrapper.uut.reg_file.mem
(define-fun |rvfi_testbench_a| ((state |rvfi_testbench_s|)) Bool (and
  (|rvfi_testbench_a 0| state)
  (|rvfi_testbench_a 1| state)
))
(define-fun |rvfi_testbench_u| ((state |rvfi_testbench_s|)) Bool (and
  (|rvfi_testbench_u 0| state)
  (|rvfi_testbench_u 1| state)
  (|rvfi_testbench_u 2| state)
))
(define-fun |rvfi_testbench_i| ((state |rvfi_testbench_s|)) Bool (and
  (= (|rvfi_testbench#245| state) #b00000000) ; cycle_reg
  (= (= ((_ extract 0 0) (|rvfi_testbench#248| state)) #b1) false) ; checker_inst.register_written
  (= (|rvfi_testbench#249| state) #b00000000000000000000000000000000) ; checker_inst.register_shadow
))
(define-fun |rvfi_testbench_h| ((state |rvfi_testbench_s|)) Bool true)
(define-fun |rvfi_testbench_t| ((state |rvfi_testbench_s|) (next_state |rvfi_testbench_s|)) Bool (and
  (= (|rvfi_testbench#251| state) (|rvfi_testbench#251| next_state)) ; $flatten/checker_inst.$anyconst$33 \checker_inst.insn_order
  (= (|rvfi_testbench#250| state) (|rvfi_testbench#250| next_state)) ; $flatten/checker_inst.$anyconst$34 \checker_inst.register_index
  (= (|rvfi_testbench#299| state) (|rvfi_testbench#249| next_state)) ; $auto$ff.cc:262:slice$955 \checker_inst.register_shadow
  (= (|rvfi_testbench#301| state) (|rvfi_testbench#248| next_state)) ; $auto$ff.cc:262:slice$949 \checker_inst.register_written
  (= (|rvfi_testbench#304| state) (|rvfi_testbench#245| next_state)) ; $auto$ff.cc:262:slice$945 \cycle_reg
  (= (|rvfi_testbench#306| state) (|rvfi_testbench#226| next_state)) ; $auto$ff.cc:262:slice$947 \wrapper.uut.instr_index
  (= (|rvfi_testbench#307| state) (|rvfi_testbench#3| next_state)) ; $auto$ff.cc:262:slice$946 \wrapper.uut.pc_dff.out
  (= (|rvfi_testbench#4#2| state) (|rvfi_testbench#4#0| next_state)) ; wrapper.uut.reg_file.mem
)) ; end of module rvfi_testbench
; yosys-smt2-topmod rvfi_testbench
; end of yosys output
