
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124908                       # Number of seconds simulated
sim_ticks                                124907985146                       # Number of ticks simulated
final_tick                               1266543320777                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64931                       # Simulator instruction rate (inst/s)
host_op_rate                                    84601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3544983                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903464                       # Number of bytes of host memory used
host_seconds                                 35235.14                       # Real time elapsed on the host
sim_insts                                  2287836469                       # Number of instructions simulated
sim_ops                                    2980925636                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1153280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       594176                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1750784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       900608                       # Number of bytes written to this memory
system.physmem.bytes_written::total            900608                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9010                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4642                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13678                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7036                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7036                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9233037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4756910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                14016590                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14347                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12297                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26644                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7210172                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7210172                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7210172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9233037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4756910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               21226761                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               149949563                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22312526                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19551249                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1743362                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11036843                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10768239                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553311                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54362                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117650010                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124012496                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22312526                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12321550                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25239038                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5701249                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1777793                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13409561                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095983                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148614567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.949484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.318870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123375529     83.02%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271749      0.86%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329743      1.57%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1948841      1.31%     86.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3564034      2.40%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3857075      2.60%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844451      0.57%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          664039      0.45%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10759106      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148614567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148800                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.827028                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116783006                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2838727                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25024784                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25496                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3942546                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2401434                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140001704                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3942546                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117250866                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1257465                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       780019                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24571006                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       812658                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139024153                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90263                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       474784                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184638949                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630811217                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630811217                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35742738                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19850                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9929                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2636978                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23140175                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493404                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81414                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1002985                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137394256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129025377                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103853                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22837974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49208850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148614567                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.868188                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478768                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94919209     63.87%     63.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21865172     14.71%     78.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10967621      7.38%     85.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7214117      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7511590      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3882941      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1738281      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       433227      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82409      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148614567                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         320834     59.70%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135895     25.29%     84.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80670     15.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101869828     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082029      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21602735     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460864      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129025377                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.860459                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             537399                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004165                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407306569                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160252377                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126099579                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129562776                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240551                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4210104                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140049                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3942546                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         817704                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51037                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137414107                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23140175                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493404                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9929                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          296                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838625                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1040538                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1879163                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127640823                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21269877                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1384550                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25730539                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19656878                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460662                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.851225                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126213836                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126099579                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72838991                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173020273                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.840947                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.420985                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23803380                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1748114                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144672021                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.785304                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102455734     70.82%     70.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16394675     11.33%     82.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11840782      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2645760      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014724      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1066420      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4460910      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902514      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1890502      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144672021                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1890502                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280196488                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278772598                       # The number of ROB writes
system.switch_cpus0.timesIdled                  36579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1334996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.499496                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.499496                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.666891                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.666891                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590418497                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165680690                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146772019                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               149949563                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23397987                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19289716                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2088602                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9533916                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8972846                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2453933                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91945                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    114008055                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128530822                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23397987                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11426779                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26859246                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6185960                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3008397                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13225786                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1728766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147938247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.066801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.486923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       121079001     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1393158      0.94%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1979008      1.34%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2592349      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2910845      1.97%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2163247      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1248801      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1834677      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12737161      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147938247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.156039                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.857160                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112753422                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4683268                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26377199                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        62039                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4062318                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3735719                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155090618                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4062318                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113531567                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1100953                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2182191                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25664038                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1397179                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154061318                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          502                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        281463                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       577871                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          345                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    214840065                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    719743514                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    719743514                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175511521                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39328544                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40739                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23606                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4220339                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14636116                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7603627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       125507                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1655411                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149749045                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40712                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140120492                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27287                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21576529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     50950327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6444                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147938247                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.947155                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.506479                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88648139     59.92%     59.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23881216     16.14%     76.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13226856      8.94%     85.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8528376      5.76%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7832582      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3121671      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1896092      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       541319      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       261996      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147938247                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67292     22.71%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         99007     33.41%     56.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       130036     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117640925     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2139220      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17133      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12777010      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7546204      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140120492                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.934451                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             296335                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428502853                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171366636                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137449941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140416827                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       340931                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3054154                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       180589                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           68                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4062318                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         827615                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       113422                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149789757                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1385576                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14636116                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7603627                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23578                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         86493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1228207                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2406593                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138231529                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12602757                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1888963                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20147503                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19368483                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7544746                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.921853                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137450180                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137449941                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80511216                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218721719                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.916641                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368099                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102790884                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126333570                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23465006                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2122831                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143875929                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.878073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.684577                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92663496     64.41%     64.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24624727     17.12%     81.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9671246      6.72%     88.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4975777      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4340698      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2087170      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1805408      1.25%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       851326      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2856081      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143875929                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102790884                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126333570                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19005000                       # Number of memory references committed
system.switch_cpus1.commit.loads             11581962                       # Number of loads committed
system.switch_cpus1.commit.membars              17134                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18119891                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113871787                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2577743                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2856081                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           290818424                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          303659511                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2011316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102790884                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126333570                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102790884                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.458783                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.458783                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.685503                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.685503                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       622869966                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190701228                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145280226                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34268                       # number of misc regfile writes
system.l2.replacements                          13678                       # number of replacements
system.l2.tagsinuse                      65535.990888                       # Cycle average of tags in use
system.l2.total_refs                           917444                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79214                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.581842                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         12981.550342                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.990932                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4524.766150                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.997218                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2279.529302                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             12.664308                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          25407.789022                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          20303.703615                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.198083                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.069042                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.034783                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000193                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.387692                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.309810                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        40523                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        49033                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   89556                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            42150                       # number of Writeback hits
system.l2.Writeback_hits::total                 42150                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        40523                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        49033                       # number of demand (read+write) hits
system.l2.demand_hits::total                    89556                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        40523                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        49033                       # number of overall hits
system.l2.overall_hits::total                   89556                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9010                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4641                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13677                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9010                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4642                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13678                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9010                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4642                       # number of overall misses
system.l2.overall_misses::total                 13678                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2725445                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1870774866                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2165335                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    972716700                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2848382346                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       169476                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        169476                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2725445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1870774866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2165335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    972886176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2848551822                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2725445                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1870774866                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2165335                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    972886176                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2848551822                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53674                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              103233                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        42150                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             42150                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49533                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53675                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103234                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49533                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53675                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103234                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.181899                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.086466                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.132487                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.181899                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.086483                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132495                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.181899                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.086483                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132495                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 194674.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207633.170477                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 180444.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 209592.049127                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 208260.754990                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       169476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       169476                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 194674.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207633.170477                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 180444.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 209583.407152                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 208257.919433                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 194674.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207633.170477                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 180444.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 209583.407152                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 208257.919433                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7036                       # number of writebacks
system.l2.writebacks::total                      7036                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9010                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4641                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13677                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13678                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1911472                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1345725104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1466967                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    702209062                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2051312605                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       111653                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       111653                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1911472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1345725104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1466967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    702320715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2051424258                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1911472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1345725104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1466967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    702320715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2051424258                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.181899                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.086466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.132487                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.181899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.086483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132495                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.181899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.086483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132495                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136533.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149359.057048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 122247.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151305.550959                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 149982.642758                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       111653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       111653                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 136533.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149359.057048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 122247.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 151297.008832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 149979.840474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 136533.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149359.057048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 122247.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 151297.008832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 149979.840474                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990925                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013441659                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873274.785582                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990925                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022421                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866973                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13409545                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13409545                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13409545                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13409545                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13409545                       # number of overall hits
system.cpu0.icache.overall_hits::total       13409545                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3276593                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3276593                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3276593                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3276593                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3276593                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3276593                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13409561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13409561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13409561                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13409561                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13409561                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13409561                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 204787.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 204787.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 204787.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 204787.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 204787.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 204787.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2842045                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2842045                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2842045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2842045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2842045                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2842045                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 203003.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 203003.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 203003.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 203003.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 203003.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 203003.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49533                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245034484                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49789                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4921.458234                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.055587                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.944413                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824436                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175564                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19251725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19251725                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9929                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9929                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23585217                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23585217                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23585217                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23585217                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       174059                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       174059                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       174059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        174059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       174059                       # number of overall misses
system.cpu0.dcache.overall_misses::total       174059                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18783557676                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18783557676                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18783557676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18783557676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18783557676                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18783557676                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19425784                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19425784                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23759276                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23759276                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23759276                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23759276                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008960                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008960                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007326                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007326                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007326                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007326                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107914.889066                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107914.889066                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107914.889066                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107914.889066                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107914.889066                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107914.889066                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15653                       # number of writebacks
system.cpu0.dcache.writebacks::total            15653                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       124526                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       124526                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       124526                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       124526                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       124526                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       124526                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49533                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49533                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49533                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4590779591                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4590779591                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4590779591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4590779591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4590779591                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4590779591                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92681.234551                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92681.234551                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92681.234551                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92681.234551                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92681.234551                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92681.234551                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               494.997213                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098278966                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218745.385859                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    11.997213                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019226                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13225771                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13225771                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13225771                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13225771                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13225771                       # number of overall hits
system.cpu1.icache.overall_hits::total       13225771                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2680286                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2680286                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2680286                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2680286                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2680286                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2680286                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13225786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13225786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13225786                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13225786                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13225786                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13225786                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178685.733333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178685.733333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178685.733333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178685.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178685.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178685.733333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2265535                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2265535                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2265535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2265535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2265535                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2265535                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 188794.583333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 188794.583333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 188794.583333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 188794.583333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 188794.583333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 188794.583333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53675                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185887003                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53931                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3446.756096                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.710789                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.289211                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912933                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087067                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9385646                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9385646                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7384877                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7384877                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18167                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18167                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17134                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17134                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16770523                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16770523                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16770523                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16770523                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       156064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       156064                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2910                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2910                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       158974                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        158974                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       158974                       # number of overall misses
system.cpu1.dcache.overall_misses::total       158974                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14692315120                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14692315120                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    467137233                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    467137233                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15159452353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15159452353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15159452353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15159452353                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9541710                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9541710                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7387787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7387787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16929497                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16929497                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16929497                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16929497                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016356                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016356                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000394                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000394                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009390                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009390                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009390                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009390                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 94142.884458                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94142.884458                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 160528.258763                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160528.258763                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95358.060771                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95358.060771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95358.060771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95358.060771                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       978348                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       139764                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26497                       # number of writebacks
system.cpu1.dcache.writebacks::total            26497                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       102390                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       102390                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2909                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105299                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105299                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105299                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105299                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53674                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53674                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53675                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53675                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4220807160                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4220807160                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       177776                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       177776                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4220984936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4220984936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4220984936                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4220984936                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005625                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005625                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003171                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003171                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78637.835078                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78637.835078                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       177776                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       177776                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 78639.682087                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78639.682087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 78639.682087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78639.682087                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
