

================================================================
== Vitis HLS Report for 'FFT'
================================================================
* Date:           Fri Feb  4 03:54:35 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        fft_32
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      302|      302|  3.020 us|  3.020 us|  303|  303|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86     |FFT_Pipeline_VITIS_LOOP_58_1     |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_FFT_Pipeline_bitreversal_label1_fu_96  |FFT_Pipeline_bitreversal_label1  |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_FFT0_1_fu_110                          |FFT0_1                           |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
        |grp_FFT_Pipeline_FFT_label1_fu_158         |FFT_Pipeline_FFT_label1          |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174    |FFT_Pipeline_VITIS_LOOP_68_2     |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   8|    672|   1168|    -|
|Memory           |        0|   -|    467|    118|    0|
|Multiplexer      |        -|   -|      -|    992|    -|
|Register         |        -|   -|     23|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   8|   1162|   2280|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  10|      3|     12|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |grp_FFT0_1_fu_110                          |FFT0_1                           |        0|   4|  378|  645|    0|
    |grp_FFT_Pipeline_FFT_label1_fu_158         |FFT_Pipeline_FFT_label1          |        0|   4|  249|  321|    0|
    |grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86     |FFT_Pipeline_VITIS_LOOP_58_1     |        0|   0|    8|   64|    0|
    |grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174    |FFT_Pipeline_VITIS_LOOP_68_2     |        0|   0|    9|   73|    0|
    |grp_FFT_Pipeline_bitreversal_label1_fu_96  |FFT_Pipeline_bitreversal_label1  |        0|   0|   28|   65|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                 |        0|   8|  672| 1168|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |                       Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |W_M_imag_V_U          |FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R  |        0|   9|   3|    0|    16|    9|     1|          144|
    |W_M_real_V_U          |FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R  |        0|  10|   3|    0|    16|   10|     1|          160|
    |data_OUT0_M_real_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT0_M_imag_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT1_M_real_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT1_M_imag_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT2_M_real_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT2_M_imag_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT3_M_real_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT3_M_imag_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT4_M_real_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |data_OUT4_M_imag_V_U  |data_OUT0_M_real_V_RAM_AUTO_1R1W                   |        0|  32|   8|    0|    32|   16|     1|          512|
    |xin_M_real_V_U        |xin_M_real_V_RAM_AUTO_1R1W                         |        0|  32|   8|    0|    32|   16|     1|          512|
    |xin_M_imag_V_U        |xin_M_real_V_RAM_AUTO_1R1W                         |        0|  32|   8|    0|    32|   16|     1|          512|
    |xout_M_real_V_U       |xout_M_real_V_RAM_AUTO_1R1W                        |        0|  32|   8|    0|    32|   16|     1|          512|
    |xout_M_imag_V_U       |xout_M_real_V_RAM_AUTO_1R1W                        |        0|  32|   8|    0|    32|   16|     1|          512|
    +----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                                                   |        0| 467| 118|    0|   480|  243|    16|         7472|
    +----------------------+---------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_data_OUT_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |W_M_imag_V_address0                        |  14|          3|    4|         12|
    |W_M_imag_V_ce0                             |   9|          2|    1|          2|
    |W_M_real_V_address0                        |  14|          3|    4|         12|
    |W_M_real_V_ce0                             |   9|          2|    1|          2|
    |ap_NS_fsm                                  |  93|         19|    1|         19|
    |data_IN_TREADY_int_regslice                |   9|          2|    1|          2|
    |data_OUT0_M_imag_V_address0                |  14|          3|    5|         15|
    |data_OUT0_M_imag_V_ce0                     |  14|          3|    1|          3|
    |data_OUT0_M_imag_V_ce1                     |   9|          2|    1|          2|
    |data_OUT0_M_imag_V_we0                     |   9|          2|    1|          2|
    |data_OUT0_M_real_V_address0                |  14|          3|    5|         15|
    |data_OUT0_M_real_V_ce0                     |  14|          3|    1|          3|
    |data_OUT0_M_real_V_ce1                     |   9|          2|    1|          2|
    |data_OUT0_M_real_V_we0                     |   9|          2|    1|          2|
    |data_OUT1_M_imag_V_address0                |  14|          3|    5|         15|
    |data_OUT1_M_imag_V_ce0                     |  14|          3|    1|          3|
    |data_OUT1_M_imag_V_ce1                     |   9|          2|    1|          2|
    |data_OUT1_M_imag_V_we0                     |   9|          2|    1|          2|
    |data_OUT1_M_real_V_address0                |  14|          3|    5|         15|
    |data_OUT1_M_real_V_ce0                     |  14|          3|    1|          3|
    |data_OUT1_M_real_V_ce1                     |   9|          2|    1|          2|
    |data_OUT1_M_real_V_we0                     |   9|          2|    1|          2|
    |data_OUT2_M_imag_V_address0                |  14|          3|    5|         15|
    |data_OUT2_M_imag_V_ce0                     |  14|          3|    1|          3|
    |data_OUT2_M_imag_V_ce1                     |   9|          2|    1|          2|
    |data_OUT2_M_imag_V_we0                     |   9|          2|    1|          2|
    |data_OUT2_M_real_V_address0                |  14|          3|    5|         15|
    |data_OUT2_M_real_V_ce0                     |  14|          3|    1|          3|
    |data_OUT2_M_real_V_ce1                     |   9|          2|    1|          2|
    |data_OUT2_M_real_V_we0                     |   9|          2|    1|          2|
    |data_OUT3_M_imag_V_address0                |  14|          3|    5|         15|
    |data_OUT3_M_imag_V_ce0                     |  14|          3|    1|          3|
    |data_OUT3_M_imag_V_ce1                     |   9|          2|    1|          2|
    |data_OUT3_M_imag_V_we0                     |   9|          2|    1|          2|
    |data_OUT3_M_real_V_address0                |  14|          3|    5|         15|
    |data_OUT3_M_real_V_ce0                     |  14|          3|    1|          3|
    |data_OUT3_M_real_V_ce1                     |   9|          2|    1|          2|
    |data_OUT3_M_real_V_we0                     |   9|          2|    1|          2|
    |data_OUT4_M_imag_V_address0                |  14|          3|    5|         15|
    |data_OUT4_M_imag_V_ce0                     |  14|          3|    1|          3|
    |data_OUT4_M_imag_V_ce1                     |   9|          2|    1|          2|
    |data_OUT4_M_imag_V_we0                     |   9|          2|    1|          2|
    |data_OUT4_M_real_V_address0                |  14|          3|    5|         15|
    |data_OUT4_M_real_V_ce0                     |  14|          3|    1|          3|
    |data_OUT4_M_real_V_ce1                     |   9|          2|    1|          2|
    |data_OUT4_M_real_V_we0                     |   9|          2|    1|          2|
    |grp_FFT0_1_fu_110_FFT_stage_offset         |  25|          5|    4|         20|
    |grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q0  |  25|          5|   16|         80|
    |grp_FFT0_1_fu_110_data_IN_M_imag_0_0_0_q1  |  25|          5|   16|         80|
    |grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q0  |  25|          5|   16|         80|
    |grp_FFT0_1_fu_110_data_IN_M_real_0_0_0_q1  |  25|          5|   16|         80|
    |grp_FFT0_1_fu_110_index_shift_offset       |  25|          5|    3|         15|
    |grp_FFT0_1_fu_110_pass_check_offset        |  25|          5|    4|         20|
    |grp_FFT0_1_fu_110_pass_shift_offset        |  25|          5|    3|         15|
    |xin_M_imag_V_address0                      |  14|          3|    5|         15|
    |xin_M_imag_V_ce0                           |  14|          3|    1|          3|
    |xin_M_imag_V_we0                           |   9|          2|    1|          2|
    |xin_M_real_V_address0                      |  14|          3|    5|         15|
    |xin_M_real_V_ce0                           |  14|          3|    1|          3|
    |xin_M_real_V_we0                           |   9|          2|    1|          2|
    |xout_M_imag_V_address0                     |  14|          3|    5|         15|
    |xout_M_imag_V_ce0                          |  14|          3|    1|          3|
    |xout_M_imag_V_ce1                          |   9|          2|    1|          2|
    |xout_M_imag_V_we0                          |   9|          2|    1|          2|
    |xout_M_imag_V_we1                          |   9|          2|    1|          2|
    |xout_M_real_V_address0                     |  14|          3|    5|         15|
    |xout_M_real_V_ce0                          |  14|          3|    1|          3|
    |xout_M_real_V_ce1                          |   9|          2|    1|          2|
    |xout_M_real_V_we0                          |   9|          2|    1|          2|
    |xout_M_real_V_we1                          |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 992|        211|  202|        747|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  18|   0|   18|          0|
    |grp_FFT0_1_fu_110_ap_start_reg                          |   1|   0|    1|          0|
    |grp_FFT_Pipeline_FFT_label1_fu_158_ap_start_reg         |   1|   0|    1|          0|
    |grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86_ap_start_reg     |   1|   0|    1|          0|
    |grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174_ap_start_reg    |   1|   0|    1|          0|
    |grp_FFT_Pipeline_bitreversal_label1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |  23|   0|   23|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           FFT|  return value|
|data_IN_TDATA      |   in|   32|        axis|       data_IN|       pointer|
|data_IN_TVALID     |   in|    1|        axis|       data_IN|       pointer|
|data_IN_TREADY     |  out|    1|        axis|       data_IN|       pointer|
|data_OUT_TDATA     |  out|   32|        axis|      data_OUT|       pointer|
|data_OUT_TVALID    |  out|    1|        axis|      data_OUT|       pointer|
|data_OUT_TREADY    |   in|    1|        axis|      data_OUT|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

