var g_data = {"12":{"st":"inst","pa":0,"n":"/async_fifo1_tb_uvm/bus_tb","l":"SystemVerilog","sn":8,"du":{"n":"work.async_fifo_if","s":3,"b":1},"bc":[{"n":"async_fifo1_tb_uvm","s":11,"b":1},{"n":"bus_tb","s":12,"z":1}],"loc":{"cp":50.89,"data":{"t":[112,57]}}},"13":{"st":"inst","pa":0,"n":"/async_fifo1_tb_uvm/test_inst","l":"Verilog","sn":8,"du":{"n":"work.test","s":4,"b":1},"bc":[{"n":"async_fifo1_tb_uvm","s":11,"b":1},{"n":"test_inst","s":13,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3]}}},"15":{"st":"inst","pa":0,"n":"/async_fifo1_tb_uvm/dut/sync_r2w","l":"Verilog","sn":11,"du":{"n":"work.sync_r2w","s":6,"b":1},"bc":[{"n":"async_fifo1_tb_uvm","s":11,"b":1},{"n":"dut","s":14,"b":1},{"n":"sync_r2w","s":15,"z":1}],"loc":{"cp":90.80,"data":{"s":[3,3],"b":[2,2],"t":[58,42]}}},"16":{"st":"inst","pa":0,"n":"/async_fifo1_tb_uvm/dut/sync_w2r","l":"Verilog","sn":11,"du":{"n":"work.sync_w2r","s":7,"b":1},"bc":[{"n":"async_fifo1_tb_uvm","s":11,"b":1},{"n":"dut","s":14,"b":1},{"n":"sync_w2r","s":16,"z":1}],"loc":{"cp":95.97,"data":{"s":[3,3],"b":[2,2],"t":[58,51]}}},"17":{"st":"inst","pa":0,"n":"/async_fifo1_tb_uvm/dut/fifomem","l":"Verilog","sn":11,"du":{"n":"work.fifomem","s":8,"b":1},"bc":[{"n":"async_fifo1_tb_uvm","s":11,"b":1},{"n":"dut","s":14,"b":1},{"n":"fifomem","s":17,"z":1}],"loc":{"cp":98.57,"data":{"s":[4,4],"b":[2,2],"fc":[2,2],"t":[70,66]}}},"18":{"st":"inst","pa":0,"n":"/async_fifo1_tb_uvm/dut/rptr_empty","l":"Verilog","sn":11,"du":{"n":"work.rptr_empty","s":9,"b":1},"bc":[{"n":"async_fifo1_tb_uvm","s":11,"b":1},{"n":"dut","s":14,"b":1},{"n":"rptr_empty","s":18,"z":1}],"loc":{"cp":93.96,"data":{"s":[11,11],"b":[4,4],"fe":[1,1],"t":[116,88]}}},"19":{"st":"inst","pa":0,"n":"/async_fifo1_tb_uvm/dut/wptr_full","l":"Verilog","sn":11,"du":{"n":"work.wptr_full","s":10,"b":1},"bc":[{"n":"async_fifo1_tb_uvm","s":11,"b":1},{"n":"dut","s":14,"b":1},{"n":"wptr_full","s":19,"z":1}],"loc":{"cp":97.19,"data":{"s":[11,11],"b":[4,4],"fe":[1,1],"t":[116,103]}}},"14":{"st":"inst","pa":0,"n":"/async_fifo1_tb_uvm/dut","l":"Verilog","sn":8,"du":{"n":"work.async_fifo1","s":5,"b":1},"bc":[{"n":"async_fifo1_tb_uvm","s":11,"b":1},{"n":"dut","s":14,"z":1}],"children":[{"n":"wptr_full","id":19,"zf":1,"tc":97.19,"s":100.00,"b":100.00,"fe":100.00,"t":88.79},{"n":"rptr_empty","id":18,"zf":1,"tc":93.96,"s":100.00,"b":100.00,"fe":100.00,"t":75.86},{"n":"fifomem","id":17,"zf":1,"tc":98.57,"s":100.00,"b":100.00,"fc":100.00,"t":94.28},{"n":"sync_w2r","id":16,"zf":1,"tc":95.97,"s":100.00,"b":100.00,"t":87.93},{"n":"sync_r2w","id":15,"zf":1,"tc":90.80,"s":100.00,"b":100.00,"t":72.41}],"rec":{"cp":96.74,"data":{"s":[32,32],"b":[14,14],"fc":[2,2],"fe":[2,2],"t":[522,437]}},"loc":{"cp":83.65,"data":{"t":[104,87]}}},"11":{"st":"inst","pa":0,"n":"/async_fifo1_tb_uvm","l":"Verilog","sn":8,"du":{"n":"work.async_fifo1_tb_uvm","s":2,"b":1},"bc":[{"n":"async_fifo1_tb_uvm","s":11,"z":1}],"children":[{"n":"dut","id":14,"zf":1,"tc":96.74,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00,"t":83.71},{"n":"test_inst","id":13,"zf":1,"tc":100.00,"s":100.00},{"n":"bus_tb","id":12,"zf":1,"tc":50.89,"t":50.89}],"rec":{"cp":95.58,"data":{"s":[49,49],"b":[14,14],"fc":[2,2],"fe":[2,2],"t":[634,494]}},"loc":{"cp":100.00,"data":{"s":[14,14]}}},"20":{"st":"inst","pa":0,"n":"/testbench_sv_unit","l":"SystemVerilog","sn":1,"du":{"n":"work.testbench_sv_unit","s":1,"b":1},"bc":[{"n":"testbench_sv_unit","s":20,"z":1}],"loc":{"cp":86.63,"data":{"s":[124,118],"b":[24,21],"fc":[9,8],"fe":[4,3]}}},"5":{"st":"du","pa":0,"n":"work.async_fifo1","l":"Verilog","sn":11,"one_inst":14,"loc":{"cp":83.65,"data":{"t":[104,87]}}},"2":{"st":"du","pa":0,"n":"work.async_fifo1_tb_uvm","l":"Verilog","sn":8,"one_inst":11,"loc":{"cp":100.00,"data":{"s":[14,14]}}},"3":{"st":"du","pa":0,"n":"work.async_fifo_if","l":"SystemVerilog","sn":9,"loc":{"cp":50.89,"data":{"t":[112,57]}}},"8":{"st":"du","pa":0,"n":"work.fifomem","l":"Verilog","sn":11,"one_inst":17,"loc":{"cp":98.57,"data":{"s":[4,4],"b":[2,2],"fc":[2,2],"t":[70,66]}}},"9":{"st":"du","pa":0,"n":"work.rptr_empty","l":"Verilog","sn":11,"one_inst":18,"loc":{"cp":93.96,"data":{"s":[11,11],"b":[4,4],"fe":[1,1],"t":[116,88]}}},"6":{"st":"du","pa":0,"n":"work.sync_r2w","l":"Verilog","sn":11,"one_inst":15,"loc":{"cp":90.80,"data":{"s":[3,3],"b":[2,2],"t":[58,42]}}},"7":{"st":"du","pa":0,"n":"work.sync_w2r","l":"Verilog","sn":11,"one_inst":16,"loc":{"cp":95.97,"data":{"s":[3,3],"b":[2,2],"t":[58,51]}}},"4":{"st":"du","pa":0,"n":"work.test","l":"Verilog","sn":10,"one_inst":13,"loc":{"cp":100.00,"data":{"s":[3,3]}}},"1":{"st":"du","pa":0,"n":"work.testbench_sv_unit","l":"SystemVerilog","sn":1,"one_inst":20,"loc":{"cp":86.63,"data":{"s":[124,118],"b":[24,21],"fc":[9,8],"fe":[4,3]}}},"10":{"st":"du","pa":0,"n":"work.wptr_full","l":"Verilog","sn":11,"one_inst":19,"loc":{"cp":97.19,"data":{"s":[11,11],"b":[4,4],"fe":[1,1],"t":[116,103]}}}};
processSummaryData(g_data);