set ::env(PROJECT_NAME) ge_1000baseX
set ::env(DESIGN_TOP) ge_1000baseX
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/1000base-x/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/1000base-x/rtl/ge_1000baseX.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
