// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Fri Nov  6 12:01:56 2020
// Host        : pedroazevedo-VirtualBox running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force synth_system.v
// Design      : top_system
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module boot_ctr
   (sram_valid_reg_0,
    rom_r_valid,
    cpu_rst_reg_0,
    cpu_ready,
    boot_reg_0,
    ADDRBWRADDR,
    cpu_rst_reg_1,
    SR,
    cpu_rst_reg_2,
    mem_do_rinst0,
    cpu_rst_reg_3,
    cpu_rst_reg_4,
    \rom_r_addr_reg_rep[9]_0 ,
    Q,
    cpu_rst_req,
    sys_clk_BUFG,
    reset_IBUF,
    boot_ctr_req,
    boot_reg_1,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    cpu_instr,
    pcpi_ready0,
    mem_do_rinst_reg,
    \mem_wstrb_reg[0] ,
    \cpu_state_reg[5] );
  output sram_valid_reg_0;
  output rom_r_valid;
  output cpu_rst_reg_0;
  output cpu_ready;
  output boot_reg_0;
  output [1:0]ADDRBWRADDR;
  output cpu_rst_reg_1;
  output [0:0]SR;
  output [0:0]cpu_rst_reg_2;
  output mem_do_rinst0;
  output cpu_rst_reg_3;
  output [0:0]cpu_rst_reg_4;
  output [9:0]\rom_r_addr_reg_rep[9]_0 ;
  output [9:0]Q;
  input cpu_rst_req;
  input sys_clk_BUFG;
  input reset_IBUF;
  input [0:0]boot_ctr_req;
  input boot_reg_1;
  input ram_reg_bram_0;
  input [2:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input cpu_instr;
  input pcpi_ready0;
  input mem_do_rinst_reg;
  input \mem_wstrb_reg[0] ;
  input [0:0]\cpu_state_reg[5] ;

  wire \<const1> ;
  wire [1:0]ADDRBWRADDR;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [0:0]boot_ctr_req;
  wire boot_reg_0;
  wire boot_reg_1;
  wire cpu_instr;
  wire cpu_ready;
  wire cpu_rst0;
  wire cpu_rst_reg_0;
  wire cpu_rst_reg_1;
  wire [0:0]cpu_rst_reg_2;
  wire cpu_rst_reg_3;
  wire [0:0]cpu_rst_reg_4;
  wire cpu_rst_req;
  wire cpu_rst_req_reg_n_1;
  wire [0:0]\cpu_state_reg[5] ;
  wire mem_do_rinst0;
  wire mem_do_rinst_reg;
  wire \mem_wstrb_reg[0] ;
  wire pcpi_ready0;
  wire ram_reg_bram_0;
  wire [2:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [11:11]ram_w_addr;
  wire reboot_rst;
  wire reset_IBUF;
  wire \rom_r_addr[9]_i_1_n_1 ;
  wire [9:0]rom_r_addr_reg;
  wire [9:0]\rom_r_addr_reg_rep[9]_0 ;
  wire \rom_r_addr_rep[0]_i_1_n_1 ;
  wire \rom_r_addr_rep[1]_i_1_n_1 ;
  wire \rom_r_addr_rep[2]_i_1_n_1 ;
  wire \rom_r_addr_rep[3]_i_1_n_1 ;
  wire \rom_r_addr_rep[4]_i_1_n_1 ;
  wire \rom_r_addr_rep[5]_i_1_n_1 ;
  wire \rom_r_addr_rep[6]_i_1_n_1 ;
  wire \rom_r_addr_rep[7]_i_1_n_1 ;
  wire \rom_r_addr_rep[8]_i_1_n_1 ;
  wire \rom_r_addr_rep[9]_i_1_n_1 ;
  wire \rom_r_addr_rep[9]_i_2_n_1 ;
  wire \rom_r_addr_rep[9]_i_3_n_1 ;
  wire rom_r_valid;
  wire rom_r_valid_i_1_n_1;
  wire sram_valid_reg_0;
  wire sys_clk_BUFG;

  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'hE)) 
    \active[1]_i_1 
       (.I0(cpu_rst_reg_0),
        .I1(reset_IBUF),
        .O(SR));
  FDPE boot_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(boot_reg_1),
        .PRE(reset_IBUF),
        .Q(boot_reg_0));
  FDCE cpu_ready_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(boot_ctr_req),
        .Q(cpu_ready));
  LUT2 #(
    .INIT(4'hE)) 
    cpu_rst_i_1
       (.I0(sram_valid_reg_0),
        .I1(cpu_rst_req_reg_n_1),
        .O(cpu_rst0));
  FDPE cpu_rst_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(cpu_rst0),
        .PRE(reset_IBUF),
        .Q(cpu_rst_reg_0));
  FDCE cpu_rst_req_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(cpu_rst_req),
        .Q(cpu_rst_req_reg_n_1));
  LUT3 #(
    .INIT(8'h10)) 
    \cpu_state[5]_i_1 
       (.I0(cpu_rst_reg_0),
        .I1(reset_IBUF),
        .I2(\cpu_state_reg[5] ),
        .O(cpu_rst_reg_4));
  LUT2 #(
    .INIT(4'h1)) 
    \cpu_state[7]_i_8 
       (.I0(reset_IBUF),
        .I1(cpu_rst_reg_0),
        .O(cpu_rst_reg_1));
  LUT3 #(
    .INIT(8'h01)) 
    \mem_addr[31]_i_4 
       (.I0(cpu_rst_reg_0),
        .I1(reset_IBUF),
        .I2(\mem_wstrb_reg[0] ),
        .O(cpu_rst_reg_3));
  LUT3 #(
    .INIT(8'hEF)) 
    mem_do_rdata_i_3
       (.I0(cpu_rst_reg_0),
        .I1(reset_IBUF),
        .I2(mem_do_rinst_reg),
        .O(mem_do_rinst0));
  LUT3 #(
    .INIT(8'h01)) 
    \quotient_msk[31]_i_2 
       (.I0(cpu_rst_reg_0),
        .I1(reset_IBUF),
        .I2(pcpi_ready0),
        .O(cpu_rst_reg_2));
  LUT6 #(
    .INIT(64'hAAAAFC33AAAACF00)) 
    ram_reg_bram_0_i_15__2
       (.I0(ram_w_addr),
        .I1(ram_reg_bram_0),
        .I2(ram_reg_bram_0_0[0]),
        .I3(boot_reg_0),
        .I4(ram_reg_bram_0_1),
        .I5(ram_reg_bram_0_0[1]),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFAA6A0000AA6A)) 
    ram_reg_bram_0_i_16__2
       (.I0(boot_reg_0),
        .I1(ram_reg_bram_0_0[0]),
        .I2(cpu_instr),
        .I3(ram_reg_bram_0_0[2]),
        .I4(ram_reg_bram_0_1),
        .I5(ram_w_addr),
        .O(ADDRBWRADDR[0]));
  FDCE \ram_w_addr_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[0]),
        .Q(Q[0]));
  FDCE \ram_w_addr_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(\<const1> ),
        .Q(ram_w_addr));
  FDCE \ram_w_addr_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[1]),
        .Q(Q[1]));
  FDCE \ram_w_addr_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[2]),
        .Q(Q[2]));
  FDCE \ram_w_addr_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[3]),
        .Q(Q[3]));
  FDCE \ram_w_addr_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[4]),
        .Q(Q[4]));
  FDCE \ram_w_addr_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[5]),
        .Q(Q[5]));
  FDCE \ram_w_addr_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[6]),
        .Q(Q[6]));
  FDCE \ram_w_addr_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[7]),
        .Q(Q[7]));
  FDCE \ram_w_addr_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[8]),
        .Q(Q[8]));
  FDCE \ram_w_addr_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[9]),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \rom_r_addr[9]_i_1 
       (.I0(rom_r_addr_reg[8]),
        .I1(rom_r_addr_reg[9]),
        .I2(rom_r_addr_reg[6]),
        .I3(rom_r_addr_reg[7]),
        .I4(\rom_r_addr_rep[9]_i_3_n_1 ),
        .O(\rom_r_addr[9]_i_1_n_1 ));
  FDCE \rom_r_addr_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[0]_i_1_n_1 ),
        .Q(rom_r_addr_reg[0]));
  FDCE \rom_r_addr_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[1]_i_1_n_1 ),
        .Q(rom_r_addr_reg[1]));
  FDCE \rom_r_addr_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[2]_i_1_n_1 ),
        .Q(rom_r_addr_reg[2]));
  FDCE \rom_r_addr_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[3]_i_1_n_1 ),
        .Q(rom_r_addr_reg[3]));
  FDCE \rom_r_addr_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[4]_i_1_n_1 ),
        .Q(rom_r_addr_reg[4]));
  FDCE \rom_r_addr_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[5]_i_1_n_1 ),
        .Q(rom_r_addr_reg[5]));
  FDCE \rom_r_addr_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[6]_i_1_n_1 ),
        .Q(rom_r_addr_reg[6]));
  FDCE \rom_r_addr_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[7]_i_1_n_1 ),
        .Q(rom_r_addr_reg[7]));
  FDCE \rom_r_addr_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[8]_i_1_n_1 ),
        .Q(rom_r_addr_reg[8]));
  FDCE \rom_r_addr_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[9]_i_2_n_1 ),
        .Q(rom_r_addr_reg[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[0] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[0]_i_1_n_1 ),
        .Q(\rom_r_addr_reg_rep[9]_0 [0]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[1] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[1]_i_1_n_1 ),
        .Q(\rom_r_addr_reg_rep[9]_0 [1]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[2] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[2]_i_1_n_1 ),
        .Q(\rom_r_addr_reg_rep[9]_0 [2]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[3] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[3]_i_1_n_1 ),
        .Q(\rom_r_addr_reg_rep[9]_0 [3]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[4] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[4]_i_1_n_1 ),
        .Q(\rom_r_addr_reg_rep[9]_0 [4]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[5] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[5]_i_1_n_1 ),
        .Q(\rom_r_addr_reg_rep[9]_0 [5]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[6] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[6]_i_1_n_1 ),
        .Q(\rom_r_addr_reg_rep[9]_0 [6]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[7] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[7]_i_1_n_1 ),
        .Q(\rom_r_addr_reg_rep[9]_0 [7]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[8] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[8]_i_1_n_1 ),
        .Q(\rom_r_addr_reg_rep[9]_0 [8]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[9] 
       (.C(sys_clk_BUFG),
        .CE(\rom_r_addr_rep[9]_i_1_n_1 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[9]_i_2_n_1 ),
        .Q(\rom_r_addr_reg_rep[9]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \rom_r_addr_rep[0]_i_1 
       (.I0(rom_r_addr_reg[0]),
        .O(\rom_r_addr_rep[0]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rom_r_addr_rep[1]_i_1 
       (.I0(rom_r_addr_reg[0]),
        .I1(rom_r_addr_reg[1]),
        .O(\rom_r_addr_rep[1]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \rom_r_addr_rep[2]_i_1 
       (.I0(rom_r_addr_reg[1]),
        .I1(rom_r_addr_reg[0]),
        .I2(rom_r_addr_reg[2]),
        .O(\rom_r_addr_rep[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \rom_r_addr_rep[3]_i_1 
       (.I0(rom_r_addr_reg[2]),
        .I1(rom_r_addr_reg[0]),
        .I2(rom_r_addr_reg[1]),
        .I3(rom_r_addr_reg[3]),
        .O(\rom_r_addr_rep[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rom_r_addr_rep[4]_i_1 
       (.I0(rom_r_addr_reg[3]),
        .I1(rom_r_addr_reg[1]),
        .I2(rom_r_addr_reg[0]),
        .I3(rom_r_addr_reg[2]),
        .I4(rom_r_addr_reg[4]),
        .O(\rom_r_addr_rep[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rom_r_addr_rep[5]_i_1 
       (.I0(rom_r_addr_reg[5]),
        .I1(rom_r_addr_reg[4]),
        .I2(rom_r_addr_reg[2]),
        .I3(rom_r_addr_reg[0]),
        .I4(rom_r_addr_reg[1]),
        .I5(rom_r_addr_reg[3]),
        .O(\rom_r_addr_rep[5]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rom_r_addr_rep[6]_i_1 
       (.I0(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I1(rom_r_addr_reg[6]),
        .O(\rom_r_addr_rep[6]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \rom_r_addr_rep[7]_i_1 
       (.I0(rom_r_addr_reg[6]),
        .I1(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I2(rom_r_addr_reg[7]),
        .O(\rom_r_addr_rep[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \rom_r_addr_rep[8]_i_1 
       (.I0(rom_r_addr_reg[7]),
        .I1(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I2(rom_r_addr_reg[6]),
        .I3(rom_r_addr_reg[8]),
        .O(\rom_r_addr_rep[8]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \rom_r_addr_rep[9]_i_1 
       (.I0(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I1(rom_r_addr_reg[7]),
        .I2(rom_r_addr_reg[6]),
        .I3(rom_r_addr_reg[9]),
        .I4(rom_r_addr_reg[8]),
        .O(\rom_r_addr_rep[9]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \rom_r_addr_rep[9]_i_2 
       (.I0(rom_r_addr_reg[8]),
        .I1(rom_r_addr_reg[6]),
        .I2(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I3(rom_r_addr_reg[7]),
        .I4(rom_r_addr_reg[9]),
        .O(\rom_r_addr_rep[9]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rom_r_addr_rep[9]_i_3 
       (.I0(rom_r_addr_reg[4]),
        .I1(rom_r_addr_reg[2]),
        .I2(rom_r_addr_reg[0]),
        .I3(rom_r_addr_reg[1]),
        .I4(rom_r_addr_reg[3]),
        .I5(rom_r_addr_reg[5]),
        .O(\rom_r_addr_rep[9]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    rom_r_valid_i_1
       (.I0(rom_r_valid),
        .I1(\rom_r_addr_rep[9]_i_3_n_1 ),
        .I2(rom_r_addr_reg[7]),
        .I3(rom_r_addr_reg[6]),
        .I4(rom_r_addr_reg[9]),
        .I5(rom_r_addr_reg[8]),
        .O(rom_r_valid_i_1_n_1));
  FDPE rom_r_valid_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rom_r_valid_i_1_n_1),
        .PRE(reboot_rst),
        .Q(rom_r_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sram_valid_i_1
       (.I0(reset_IBUF),
        .I1(cpu_rst_req_reg_n_1),
        .O(reboot_rst));
  FDPE sram_valid_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rom_r_valid),
        .PRE(reboot_rst),
        .Q(sram_valid_reg_0));
endmodule

module int_mem
   (sram_valid_reg,
    rom_r_valid,
    boot_reset,
    sel_reg,
    sel,
    \s_sel_reg_reg[0] ,
    boot,
    sel_en_reg,
    mem_valid_reg,
    mem_instr_reg,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    cpu_d_req__0,
    i_ready_reg,
    ram_reg_bram_0_14,
    ram_reg_bram_0_15,
    ram_reg_bram_0_16,
    ram_reg_bram_0_17,
    ram_reg_bram_0_18,
    ram_reg_bram_0_19,
    ram_reg_bram_0_20,
    ram_reg_bram_0_21,
    ram_reg_bram_0_22,
    ram_reg_bram_0_23,
    ram_reg_bram_0_24,
    ram_reg_bram_0_25,
    ram_reg_bram_0_26,
    ram_reg_bram_0_27,
    ram_reg_bram_0_28,
    ram_reg_bram_0_29,
    ram_reg_bram_0_30,
    ram_reg_bram_0_31,
    ram_reg_bram_0_32,
    ram_reg_bram_0_33,
    ram_reg_bram_0_34,
    ram_reg_bram_0_35,
    ram_reg_bram_0_36,
    Q,
    cpu_rst_reg,
    SR,
    cpu_rst_reg_0,
    mem_valid_reg_0,
    mem_valid_reg_1,
    instr_jalr0,
    \mem_rdata_q_reg[14] ,
    \mem_rdata_q_reg[3] ,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[11] ,
    D,
    mem_do_rinst0,
    cpu_rst_reg_1,
    cpu_rst_reg_2,
    \rom_r_addr_reg_rep[9] ,
    sys_clk_BUFG,
    ram_reg_bram_0_37,
    ram_reg_bram_0_38,
    ADDRARDADDR,
    DINADIN,
    WEA,
    ram_reg_bram_0_39,
    ram_reg_bram_0_40,
    ram_reg_bram_0_41,
    ram_reg_bram_0_42,
    ram_reg_bram_0_43,
    ram_reg_bram_0_44,
    cpu_rst_req,
    reset_IBUF,
    boot_ctr_req,
    \s_sel_reg_reg[0]_0 ,
    boot_reg,
    sel_en_reg_0,
    cpu_instr,
    \mem_rdata_q_reg[24] ,
    pbus_resp,
    \mem_rdata_q_reg[8] ,
    instr_jalr_i_2,
    \mem_rdata_q_reg[8]_0 ,
    instr_jal_reg,
    \mem_rdata_word_reg[4]_i_1 ,
    \mem_rdata_word_reg[5]_i_1 ,
    instr_jal_i_4,
    \mem_rdata_q_reg[7] ,
    ram_reg_bram_0_45,
    cpu_valid,
    s_sel_reg,
    mem_valid_reg_2,
    slaves_resp,
    \mem_rdata_q[14]_i_2 ,
    \mem_rdata_q[14]_i_2_0 ,
    pcpi_ready0,
    instr_jalr_reg,
    instr_jalr_reg_0,
    \decoded_imm_uj_reg[14] ,
    is_beq_bne_blt_bge_bltu_bgeu_reg,
    \decoded_rd_reg[0] ,
    \decoded_rd_reg[1] ,
    \decoded_rd_reg[2] ,
    \decoded_rd_reg[3] ,
    \decoded_rd_reg[4] ,
    \decoded_rs1_reg_rep[0] ,
    mem_do_rinst_reg,
    \mem_wstrb_reg[0] ,
    \cpu_state_reg[5] );
  output sram_valid_reg;
  output rom_r_valid;
  output boot_reset;
  output sel_reg;
  output sel;
  output \s_sel_reg_reg[0] ;
  output boot;
  output sel_en_reg;
  output mem_valid_reg;
  output mem_instr_reg;
  output ram_reg_bram_0;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  output ram_reg_bram_0_8;
  output ram_reg_bram_0_9;
  output ram_reg_bram_0_10;
  output ram_reg_bram_0_11;
  output ram_reg_bram_0_12;
  output ram_reg_bram_0_13;
  output [0:0]cpu_d_req__0;
  output i_ready_reg;
  output ram_reg_bram_0_14;
  output ram_reg_bram_0_15;
  output ram_reg_bram_0_16;
  output ram_reg_bram_0_17;
  output ram_reg_bram_0_18;
  output ram_reg_bram_0_19;
  output ram_reg_bram_0_20;
  output ram_reg_bram_0_21;
  output ram_reg_bram_0_22;
  output ram_reg_bram_0_23;
  output ram_reg_bram_0_24;
  output ram_reg_bram_0_25;
  output ram_reg_bram_0_26;
  output ram_reg_bram_0_27;
  output ram_reg_bram_0_28;
  output ram_reg_bram_0_29;
  output ram_reg_bram_0_30;
  output ram_reg_bram_0_31;
  output ram_reg_bram_0_32;
  output ram_reg_bram_0_33;
  output ram_reg_bram_0_34;
  output ram_reg_bram_0_35;
  output ram_reg_bram_0_36;
  output [9:0]Q;
  output cpu_rst_reg;
  output [0:0]SR;
  output [0:0]cpu_rst_reg_0;
  output mem_valid_reg_0;
  output mem_valid_reg_1;
  output instr_jalr0;
  output [3:0]\mem_rdata_q_reg[14] ;
  output \mem_rdata_q_reg[3] ;
  output \mem_rdata_q_reg[6] ;
  output [4:0]\mem_rdata_q_reg[11] ;
  output [0:0]D;
  output mem_do_rinst0;
  output cpu_rst_reg_1;
  output [0:0]cpu_rst_reg_2;
  output [9:0]\rom_r_addr_reg_rep[9] ;
  input sys_clk_BUFG;
  input ram_reg_bram_0_37;
  input [45:0]ram_reg_bram_0_38;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [7:0]ram_reg_bram_0_39;
  input [0:0]ram_reg_bram_0_40;
  input [7:0]ram_reg_bram_0_41;
  input [0:0]ram_reg_bram_0_42;
  input [7:0]ram_reg_bram_0_43;
  input [0:0]ram_reg_bram_0_44;
  input cpu_rst_req;
  input reset_IBUF;
  input [0:0]boot_ctr_req;
  input \s_sel_reg_reg[0]_0 ;
  input boot_reg;
  input sel_en_reg_0;
  input cpu_instr;
  input \mem_rdata_q_reg[24] ;
  input [9:0]pbus_resp;
  input \mem_rdata_q_reg[8] ;
  input instr_jalr_i_2;
  input \mem_rdata_q_reg[8]_0 ;
  input instr_jal_reg;
  input \mem_rdata_word_reg[4]_i_1 ;
  input \mem_rdata_word_reg[5]_i_1 ;
  input instr_jal_i_4;
  input \mem_rdata_q_reg[7] ;
  input [2:0]ram_reg_bram_0_45;
  input cpu_valid;
  input [0:0]s_sel_reg;
  input mem_valid_reg_2;
  input [0:0]slaves_resp;
  input \mem_rdata_q[14]_i_2 ;
  input \mem_rdata_q[14]_i_2_0 ;
  input pcpi_ready0;
  input instr_jalr_reg;
  input instr_jalr_reg_0;
  input [6:0]\decoded_imm_uj_reg[14] ;
  input is_beq_bne_blt_bge_bltu_bgeu_reg;
  input \decoded_rd_reg[0] ;
  input \decoded_rd_reg[1] ;
  input \decoded_rd_reg[2] ;
  input \decoded_rd_reg[3] ;
  input \decoded_rd_reg[4] ;
  input \decoded_rs1_reg_rep[0] ;
  input mem_do_rinst_reg;
  input \mem_wstrb_reg[0] ;
  input [0:0]\cpu_state_reg[5] ;

  wire [11:0]ADDRARDADDR;
  wire [0:0]D;
  wire [7:0]DINADIN;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire boot;
  wire [0:0]boot_ctr_req;
  wire boot_reg;
  wire boot_reset;
  wire [0:0]cpu_d_req__0;
  wire cpu_instr;
  wire cpu_ready;
  wire cpu_rst_reg;
  wire [0:0]cpu_rst_reg_0;
  wire cpu_rst_reg_1;
  wire [0:0]cpu_rst_reg_2;
  wire cpu_rst_req;
  wire [0:0]\cpu_state_reg[5] ;
  wire cpu_valid;
  wire [6:0]\decoded_imm_uj_reg[14] ;
  wire \decoded_rd_reg[0] ;
  wire \decoded_rd_reg[1] ;
  wire \decoded_rd_reg[2] ;
  wire \decoded_rd_reg[3] ;
  wire \decoded_rd_reg[4] ;
  wire \decoded_rs1_reg_rep[0] ;
  wire i_ready_reg;
  wire ibus_merge_n_5;
  wire instr_jal_i_4;
  wire instr_jal_reg;
  wire instr_jalr0;
  wire instr_jalr_i_2;
  wire instr_jalr_reg;
  wire instr_jalr_reg_0;
  wire int_sram_n_20;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg;
  wire mem_do_rinst0;
  wire mem_do_rinst_reg;
  wire mem_instr_reg;
  wire \mem_rdata_q[14]_i_2 ;
  wire \mem_rdata_q[14]_i_2_0 ;
  wire [4:0]\mem_rdata_q_reg[11] ;
  wire [3:0]\mem_rdata_q_reg[14] ;
  wire \mem_rdata_q_reg[24] ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_word_reg[4]_i_1 ;
  wire \mem_rdata_word_reg[5]_i_1 ;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire mem_valid_reg_1;
  wire mem_valid_reg_2;
  wire \mem_wstrb_reg[0] ;
  wire [9:0]pbus_resp;
  wire pcpi_ready0;
  wire [68:48]ram_i_req;
  wire [0:0]ram_i_resp;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_13;
  wire ram_reg_bram_0_14;
  wire ram_reg_bram_0_15;
  wire ram_reg_bram_0_16;
  wire ram_reg_bram_0_17;
  wire ram_reg_bram_0_18;
  wire ram_reg_bram_0_19;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_20;
  wire ram_reg_bram_0_21;
  wire ram_reg_bram_0_22;
  wire ram_reg_bram_0_23;
  wire ram_reg_bram_0_24;
  wire ram_reg_bram_0_25;
  wire ram_reg_bram_0_26;
  wire ram_reg_bram_0_27;
  wire ram_reg_bram_0_28;
  wire ram_reg_bram_0_29;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_30;
  wire ram_reg_bram_0_31;
  wire ram_reg_bram_0_32;
  wire ram_reg_bram_0_33;
  wire ram_reg_bram_0_34;
  wire ram_reg_bram_0_35;
  wire ram_reg_bram_0_36;
  wire ram_reg_bram_0_37;
  wire [45:0]ram_reg_bram_0_38;
  wire [7:0]ram_reg_bram_0_39;
  wire ram_reg_bram_0_4;
  wire [0:0]ram_reg_bram_0_40;
  wire [7:0]ram_reg_bram_0_41;
  wire [0:0]ram_reg_bram_0_42;
  wire [7:0]ram_reg_bram_0_43;
  wire [0:0]ram_reg_bram_0_44;
  wire [2:0]ram_reg_bram_0_45;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire reset_IBUF;
  wire [9:0]\rom_r_addr_reg_rep[9] ;
  wire rom_r_valid;
  wire [0:0]s_sel_reg;
  wire \s_sel_reg_reg[0] ;
  wire \s_sel_reg_reg[0]_0 ;
  wire sel;
  wire sel_en_reg;
  wire sel_en_reg_0;
  wire sel_reg;
  wire [0:0]slaves_resp;
  wire sram_valid_reg;
  wire sys_clk_BUFG;

  boot_ctr boot_ctr0
       (.ADDRBWRADDR(ram_i_req[49:48]),
        .Q(Q),
        .SR(SR),
        .boot_ctr_req(boot_ctr_req),
        .boot_reg_0(boot),
        .boot_reg_1(boot_reg),
        .cpu_instr(cpu_instr),
        .cpu_ready(cpu_ready),
        .cpu_rst_reg_0(boot_reset),
        .cpu_rst_reg_1(cpu_rst_reg),
        .cpu_rst_reg_2(cpu_rst_reg_0),
        .cpu_rst_reg_3(cpu_rst_reg_1),
        .cpu_rst_reg_4(cpu_rst_reg_2),
        .cpu_rst_req(cpu_rst_req),
        .\cpu_state_reg[5] (\cpu_state_reg[5] ),
        .mem_do_rinst0(mem_do_rinst0),
        .mem_do_rinst_reg(mem_do_rinst_reg),
        .\mem_wstrb_reg[0] (\mem_wstrb_reg[0] ),
        .pcpi_ready0(pcpi_ready0),
        .ram_reg_bram_0(sel_en_reg_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_45),
        .ram_reg_bram_0_1(sel),
        .reset_IBUF(reset_IBUF),
        .\rom_r_addr_reg_rep[9]_0 (\rom_r_addr_reg_rep[9] ),
        .rom_r_valid(rom_r_valid),
        .sram_valid_reg_0(sram_valid_reg),
        .sys_clk_BUFG(sys_clk_BUFG));
  split__parameterized2 data_bootctr_split
       (.boot(boot),
        .cpu_instr(cpu_instr),
        .mem_instr_reg(mem_instr_reg),
        .\mem_rdata_q_reg[0] (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[0]_0 (int_sram_n_20),
        .pbus_resp(pbus_resp[0]),
        .reset_IBUF(reset_IBUF),
        .\s_sel_reg_reg[0]_0 (\s_sel_reg_reg[0] ),
        .\s_sel_reg_reg[0]_1 (\s_sel_reg_reg[0]_0 ),
        .sys_clk_BUFG(sys_clk_BUFG));
  merge ibus_merge
       (.cpu_instr(cpu_instr),
        .ram_i_req(ram_i_req[68]),
        .ram_i_resp(ram_i_resp),
        .ram_reg_bram_0(mem_valid_reg),
        .ram_reg_bram_0_0(ram_reg_bram_0_45[2]),
        .reset_IBUF(reset_IBUF),
        .s_sel_reg(s_sel_reg),
        .sel(sel),
        .sel_en_reg_0(sel_en_reg),
        .sel_en_reg_1(sel_en_reg_0),
        .\sel_reg_reg[0]_0 (sel_reg),
        .\sel_reg_reg[0]_1 (ibus_merge_n_5),
        .\sel_reg_reg[0]_2 (sram_valid_reg),
        .sys_clk_BUFG(sys_clk_BUFG));
  sram int_sram
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DINADIN(DINADIN),
        .WEA(WEA),
        .cpu_d_req__0(cpu_d_req__0),
        .cpu_instr(cpu_instr),
        .cpu_ready(cpu_ready),
        .cpu_valid(cpu_valid),
        .\decoded_imm_uj_reg[14] (\decoded_imm_uj_reg[14] ),
        .\decoded_rd_reg[0] (\decoded_rd_reg[0] ),
        .\decoded_rd_reg[1] (\decoded_rd_reg[1] ),
        .\decoded_rd_reg[2] (\decoded_rd_reg[2] ),
        .\decoded_rd_reg[3] (\decoded_rd_reg[3] ),
        .\decoded_rd_reg[4] (\decoded_rd_reg[4] ),
        .\decoded_rs1_reg_rep[0] (\decoded_rs1_reg_rep[0] ),
        .i_ready_reg_0(ram_i_resp),
        .i_ready_reg_1(i_ready_reg),
        .instr_jal_i_4(instr_jal_i_4),
        .instr_jal_reg(instr_jal_reg),
        .instr_jalr0(instr_jalr0),
        .instr_jalr_i_2(instr_jalr_i_2),
        .instr_jalr_reg(instr_jalr_reg),
        .instr_jalr_reg_0(instr_jalr_reg_0),
        .is_beq_bne_blt_bge_bltu_bgeu_reg(is_beq_bne_blt_bge_bltu_bgeu_reg),
        .\mem_rdata_q[14]_i_2_0 (\mem_rdata_q[14]_i_2 ),
        .\mem_rdata_q[14]_i_2_1 (\mem_rdata_q[14]_i_2_0 ),
        .\mem_rdata_q_reg[0] (mem_instr_reg),
        .\mem_rdata_q_reg[11] (\mem_rdata_q_reg[11] ),
        .\mem_rdata_q_reg[14] (\mem_rdata_q_reg[14] ),
        .\mem_rdata_q_reg[15] (ibus_merge_n_5),
        .\mem_rdata_q_reg[24] (\s_sel_reg_reg[0] ),
        .\mem_rdata_q_reg[24]_0 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[3] (\mem_rdata_q_reg[3] ),
        .\mem_rdata_q_reg[6] (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[7] (\mem_rdata_q_reg[7] ),
        .\mem_rdata_q_reg[8] (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[8]_0 (\mem_rdata_q_reg[8]_0 ),
        .\mem_rdata_word_reg[4]_i_1 (\mem_rdata_word_reg[4]_i_1 ),
        .\mem_rdata_word_reg[5]_i_1 (\mem_rdata_word_reg[5]_i_1 ),
        .mem_valid_reg(mem_valid_reg),
        .mem_valid_reg_0(mem_valid_reg_0),
        .mem_valid_reg_1(mem_valid_reg_1),
        .mem_valid_reg_2(mem_valid_reg_2),
        .pbus_resp(pbus_resp[9:1]),
        .ram_i_req({ram_i_req[68],ram_i_req[49:48]}),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_10(ram_reg_bram_0_10),
        .ram_reg_bram_0_11(ram_reg_bram_0_11),
        .ram_reg_bram_0_12(ram_reg_bram_0_12),
        .ram_reg_bram_0_13(ram_reg_bram_0_13),
        .ram_reg_bram_0_14(int_sram_n_20),
        .ram_reg_bram_0_15(ram_reg_bram_0_14),
        .ram_reg_bram_0_16(ram_reg_bram_0_15),
        .ram_reg_bram_0_17(ram_reg_bram_0_16),
        .ram_reg_bram_0_18(ram_reg_bram_0_17),
        .ram_reg_bram_0_19(ram_reg_bram_0_18),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_20(ram_reg_bram_0_19),
        .ram_reg_bram_0_21(ram_reg_bram_0_20),
        .ram_reg_bram_0_22(ram_reg_bram_0_21),
        .ram_reg_bram_0_23(ram_reg_bram_0_22),
        .ram_reg_bram_0_24(ram_reg_bram_0_23),
        .ram_reg_bram_0_25(ram_reg_bram_0_24),
        .ram_reg_bram_0_26(ram_reg_bram_0_25),
        .ram_reg_bram_0_27(ram_reg_bram_0_26),
        .ram_reg_bram_0_28(ram_reg_bram_0_27),
        .ram_reg_bram_0_29(ram_reg_bram_0_28),
        .ram_reg_bram_0_3(ram_reg_bram_0_3),
        .ram_reg_bram_0_30(ram_reg_bram_0_29),
        .ram_reg_bram_0_31(ram_reg_bram_0_30),
        .ram_reg_bram_0_32(ram_reg_bram_0_31),
        .ram_reg_bram_0_33(ram_reg_bram_0_32),
        .ram_reg_bram_0_34(ram_reg_bram_0_33),
        .ram_reg_bram_0_35(ram_reg_bram_0_34),
        .ram_reg_bram_0_36(ram_reg_bram_0_35),
        .ram_reg_bram_0_37(ram_reg_bram_0_36),
        .ram_reg_bram_0_38(ram_reg_bram_0_37),
        .ram_reg_bram_0_39(ram_reg_bram_0_38),
        .ram_reg_bram_0_4(ram_reg_bram_0_4),
        .ram_reg_bram_0_40(ram_reg_bram_0_39),
        .ram_reg_bram_0_41(ram_reg_bram_0_40),
        .ram_reg_bram_0_42(ram_reg_bram_0_41),
        .ram_reg_bram_0_43(ram_reg_bram_0_42),
        .ram_reg_bram_0_44(ram_reg_bram_0_43),
        .ram_reg_bram_0_45(ram_reg_bram_0_44),
        .ram_reg_bram_0_5(ram_reg_bram_0_5),
        .ram_reg_bram_0_6(ram_reg_bram_0_6),
        .ram_reg_bram_0_7(ram_reg_bram_0_7),
        .ram_reg_bram_0_8(ram_reg_bram_0_8),
        .ram_reg_bram_0_9(ram_reg_bram_0_9),
        .reset_IBUF(reset_IBUF),
        .s_sel_reg(s_sel_reg),
        .sel_reg(sel_reg),
        .slaves_resp(slaves_resp),
        .sys_clk_BUFG(sys_clk_BUFG));
endmodule

module iob_knn
   (slaves_resp,
    KNN_ENABLE,
    KNN_RESET,
    slaves_req,
    sys_clk_BUFG,
    reset_IBUF,
    \KNN_ENABLE_reg[0]_0 ,
    \KNN_RESET_reg[0]_0 );
  output [0:0]slaves_resp;
  output KNN_ENABLE;
  output KNN_RESET;
  input [0:0]slaves_req;
  input sys_clk_BUFG;
  input reset_IBUF;
  input \KNN_ENABLE_reg[0]_0 ;
  input \KNN_RESET_reg[0]_0 ;

  wire \<const1> ;
  wire reset_IBUF;
  wire [0:0]slaves_req;
  wire [0:0]slaves_resp;
  wire sys_clk_BUFG;

  VCC VCC
       (.P(\<const1> ));
  FDCE \ready_int_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(slaves_req),
        .Q(slaves_resp));
endmodule

module iob_picorv32
   (trap_reg,
    cpu_instr,
    Q,
    \mem_rdata_q_reg[0] ,
    cpu_valid,
    \mem_wdata_reg[0] ,
    \mem_addr_reg[30] ,
    recv_buf_valid_reg,
    slaves_req,
    \mem_wstrb_reg[0] ,
    tx_en_reg,
    \mem_wdata_reg[0]_0 ,
    \mem_wdata_reg[0]_1 ,
    \mem_wdata_reg[0]_2 ,
    \mem_wdata_reg[0]_3 ,
    \mem_wdata_reg[0]_4 ,
    \mem_rdata_q_reg[5] ,
    \mem_rdata_q_reg[14] ,
    \mem_rdata_q_reg[7] ,
    pcpi_ready0,
    \counter_reg_reg[0] ,
    \counter_reg_reg[15] ,
    \mem_addr_reg[3] ,
    \mem_addr_reg[3]_0 ,
    \mem_addr_reg[31] ,
    rst_soft,
    \mem_addr_reg[31]_0 ,
    \mem_addr_reg[4] ,
    \mem_wdata_reg[7] ,
    data_write_en5_out,
    \send_bitcnt_reg[0] ,
    boot_ctr_req,
    cpu_rst_req,
    mem_instr_reg,
    ADDRARDADDR,
    WEA,
    \mem_wstrb_reg[1] ,
    \mem_wstrb_reg[2] ,
    \mem_wstrb_reg[3] ,
    DINADIN,
    \mem_wdata_reg[15] ,
    \mem_wdata_reg[23] ,
    \mem_wdata_reg[31] ,
    cpu_d_req,
    mem_instr_reg_0,
    ram_i_req,
    \mem_addr_reg[31]_1 ,
    cpu_i_req,
    \mem_rdata_q_reg[6] ,
    \mem_state_reg[0] ,
    \mem_rdata_q_reg[15] ,
    \mem_rdata_q_reg[9] ,
    \mem_rdata_q_reg[10] ,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[11] ,
    n_0_996_BUFG_inst_n_1,
    sys_clk_BUFG,
    instr_jal_reg,
    SR,
    instr_jalr0,
    D,
    mem_do_rinst0,
    is_beq_bne_blt_bge_bltu_bgeu_reg,
    cpu_d_req__0,
    boot,
    E,
    recv_buf_valid,
    tx_en,
    \TIMER_SAMPLE_reg[0] ,
    TIMER_ENABLE,
    TIMER_RESET,
    KNN_ENABLE,
    KNN_RESET,
    boot_reset,
    reset_IBUF,
    \decoded_imm_uj_reg[29] ,
    is_beq_bne_blt_bge_bltu_bgeu_reg_0,
    is_beq_bne_blt_bge_bltu_bgeu_reg_1,
    \cpu_state_reg[7] ,
    \mem_rdata_q_reg[31] ,
    \mem_rdata_word_reg[0]_i_4 ,
    \mem_rdata_word_reg[7]_i_1 ,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[2] ,
    \mem_rdata_q_reg[3] ,
    \mem_rdata_q_reg[4] ,
    \mem_rdata_q_reg[5]_0 ,
    \mem_rdata_q_reg[6]_0 ,
    \mem_rdata_q_reg[15]_0 ,
    \mem_rdata_q_reg[15]_1 ,
    \mem_rdata_word_reg[1]_i_4 ,
    \send_pattern_reg[7] ,
    \send_bitcnt_reg[0]_0 ,
    ready_reg,
    \mem_rdata_q_reg[16] ,
    \mem_rdata_q_reg[17] ,
    \mem_rdata_q_reg[18] ,
    \mem_rdata_q_reg[19] ,
    \mem_rdata_q_reg[20] ,
    \mem_rdata_q_reg[21] ,
    \mem_rdata_q_reg[22] ,
    \mem_rdata_q_reg[23] ,
    \mem_rdata_q_reg[24] ,
    \mem_rdata_q_reg[25] ,
    \mem_rdata_q_reg[26] ,
    \mem_rdata_q_reg[27] ,
    \mem_rdata_q_reg[28] ,
    \mem_rdata_q_reg[29] ,
    \mem_rdata_q_reg[30] ,
    \mem_rdata_q_reg[31]_0 ,
    \mem_rdata_q_reg[31]_1 ,
    \mem_rdata_q_reg[6]_1 ,
    \mem_rdata_q_reg[8]_0 ,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    sel_reg,
    sel,
    DOUTADOUT,
    ram_reg_bram_0_1,
    mem_valid_reg,
    \mem_rdata_q_reg[1]_0 ,
    instr_jalr_reg,
    \mem_rdata_q_reg[2]_0 ,
    \mem_rdata_q_reg[3]_0 ,
    \mem_rdata_q_reg[4]_0 ,
    \mem_rdata_q_reg[5]_1 ,
    \mem_rdata_q_reg[6]_2 ,
    \mem_wstrb_reg[0]_0 ,
    \cpu_state_reg[5] ,
    \mem_rdata_q_reg[8]_1 ,
    \mem_rdata_q_reg[9]_0 ,
    \mem_rdata_word_reg[2] ,
    \mem_rdata_q_reg[10]_0 ,
    \mem_rdata_word_reg[3] ,
    \mem_rdata_q_reg[11]_0 ,
    \mem_rdata_word_reg[4] ,
    \mem_rdata_word_reg[4]_i_1 ,
    \mem_rdata_word_reg[5] ,
    \mem_rdata_word_reg[5]_i_1 ,
    \mem_rdata_word_reg[6]_i_1 ,
    \mem_rdata_q_reg[7]_0 ,
    \mem_rdata_word_reg[7]_i_1_0 ,
    \mem_rdata_q_reg[15]_2 ,
    \quotient_msk_reg[31] ,
    \mem_wstrb_reg[3]_0 ,
    \decoded_imm_uj_reg[14] ,
    \mem_rdata_q_reg[7]_1 ,
    \decoded_rd_reg[4] );
  output trap_reg;
  output cpu_instr;
  output [0:0]Q;
  output \mem_rdata_q_reg[0] ;
  output cpu_valid;
  output \mem_wdata_reg[0] ;
  output \mem_addr_reg[30] ;
  output recv_buf_valid_reg;
  output [21:0]slaves_req;
  output \mem_wstrb_reg[0] ;
  output tx_en_reg;
  output \mem_wdata_reg[0]_0 ;
  output \mem_wdata_reg[0]_1 ;
  output \mem_wdata_reg[0]_2 ;
  output \mem_wdata_reg[0]_3 ;
  output \mem_wdata_reg[0]_4 ;
  output \mem_rdata_q_reg[5] ;
  output [6:0]\mem_rdata_q_reg[14] ;
  output \mem_rdata_q_reg[7] ;
  output pcpi_ready0;
  output \counter_reg_reg[0] ;
  output [8:0]\counter_reg_reg[15] ;
  output \mem_addr_reg[3] ;
  output \mem_addr_reg[3]_0 ;
  output [2:0]\mem_addr_reg[31] ;
  output rst_soft;
  output \mem_addr_reg[31]_0 ;
  output [0:0]\mem_addr_reg[4] ;
  output [7:0]\mem_wdata_reg[7] ;
  output data_write_en5_out;
  output [0:0]\send_bitcnt_reg[0] ;
  output [0:0]boot_ctr_req;
  output cpu_rst_req;
  output [1:0]mem_instr_reg;
  output [11:0]ADDRARDADDR;
  output [0:0]WEA;
  output [0:0]\mem_wstrb_reg[1] ;
  output [0:0]\mem_wstrb_reg[2] ;
  output [0:0]\mem_wstrb_reg[3] ;
  output [7:0]DINADIN;
  output [7:0]\mem_wdata_reg[15] ;
  output [7:0]\mem_wdata_reg[23] ;
  output [7:0]\mem_wdata_reg[31] ;
  output [0:0]cpu_d_req;
  output mem_instr_reg_0;
  output [45:0]ram_i_req;
  output \mem_addr_reg[31]_1 ;
  output [0:0]cpu_i_req;
  output \mem_rdata_q_reg[6] ;
  output \mem_state_reg[0] ;
  output \mem_rdata_q_reg[15] ;
  output \mem_rdata_q_reg[9] ;
  output \mem_rdata_q_reg[10] ;
  output \mem_rdata_q_reg[8] ;
  output \mem_rdata_q_reg[11] ;
  output n_0_996_BUFG_inst_n_1;
  input sys_clk_BUFG;
  input instr_jal_reg;
  input [0:0]SR;
  input instr_jalr0;
  input [0:0]D;
  input mem_do_rinst0;
  input is_beq_bne_blt_bge_bltu_bgeu_reg;
  input [0:0]cpu_d_req__0;
  input boot;
  input [0:0]E;
  input recv_buf_valid;
  input tx_en;
  input [0:0]\TIMER_SAMPLE_reg[0] ;
  input TIMER_ENABLE;
  input TIMER_RESET;
  input KNN_ENABLE;
  input KNN_RESET;
  input boot_reset;
  input reset_IBUF;
  input \decoded_imm_uj_reg[29] ;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_1;
  input \cpu_state_reg[7] ;
  input [61:0]\mem_rdata_q_reg[31] ;
  input \mem_rdata_word_reg[0]_i_4 ;
  input [0:0]\mem_rdata_word_reg[7]_i_1 ;
  input \mem_rdata_q_reg[1] ;
  input \mem_rdata_q_reg[2] ;
  input \mem_rdata_q_reg[3] ;
  input \mem_rdata_q_reg[4] ;
  input \mem_rdata_q_reg[5]_0 ;
  input \mem_rdata_q_reg[6]_0 ;
  input \mem_rdata_q_reg[15]_0 ;
  input [7:0]\mem_rdata_q_reg[15]_1 ;
  input [1:0]\mem_rdata_word_reg[1]_i_4 ;
  input [6:0]\send_pattern_reg[7] ;
  input [0:0]\send_bitcnt_reg[0]_0 ;
  input ready_reg;
  input \mem_rdata_q_reg[16] ;
  input \mem_rdata_q_reg[17] ;
  input \mem_rdata_q_reg[18] ;
  input \mem_rdata_q_reg[19] ;
  input \mem_rdata_q_reg[20] ;
  input \mem_rdata_q_reg[21] ;
  input \mem_rdata_q_reg[22] ;
  input \mem_rdata_q_reg[23] ;
  input \mem_rdata_q_reg[24] ;
  input \mem_rdata_q_reg[25] ;
  input \mem_rdata_q_reg[26] ;
  input \mem_rdata_q_reg[27] ;
  input \mem_rdata_q_reg[28] ;
  input \mem_rdata_q_reg[29] ;
  input \mem_rdata_q_reg[30] ;
  input \mem_rdata_q_reg[31]_0 ;
  input \mem_rdata_q_reg[31]_1 ;
  input \mem_rdata_q_reg[6]_1 ;
  input \mem_rdata_q_reg[8]_0 ;
  input ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input sel_reg;
  input sel;
  input [31:0]DOUTADOUT;
  input [9:0]ram_reg_bram_0_1;
  input mem_valid_reg;
  input \mem_rdata_q_reg[1]_0 ;
  input instr_jalr_reg;
  input \mem_rdata_q_reg[2]_0 ;
  input \mem_rdata_q_reg[3]_0 ;
  input \mem_rdata_q_reg[4]_0 ;
  input \mem_rdata_q_reg[5]_1 ;
  input \mem_rdata_q_reg[6]_2 ;
  input \mem_wstrb_reg[0]_0 ;
  input [0:0]\cpu_state_reg[5] ;
  input \mem_rdata_q_reg[8]_1 ;
  input \mem_rdata_q_reg[9]_0 ;
  input \mem_rdata_word_reg[2] ;
  input \mem_rdata_q_reg[10]_0 ;
  input \mem_rdata_word_reg[3] ;
  input \mem_rdata_q_reg[11]_0 ;
  input \mem_rdata_word_reg[4] ;
  input \mem_rdata_word_reg[4]_i_1 ;
  input \mem_rdata_word_reg[5] ;
  input \mem_rdata_word_reg[5]_i_1 ;
  input \mem_rdata_word_reg[6]_i_1 ;
  input \mem_rdata_q_reg[7]_0 ;
  input \mem_rdata_word_reg[7]_i_1_0 ;
  input \mem_rdata_q_reg[15]_2 ;
  input [0:0]\quotient_msk_reg[31] ;
  input [0:0]\mem_wstrb_reg[3]_0 ;
  input [3:0]\decoded_imm_uj_reg[14] ;
  input \mem_rdata_q_reg[7]_1 ;
  input [4:0]\decoded_rd_reg[4] ;

  wire [11:0]ADDRARDADDR;
  wire [0:0]D;
  wire [7:0]DINADIN;
  wire [31:0]DOUTADOUT;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire TIMER_ENABLE;
  wire TIMER_RESET;
  wire [0:0]\TIMER_SAMPLE_reg[0] ;
  wire [0:0]WEA;
  wire \active[0]_i_5_n_1 ;
  wire boot;
  wire [0:0]boot_ctr_req;
  wire boot_reset;
  wire \counter_reg_reg[0] ;
  wire [8:0]\counter_reg_reg[15] ;
  wire [0:0]cpu_d_req;
  wire [0:0]cpu_d_req__0;
  wire [0:0]cpu_i_req;
  wire cpu_instr;
  wire cpu_rst_req;
  wire [0:0]\cpu_state_reg[5] ;
  wire \cpu_state_reg[7] ;
  wire cpu_valid;
  wire data_write_en5_out;
  wire [3:0]\decoded_imm_uj_reg[14] ;
  wire \decoded_imm_uj_reg[29] ;
  wire [4:0]\decoded_rd_reg[4] ;
  wire instr_add;
  wire instr_addi;
  wire instr_jal_reg;
  wire instr_jalr;
  wire instr_jalr0;
  wire instr_jalr_reg;
  wire instr_lui0;
  wire instr_sub;
  wire is_beq_bne_blt_bge_bltu_bgeu;
  wire is_beq_bne_blt_bge_bltu_bgeu_i_1_n_1;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_1;
  wire is_lui_auipc_jal_jalr_addi_add_sub0;
  wire is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_1;
  wire latched_branch;
  wire latched_branch_i_1_n_1;
  wire latched_stalu_i_1_n_1;
  wire latched_store_i_1_n_1;
  wire \mem_addr_reg[30] ;
  wire [2:0]\mem_addr_reg[31] ;
  wire \mem_addr_reg[31]_0 ;
  wire \mem_addr_reg[31]_1 ;
  wire \mem_addr_reg[3] ;
  wire \mem_addr_reg[3]_0 ;
  wire [0:0]\mem_addr_reg[4] ;
  wire mem_do_rdata;
  wire mem_do_rdata_i_1_n_1;
  wire mem_do_rinst0;
  wire mem_do_wdata;
  wire mem_do_wdata_i_1_n_1;
  wire [1:0]mem_instr_reg;
  wire mem_instr_reg_0;
  wire \mem_rdata_q_reg[0] ;
  wire \mem_rdata_q_reg[10] ;
  wire \mem_rdata_q_reg[10]_0 ;
  wire \mem_rdata_q_reg[11] ;
  wire \mem_rdata_q_reg[11]_0 ;
  wire [6:0]\mem_rdata_q_reg[14] ;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[15]_0 ;
  wire [7:0]\mem_rdata_q_reg[15]_1 ;
  wire \mem_rdata_q_reg[15]_2 ;
  wire \mem_rdata_q_reg[16] ;
  wire \mem_rdata_q_reg[17] ;
  wire \mem_rdata_q_reg[18] ;
  wire \mem_rdata_q_reg[19] ;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[1]_0 ;
  wire \mem_rdata_q_reg[20] ;
  wire \mem_rdata_q_reg[21] ;
  wire \mem_rdata_q_reg[22] ;
  wire \mem_rdata_q_reg[23] ;
  wire \mem_rdata_q_reg[24] ;
  wire \mem_rdata_q_reg[25] ;
  wire \mem_rdata_q_reg[26] ;
  wire \mem_rdata_q_reg[27] ;
  wire \mem_rdata_q_reg[28] ;
  wire \mem_rdata_q_reg[29] ;
  wire \mem_rdata_q_reg[2] ;
  wire \mem_rdata_q_reg[2]_0 ;
  wire \mem_rdata_q_reg[30] ;
  wire [61:0]\mem_rdata_q_reg[31] ;
  wire \mem_rdata_q_reg[31]_0 ;
  wire \mem_rdata_q_reg[31]_1 ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[3]_0 ;
  wire \mem_rdata_q_reg[4] ;
  wire \mem_rdata_q_reg[4]_0 ;
  wire \mem_rdata_q_reg[5] ;
  wire \mem_rdata_q_reg[5]_0 ;
  wire \mem_rdata_q_reg[5]_1 ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[6]_0 ;
  wire \mem_rdata_q_reg[6]_1 ;
  wire \mem_rdata_q_reg[6]_2 ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[7]_1 ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_q_reg[8]_1 ;
  wire \mem_rdata_q_reg[9] ;
  wire \mem_rdata_q_reg[9]_0 ;
  wire \mem_rdata_word_reg[0]_i_4 ;
  wire [1:0]\mem_rdata_word_reg[1]_i_4 ;
  wire \mem_rdata_word_reg[2] ;
  wire \mem_rdata_word_reg[3] ;
  wire \mem_rdata_word_reg[4] ;
  wire \mem_rdata_word_reg[4]_i_1 ;
  wire \mem_rdata_word_reg[5] ;
  wire \mem_rdata_word_reg[5]_i_1 ;
  wire \mem_rdata_word_reg[6]_i_1 ;
  wire [0:0]\mem_rdata_word_reg[7]_i_1 ;
  wire \mem_rdata_word_reg[7]_i_1_0 ;
  wire \mem_state_reg[0] ;
  wire mem_valid_reg;
  wire \mem_wdata_reg[0] ;
  wire \mem_wdata_reg[0]_0 ;
  wire \mem_wdata_reg[0]_1 ;
  wire \mem_wdata_reg[0]_2 ;
  wire [7:0]\mem_wdata_reg[15] ;
  wire [7:0]\mem_wdata_reg[23] ;
  wire [7:0]\mem_wdata_reg[31] ;
  wire [7:0]\mem_wdata_reg[7] ;
  wire \mem_wstrb_reg[0] ;
  wire \mem_wstrb_reg[0]_0 ;
  wire [0:0]\mem_wstrb_reg[1] ;
  wire [0:0]\mem_wstrb_reg[2] ;
  wire [0:0]\mem_wstrb_reg[3] ;
  wire [0:0]\mem_wstrb_reg[3]_0 ;
  wire n_0_996_BUFG_inst_n_1;
  wire pcpi_ready0;
  wire pcpi_valid13_out;
  wire pcpi_valid_i_1_n_1;
  wire picorv32_core_n_14;
  wire picorv32_core_n_15;
  wire picorv32_core_n_16;
  wire picorv32_core_n_17;
  wire picorv32_core_n_2;
  wire picorv32_core_n_201;
  wire picorv32_core_n_202;
  wire picorv32_core_n_203;
  wire picorv32_core_n_204;
  wire picorv32_core_n_205;
  wire picorv32_core_n_206;
  wire picorv32_core_n_208;
  wire picorv32_core_n_216;
  wire picorv32_core_n_217;
  wire picorv32_core_n_219;
  wire picorv32_core_n_220;
  wire picorv32_core_n_221;
  wire picorv32_core_n_51;
  wire picorv32_core_n_52;
  wire picorv32_core_n_54;
  wire picorv32_core_n_55;
  wire picorv32_core_n_64;
  wire picorv32_core_n_66;
  wire picorv32_core_n_68;
  wire picorv32_core_n_70;
  wire [0:0]\quotient_msk_reg[31] ;
  wire [45:0]ram_i_req;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire ready_reg;
  wire recv_buf_valid;
  wire recv_buf_valid_reg;
  wire reset_IBUF;
  wire rst_soft;
  wire sel;
  wire sel_reg;
  wire [0:0]\send_bitcnt_reg[0] ;
  wire [0:0]\send_bitcnt_reg[0]_0 ;
  wire [6:0]\send_pattern_reg[7] ;
  wire [21:0]slaves_req;
  wire sys_clk_BUFG;
  wire trap_reg;
  wire tx_en;
  wire tx_en_reg;

  LUT2 #(
    .INIT(4'h7)) 
    \active[0]_i_5 
       (.I0(picorv32_core_n_201),
        .I1(picorv32_core_n_202),
        .O(\active[0]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_1
       (.I0(\mem_rdata_q_reg[0] ),
        .I1(picorv32_core_n_54),
        .I2(picorv32_core_n_55),
        .I3(is_beq_bne_blt_bge_bltu_bgeu_reg),
        .I4(instr_lui0),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_1));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    is_lui_auipc_jal_jalr_addi_add_sub_i_1
       (.I0(instr_add),
        .I1(instr_addi),
        .I2(instr_sub),
        .I3(instr_jalr),
        .I4(picorv32_core_n_2),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_1));
  LUT6 #(
    .INIT(64'h7F70FFFF7F700000)) 
    latched_branch_i_1
       (.I0(picorv32_core_n_68),
        .I1(picorv32_core_n_220),
        .I2(picorv32_core_n_52),
        .I3(picorv32_core_n_219),
        .I4(latched_branch),
        .I5(picorv32_core_n_15),
        .O(latched_branch_i_1_n_1));
  LUT5 #(
    .INIT(32'hF7F70020)) 
    latched_stalu_i_1
       (.I0(picorv32_core_n_70),
        .I1(Q),
        .I2(picorv32_core_n_52),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(picorv32_core_n_16),
        .O(latched_stalu_i_1_n_1));
  LUT6 #(
    .INIT(64'hFFFFFBFB0000F8C8)) 
    latched_store_i_1
       (.I0(picorv32_core_n_216),
        .I1(picorv32_core_n_221),
        .I2(picorv32_core_n_66),
        .I3(picorv32_core_n_51),
        .I4(picorv32_core_n_217),
        .I5(picorv32_core_n_14),
        .O(latched_store_i_1_n_1));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    mem_do_rdata_i_1
       (.I0(Q),
        .I1(picorv32_core_n_206),
        .I2(picorv32_core_n_205),
        .I3(mem_do_rinst0),
        .I4(mem_do_rdata),
        .O(mem_do_rdata_i_1_n_1));
  LUT6 #(
    .INIT(64'h5557555500030000)) 
    mem_do_wdata_i_1
       (.I0(mem_do_rinst0),
        .I1(picorv32_core_n_206),
        .I2(Q),
        .I3(picorv32_core_n_51),
        .I4(picorv32_core_n_204),
        .I5(mem_do_wdata),
        .O(mem_do_wdata_i_1_n_1));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    pcpi_valid_i_1
       (.I0(pcpi_valid13_out),
        .I1(picorv32_core_n_64),
        .I2(picorv32_core_n_51),
        .I3(picorv32_core_n_208),
        .I4(picorv32_core_n_203),
        .I5(picorv32_core_n_17),
        .O(pcpi_valid_i_1_n_1));
  picorv32 picorv32_core
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DINADIN(DINADIN),
        .DOUTADOUT(DOUTADOUT),
        .E(instr_lui0),
        .Q({Q,picorv32_core_n_51,picorv32_core_n_52}),
        .SR(SR),
        .TIMER_ENABLE(TIMER_ENABLE),
        .TIMER_RESET(TIMER_RESET),
        .\TIMER_SAMPLE_reg[0] (\TIMER_SAMPLE_reg[0] ),
        .WEA(WEA),
        .\active[0]_i_2 (\active[0]_i_5_n_1 ),
        .boot(boot),
        .boot_ctr_req(boot_ctr_req),
        .boot_reset(boot_reset),
        .\counter_reg_reg[0] (\counter_reg_reg[0] ),
        .\counter_reg_reg[15] (\counter_reg_reg[15] ),
        .cpu_d_req(cpu_d_req),
        .cpu_d_req__0(cpu_d_req__0),
        .cpu_i_req(cpu_i_req),
        .cpu_rst_req(cpu_rst_req),
        .\cpu_state_reg[0]_0 (picorv32_core_n_216),
        .\cpu_state_reg[0]_1 (picorv32_core_n_221),
        .\cpu_state_reg[1]_0 (picorv32_core_n_70),
        .\cpu_state_reg[1]_1 (picorv32_core_n_203),
        .\cpu_state_reg[3]_0 (picorv32_core_n_66),
        .\cpu_state_reg[3]_1 (picorv32_core_n_206),
        .\cpu_state_reg[5]_0 (\cpu_state_reg[5] ),
        .\cpu_state_reg[6]_0 (picorv32_core_n_208),
        .\cpu_state_reg[7]_0 (picorv32_core_n_217),
        .\cpu_state_reg[7]_1 (\cpu_state_reg[7] ),
        .cpu_valid(cpu_valid),
        .\decoded_imm_uj_reg[14]_0 (\decoded_imm_uj_reg[14] ),
        .\decoded_imm_uj_reg[29]_0 (\decoded_imm_uj_reg[29] ),
        .\decoded_rd_reg[4]_0 (\decoded_rd_reg[4] ),
        .decoder_trigger_reg_0(picorv32_core_n_219),
        .instr_add(instr_add),
        .instr_addi(instr_addi),
        .instr_jal_reg_0(picorv32_core_n_2),
        .instr_jal_reg_1(instr_jal_reg),
        .instr_jalr(instr_jalr),
        .instr_jalr0(instr_jalr0),
        .instr_jalr_reg_0(picorv32_core_n_64),
        .instr_jalr_reg_1(instr_jalr_reg),
        .instr_sub(instr_sub),
        .is_beq_bne_blt_bge_bltu_bgeu(is_beq_bne_blt_bge_bltu_bgeu),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_0(picorv32_core_n_68),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_1(picorv32_core_n_220),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_2(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_1),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_3(is_beq_bne_blt_bge_bltu_bgeu_reg_0),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_4(is_beq_bne_blt_bge_bltu_bgeu_reg_1),
        .is_lui_auipc_jal_jalr_addi_add_sub0(is_lui_auipc_jal_jalr_addi_add_sub0),
        .is_lui_auipc_jal_jalr_addi_add_sub_reg_0(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_1),
        .latched_branch(latched_branch),
        .latched_branch_reg_0(picorv32_core_n_15),
        .latched_branch_reg_1(latched_branch_i_1_n_1),
        .latched_stalu_reg_0(picorv32_core_n_16),
        .latched_stalu_reg_1(latched_stalu_i_1_n_1),
        .latched_store_reg_0(picorv32_core_n_14),
        .latched_store_reg_1(latched_store_i_1_n_1),
        .\mem_addr_reg[29]_0 (slaves_req[19]),
        .\mem_addr_reg[30]_0 (\mem_addr_reg[30] ),
        .\mem_addr_reg[31]_0 (\mem_addr_reg[31]_0 ),
        .\mem_addr_reg[31]_1 (\mem_addr_reg[31] ),
        .\mem_addr_reg[31]_2 (\mem_addr_reg[31]_1 ),
        .\mem_addr_reg[3]_0 (\mem_addr_reg[3] ),
        .\mem_addr_reg[3]_1 (\mem_addr_reg[3]_0 ),
        .\mem_addr_reg[4]_0 (\mem_addr_reg[4] ),
        .mem_do_prefetch_reg_0(picorv32_core_n_204),
        .mem_do_prefetch_reg_1(picorv32_core_n_205),
        .mem_do_rdata(mem_do_rdata),
        .mem_do_rdata_reg_0(mem_do_rdata_i_1_n_1),
        .mem_do_rinst0(mem_do_rinst0),
        .mem_do_wdata(mem_do_wdata),
        .mem_do_wdata_reg_0(mem_do_wdata_i_1_n_1),
        .mem_instr_reg_0(cpu_instr),
        .mem_instr_reg_1(data_write_en5_out),
        .mem_instr_reg_2(mem_instr_reg),
        .mem_instr_reg_3(mem_instr_reg_0),
        .\mem_rdata_q_reg[0]_0 (\mem_rdata_q_reg[0] ),
        .\mem_rdata_q_reg[10]_0 (\mem_rdata_q_reg[10] ),
        .\mem_rdata_q_reg[10]_1 (\mem_rdata_q_reg[10]_0 ),
        .\mem_rdata_q_reg[11]_0 (\mem_rdata_q_reg[11] ),
        .\mem_rdata_q_reg[11]_1 (\mem_rdata_q_reg[11]_0 ),
        .\mem_rdata_q_reg[14]_0 (\mem_rdata_q_reg[14] ),
        .\mem_rdata_q_reg[15]_0 (\mem_rdata_q_reg[15] ),
        .\mem_rdata_q_reg[15]_1 (\mem_rdata_q_reg[15]_0 ),
        .\mem_rdata_q_reg[15]_2 (\mem_rdata_q_reg[15]_1 ),
        .\mem_rdata_q_reg[15]_3 (\mem_rdata_q_reg[15]_2 ),
        .\mem_rdata_q_reg[16]_0 (\mem_rdata_q_reg[16] ),
        .\mem_rdata_q_reg[17]_0 (\mem_rdata_q_reg[17] ),
        .\mem_rdata_q_reg[18]_0 (\mem_rdata_q_reg[18] ),
        .\mem_rdata_q_reg[19]_0 (\mem_rdata_q_reg[19] ),
        .\mem_rdata_q_reg[1]_0 (\mem_rdata_q_reg[1] ),
        .\mem_rdata_q_reg[1]_1 (\mem_rdata_q_reg[1]_0 ),
        .\mem_rdata_q_reg[20]_0 (\mem_rdata_q_reg[20] ),
        .\mem_rdata_q_reg[21]_0 (\mem_rdata_q_reg[21] ),
        .\mem_rdata_q_reg[22]_0 (\mem_rdata_q_reg[22] ),
        .\mem_rdata_q_reg[23]_0 (\mem_rdata_q_reg[23] ),
        .\mem_rdata_q_reg[24]_0 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[25]_0 (\mem_rdata_q_reg[25] ),
        .\mem_rdata_q_reg[26]_0 (\mem_rdata_q_reg[26] ),
        .\mem_rdata_q_reg[27]_0 (\mem_rdata_q_reg[27] ),
        .\mem_rdata_q_reg[28]_0 (\mem_rdata_q_reg[28] ),
        .\mem_rdata_q_reg[29]_0 (\mem_rdata_q_reg[29] ),
        .\mem_rdata_q_reg[2]_0 (\mem_rdata_q_reg[2] ),
        .\mem_rdata_q_reg[2]_1 (\mem_rdata_q_reg[2]_0 ),
        .\mem_rdata_q_reg[30]_0 (\mem_rdata_q_reg[30] ),
        .\mem_rdata_q_reg[31]_0 (\mem_rdata_q_reg[31] ),
        .\mem_rdata_q_reg[31]_1 (\mem_rdata_q_reg[31]_0 ),
        .\mem_rdata_q_reg[31]_2 (\mem_rdata_q_reg[31]_1 ),
        .\mem_rdata_q_reg[3]_0 (\mem_rdata_q_reg[3] ),
        .\mem_rdata_q_reg[3]_1 (\mem_rdata_q_reg[3]_0 ),
        .\mem_rdata_q_reg[4]_0 (\mem_rdata_q_reg[4] ),
        .\mem_rdata_q_reg[4]_1 (\mem_rdata_q_reg[4]_0 ),
        .\mem_rdata_q_reg[5]_0 ({\mem_rdata_q_reg[5] ,picorv32_core_n_54,picorv32_core_n_55}),
        .\mem_rdata_q_reg[5]_1 (\mem_rdata_q_reg[5]_0 ),
        .\mem_rdata_q_reg[5]_2 (\mem_rdata_q_reg[5]_1 ),
        .\mem_rdata_q_reg[6]_0 (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[6]_1 (\mem_rdata_q_reg[6]_0 ),
        .\mem_rdata_q_reg[6]_2 (\mem_rdata_q_reg[6]_1 ),
        .\mem_rdata_q_reg[6]_3 (\mem_rdata_q_reg[6]_2 ),
        .\mem_rdata_q_reg[7]_0 (\mem_rdata_q_reg[7] ),
        .\mem_rdata_q_reg[7]_1 (\mem_rdata_q_reg[7]_0 ),
        .\mem_rdata_q_reg[7]_2 (\mem_rdata_q_reg[7]_1 ),
        .\mem_rdata_q_reg[8]_0 (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[8]_1 (\mem_rdata_q_reg[8]_0 ),
        .\mem_rdata_q_reg[8]_2 (\mem_rdata_q_reg[8]_1 ),
        .\mem_rdata_q_reg[9]_0 (\mem_rdata_q_reg[9] ),
        .\mem_rdata_q_reg[9]_1 (\mem_rdata_q_reg[9]_0 ),
        .\mem_rdata_word_reg[0]_i_4 (\mem_rdata_word_reg[0]_i_4 ),
        .\mem_rdata_word_reg[1]_i_4 (\mem_rdata_word_reg[1]_i_4 ),
        .\mem_rdata_word_reg[2]_0 (\mem_rdata_word_reg[2] ),
        .\mem_rdata_word_reg[3]_0 (\mem_rdata_word_reg[3] ),
        .\mem_rdata_word_reg[4]_0 (\mem_rdata_word_reg[4] ),
        .\mem_rdata_word_reg[4]_i_1_0 (\mem_rdata_word_reg[4]_i_1 ),
        .\mem_rdata_word_reg[5]_0 (\mem_rdata_word_reg[5] ),
        .\mem_rdata_word_reg[5]_i_1_0 (\mem_rdata_word_reg[5]_i_1 ),
        .\mem_rdata_word_reg[6]_i_1_0 (\mem_rdata_word_reg[6]_i_1 ),
        .\mem_rdata_word_reg[7]_i_1_0 (\mem_rdata_word_reg[7]_i_1_0 ),
        .\mem_rdata_word_reg[7]_i_1_1 (\mem_rdata_word_reg[7]_i_1 ),
        .\mem_state_reg[0]_0 (\mem_state_reg[0] ),
        .mem_valid_reg_0(mem_valid_reg),
        .\mem_wdata_reg[0]_0 (\mem_wdata_reg[0] ),
        .\mem_wdata_reg[0]_1 (\mem_wdata_reg[0]_0 ),
        .\mem_wdata_reg[0]_2 (\mem_wdata_reg[0]_1 ),
        .\mem_wdata_reg[0]_3 (\mem_wdata_reg[0]_2 ),
        .\mem_wdata_reg[15]_0 (\mem_wdata_reg[15] ),
        .\mem_wdata_reg[23]_0 (\mem_wdata_reg[23] ),
        .\mem_wdata_reg[31]_0 (\mem_wdata_reg[31] ),
        .\mem_wdata_reg[7]_0 (\mem_wdata_reg[7] ),
        .\mem_wstrb_reg[0]_0 (\mem_wstrb_reg[0] ),
        .\mem_wstrb_reg[0]_1 (\mem_wstrb_reg[0]_0 ),
        .\mem_wstrb_reg[1]_0 (\mem_wstrb_reg[1] ),
        .\mem_wstrb_reg[2]_0 (\mem_wstrb_reg[2] ),
        .\mem_wstrb_reg[3]_0 (\mem_wstrb_reg[3] ),
        .\mem_wstrb_reg[3]_1 (\mem_wstrb_reg[3]_0 ),
        .n_0_996_BUFG_inst_n_1(n_0_996_BUFG_inst_n_1),
        .\pcpi_insn_reg[1]_0 ({picorv32_core_n_201,picorv32_core_n_202}),
        .pcpi_valid13_out(pcpi_valid13_out),
        .pcpi_valid_reg_0(picorv32_core_n_17),
        .pcpi_valid_reg_1(pcpi_valid_i_1_n_1),
        .\quotient_msk_reg[16] (pcpi_ready0),
        .\quotient_msk_reg[31] (\quotient_msk_reg[31] ),
        .ram_i_req(ram_i_req),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ready_reg(ready_reg),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg(recv_buf_valid_reg),
        .recv_buf_valid_reg_0(E),
        .reset_IBUF(reset_IBUF),
        .rst_soft(rst_soft),
        .sel(sel),
        .sel_reg(sel_reg),
        .\send_bitcnt_reg[0] (\send_bitcnt_reg[0] ),
        .\send_bitcnt_reg[0]_0 (\send_bitcnt_reg[0]_0 ),
        .\send_pattern_reg[7] (\send_pattern_reg[7] ),
        .slaves_req({slaves_req[21:20],slaves_req[18:0]}),
        .sys_clk_BUFG(sys_clk_BUFG),
        .trap_reg_0(trap_reg),
        .tx_en(tx_en),
        .tx_en_reg(tx_en_reg));
endmodule

module iob_tdp_ram
   (ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    ram_reg_bram_0_14,
    \mem_rdata_q_reg[3] ,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[7] ,
    sys_clk_BUFG,
    ram_reg_bram_0_15,
    ram_i_req,
    ADDRARDADDR,
    ram_reg_bram_0_16,
    DINADIN,
    WEA,
    \mem_rdata_q_reg[7]_0 ,
    \mem_rdata_q_reg[7]_1 ,
    instr_jalr_i_2,
    pbus_resp,
    \mem_rdata_word_reg[2]_i_1 ,
    instr_jal_reg,
    \mem_rdata_word_reg[4]_i_1 ,
    \mem_rdata_word_reg[5]_i_1 ,
    instr_jal_i_4,
    \mem_rdata_q_reg[7]_2 ,
    cpu_instr,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[1]_0 ,
    instr_jal_reg_0,
    is_beq_bne_blt_bge_bltu_bgeu_reg,
    instr_jal_reg_1,
    instr_jal_reg_2,
    is_beq_bne_blt_bge_bltu_bgeu_reg_0,
    \decoded_rd_reg[0] );
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  output ram_reg_bram_0_8;
  output ram_reg_bram_0_9;
  output ram_reg_bram_0_10;
  output ram_reg_bram_0_11;
  output ram_reg_bram_0_12;
  output ram_reg_bram_0_13;
  output ram_reg_bram_0_14;
  output \mem_rdata_q_reg[3] ;
  output \mem_rdata_q_reg[6] ;
  output [0:0]\mem_rdata_q_reg[7] ;
  input sys_clk_BUFG;
  input ram_reg_bram_0_15;
  input [2:0]ram_i_req;
  input [11:0]ADDRARDADDR;
  input [18:0]ram_reg_bram_0_16;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input \mem_rdata_q_reg[7]_0 ;
  input \mem_rdata_q_reg[7]_1 ;
  input instr_jalr_i_2;
  input [0:0]pbus_resp;
  input \mem_rdata_word_reg[2]_i_1 ;
  input instr_jal_reg;
  input \mem_rdata_word_reg[4]_i_1 ;
  input \mem_rdata_word_reg[5]_i_1 ;
  input instr_jal_i_4;
  input \mem_rdata_q_reg[7]_2 ;
  input cpu_instr;
  input \mem_rdata_q_reg[1] ;
  input \mem_rdata_q_reg[1]_0 ;
  input instr_jal_reg_0;
  input [3:0]is_beq_bne_blt_bge_bltu_bgeu_reg;
  input instr_jal_reg_1;
  input instr_jal_reg_2;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  input \decoded_rd_reg[0] ;

  wire \<const0> ;
  wire \<const1> ;
  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire VCC_2;
  wire [0:0]WEA;
  wire cpu_instr;
  wire \decoded_rd_reg[0] ;
  wire instr_jal_i_4;
  wire instr_jal_i_5_n_1;
  wire instr_jal_reg;
  wire instr_jal_reg_0;
  wire instr_jal_reg_1;
  wire instr_jal_reg_2;
  wire instr_jalr_i_2;
  wire [3:0]is_beq_bne_blt_bge_bltu_bgeu_reg;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[1]_0 ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[6] ;
  wire [0:0]\mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[7]_1 ;
  wire \mem_rdata_q_reg[7]_2 ;
  wire \mem_rdata_word_reg[2]_i_1 ;
  wire \mem_rdata_word_reg[4]_i_1 ;
  wire \mem_rdata_word_reg[5]_i_1 ;
  wire [0:0]pbus_resp;
  wire [2:0]ram_i_req;
  wire [8:1]ram_i_resp;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_13;
  wire ram_reg_bram_0_14;
  wire ram_reg_bram_0_15;
  wire [18:0]ram_reg_bram_0_16;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_n_100;
  wire ram_reg_bram_0_n_93;
  wire ram_reg_bram_0_n_94;
  wire ram_reg_bram_0_n_95;
  wire ram_reg_bram_0_n_96;
  wire ram_reg_bram_0_n_97;
  wire ram_reg_bram_0_n_98;
  wire ram_reg_bram_0_n_99;
  wire sys_clk_BUFG;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[0]_i_1 
       (.I0(\decoded_rd_reg[0] ),
        .I1(instr_jal_reg_1),
        .I2(ram_reg_bram_0_6),
        .O(\mem_rdata_q_reg[7] ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h0000A808)) 
    instr_jal_i_2
       (.I0(instr_jal_reg_0),
        .I1(is_beq_bne_blt_bge_bltu_bgeu_reg[2]),
        .I2(instr_jal_reg_1),
        .I3(ram_reg_bram_0_2),
        .I4(instr_jal_i_5_n_1),
        .O(\mem_rdata_q_reg[3] ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h5F335FFF)) 
    instr_jal_i_5
       (.I0(ram_reg_bram_0_0),
        .I1(is_beq_bne_blt_bge_bltu_bgeu_reg[1]),
        .I2(instr_jal_reg_2),
        .I3(instr_jal_reg_1),
        .I4(is_beq_bne_blt_bge_bltu_bgeu_reg[0]),
        .O(instr_jal_i_5_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_2
       (.I0(ram_reg_bram_0_5),
        .I1(instr_jal_reg_1),
        .I2(is_beq_bne_blt_bge_bltu_bgeu_reg[3]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu_reg_0),
        .O(\mem_rdata_q_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[1]_i_2 
       (.I0(ram_reg_bram_0_n_99),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[1]_0 ),
        .I4(ram_i_resp[2]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_bram_0_8));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[2]_i_2 
       (.I0(ram_reg_bram_0_n_98),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[1]_0 ),
        .I4(ram_i_resp[3]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_bram_0_9));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[3]_i_2 
       (.I0(ram_reg_bram_0_n_97),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[1]_0 ),
        .I4(ram_i_resp[4]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_bram_0_10));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[4]_i_2 
       (.I0(ram_reg_bram_0_n_96),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[1]_0 ),
        .I4(ram_i_resp[5]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_bram_0_11));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[5]_i_2 
       (.I0(ram_reg_bram_0_n_95),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[1]_0 ),
        .I4(ram_i_resp[6]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_bram_0_12));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[6]_i_2 
       (.I0(ram_reg_bram_0_n_94),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[1]_0 ),
        .I4(ram_i_resp[7]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_bram_0_13));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_q[7]_i_1 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(ram_i_resp[8]),
        .I2(\mem_rdata_q_reg[7]_1 ),
        .I3(ram_reg_bram_0_n_93),
        .I4(\mem_rdata_q_reg[7]_2 ),
        .O(ram_reg_bram_0_6));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_word_reg[0]_i_5 
       (.I0(ram_reg_bram_0_n_100),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[1]_0 ),
        .I4(ram_i_resp[1]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_bram_0_7));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[1]_i_3 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(ram_i_resp[2]),
        .I2(\mem_rdata_q_reg[7]_1 ),
        .I3(ram_reg_bram_0_n_99),
        .I4(instr_jalr_i_2),
        .O(ram_reg_bram_0_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[2]_i_3 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(ram_i_resp[3]),
        .I2(\mem_rdata_q_reg[7]_1 ),
        .I3(ram_reg_bram_0_n_98),
        .I4(pbus_resp),
        .I5(\mem_rdata_word_reg[2]_i_1 ),
        .O(ram_reg_bram_0_1));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[3]_i_3 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(ram_i_resp[4]),
        .I2(\mem_rdata_q_reg[7]_1 ),
        .I3(ram_reg_bram_0_n_97),
        .I4(instr_jal_reg),
        .O(ram_reg_bram_0_2));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[4]_i_3 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(ram_i_resp[5]),
        .I2(\mem_rdata_q_reg[7]_1 ),
        .I3(ram_reg_bram_0_n_96),
        .I4(\mem_rdata_word_reg[4]_i_1 ),
        .O(ram_reg_bram_0_3));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[5]_i_3 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(ram_i_resp[6]),
        .I2(\mem_rdata_q_reg[7]_1 ),
        .I3(ram_reg_bram_0_n_95),
        .I4(\mem_rdata_word_reg[5]_i_1 ),
        .O(ram_reg_bram_0_4));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[6]_i_3 
       (.I0(\mem_rdata_q_reg[7]_0 ),
        .I1(ram_i_resp[7]),
        .I2(\mem_rdata_q_reg[7]_1 ),
        .I3(ram_reg_bram_0_n_94),
        .I4(instr_jal_i_4),
        .O(ram_reg_bram_0_5));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_word_reg[7]_i_7 
       (.I0(ram_reg_bram_0_n_93),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[1]_0 ),
        .I4(ram_i_resp[8]),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(ram_reg_bram_0_14));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2323232323232323239323136FEF136F13830363031323231373233793EF1337),
    .INIT_01(256'h1393671303830383038303830383EF630313379337B7B7232323232323231323),
    .INIT_02(256'h0313836FEF136F13632303231383E31363136F136363136313636313E3138363),
    .INIT_03(256'h13136313B3B3B3836F936F236303139323636393B3B313139393236F23936F23),
    .INIT_04(256'h933793372323136F13EF232313039313836FEF231303836F3393836F239383EF),
    .INIT_05(256'h13EFEF13EF13931337EF136393339333EFB39313EF93EF13EFEF13EF23232313),
    .INIT_06(256'hEF13EF13EF232393931323373713232313136F9323B3EF6713831383030383EF),
    .INIT_07(256'h6FEF93036F13138303838303EFEF13EF13931337EF1363B3EF13EF1313EF1313),
    .INIT_08(256'hB767E38303B7670383B76723232323239323B76F13138303E3EFEF1313232313),
    .INIT_09(256'h2323136F671303E3039383B7670383B767E3039383B76723E30383B767130383),
    .INIT_0A(256'h231383B76723231383B76F93EF136713038323930383EF63239303B7EF132323),
    .INIT_0B(256'h9313379303EF232323231367038323231383B76F1383EF2323B713672383B767),
    .INIT_0C(256'h1333131313133333139393136F136F136F13376713830383EF93139313EF9313),
    .INIT_0D(256'h9383EF33631313B3936393131337133363139313232323932323931367333313),
    .INIT_0E(256'hE3932333333393030393939323332393B723B31313B737671303238383832333),
    .INIT_0F(256'h13136723B33313236333333333B31303B337930333931323939393B737833767),
    .INIT_10(256'hB38333B393B39363B7631337631393139333B313B3B3631333B3B3B36313136F),
    .INIT_11(256'hB313B3939333B3B313636313B363B313331333939393B313B333B3B3B3633393),
    .INIT_12(256'h6333B3938333B313639363B7B393636F93E393B76F13331313636313B36313B3),
    .INIT_13(256'h6393B3639333B393339393B33333936363933363933393B3B3B31313131313B3),
    .INIT_14(256'h3313B31313339393B33313B3B3B333B36F13E313B76733B3B3B3639333139363),
    .INIT_15(256'hB31363B7636F33B313B313636313B36313B3B313B3131333B333136363133363),
    .INIT_16(256'h93939333B31333B333B3B3B36F93E393376F1333E31363339333033313333793),
    .INIT_17(256'h3337133393636393336393B33313B3939333B3B313636313B36313B3B31333B3),
    .INIT_18(256'h13136F13E313B333B393B31337E3633393336333B3B3B393B3B33393B313B393),
    .INIT_19(256'h931313B39333B33333B363B3331383B33313331363376393B76313131393936F),
    .INIT_1A(256'h376F93331313636313336313B33313B3131333B3B313636313B363B313B31333),
    .INIT_1B(256'h6313333393B3B31313139393B363B3331303B33313631363373313636F13E313),
    .INIT_1C(256'h3333336F13E3133767331313636313336313B33393331313B333331363631333),
    .INIT_1D(256'h13B36313B33313B3131333B33393636393336393B333133393939333339333B3),
    .INIT_1E(256'h93E393376F1333E31363B33313033313333793B3136337636FB3B393B3136363),
    .INIT_1F(256'h93339333B333331363631333631333339333139393333333B3B3933333B3336F),
    .INIT_20(256'hE363339333633333333313B333B313B313339333B713B313636313B36313B393),
    .INIT_21(256'h83631367E3B333132383B3331393639313636F13936F13E39333B333133393B7),
    .INIT_22(256'h000000000000000000000000000000000000000000000000000067E393131323),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h2020666953250A746464652046252E6C67616467695225005549000000000000),
    .INIT_27(256'h327604166300410032703310007672202E314E3A6100000A7464742046250065),
    .INIT_28(256'h0000000000000000000000000000000000000000006D3276041663004100006D),
    .INIT_29(256'h23232323232323379313250A647320696F630A006D740A000000000000000000),
    .INIT_2A(256'hEF23EF23EF13131393379393EF23232323B713EF37EFEF1337EF232323232323),
    .INIT_2B(256'hB3939383B39303838313932323232313139393E31323EF23EF131393E3132313),
    .INIT_2C(256'h0333131303333303939323232323E3931383EF23232313630393B3B313B39393),
    .INIT_2D(256'h37E3EF131383379313EF13133793EF37E323139303B3931323E3939393632313),
    .INIT_2E(256'h00006D327604166300416FE3931367131383038303830383038303830383EF13),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'hFF00000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h041663004100802418101B0103001032703300017300006D32760416630041C4),
    .INIT_38(256'h060505050504040300006D3276041663004100345818101B01030010006D3276),
    .INIT_39(256'h0808080808080808080707070707070707070707070707070706060606060606),
    .INIT_3A(256'h006D327604166300410808080808080808080808080808080808080808080808),
    .INIT_3B(256'h04166300416F6F936FEFB3933323936363936713031383132363139313232313),
    .INIT_3C(256'h13931313932323B71323130077736F6B676338343032703300017300006D3276),
    .INIT_3D(256'h03E333933323E33393A383B333139393B367130383031383132363139393EF23),
    .INIT_3E(256'h000000000000000032703300017300006D327604166300416F6F132393238333),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({ram_i_req[1:0],ram_reg_bram_0_16[18:9],\<const0> ,\<const0> ,\<const0> }),
        .ADDRENA(\<const0> ),
        .ADDRENB(\<const0> ),
        .CASDIMUXA(\<const0> ),
        .CASDIMUXB(\<const0> ),
        .CASDINA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINPA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINPB({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDOMUXA(\<const0> ),
        .CASDOMUXB(\<const0> ),
        .CASDOMUXEN_A(\<const1> ),
        .CASDOMUXEN_B(\<const1> ),
        .CASINDBITERR(\<const0> ),
        .CASINSBITERR(\<const0> ),
        .CASOREGIMUXA(\<const0> ),
        .CASOREGIMUXB(\<const0> ),
        .CASOREGIMUXEN_A(\<const1> ),
        .CASOREGIMUXEN_B(\<const1> ),
        .CLKARDCLK(sys_clk_BUFG),
        .CLKBWRCLK(sys_clk_BUFG),
        .DINADIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,DINADIN}),
        .DINBDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_bram_0_16[8:1]}),
        .DINPADINP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DINPBDINP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOUTADOUT({ram_reg_bram_0_n_93,ram_reg_bram_0_n_94,ram_reg_bram_0_n_95,ram_reg_bram_0_n_96,ram_reg_bram_0_n_97,ram_reg_bram_0_n_98,ram_reg_bram_0_n_99,ram_reg_bram_0_n_100}),
        .DOUTBDOUT(ram_i_resp),
        .ECCPIPECE(VCC_2),
        .ENARDEN(ram_reg_bram_0_15),
        .ENBWREN(ram_i_req[2]),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const1> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SLEEP(\<const0> ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_bram_0_16[0],ram_reg_bram_0_16[0],ram_reg_bram_0_16[0],ram_reg_bram_0_16[0]}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized0
   (ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    instr_jalr0,
    \mem_rdata_q_reg[14] ,
    \mem_rdata_q_reg[11] ,
    D,
    sys_clk_BUFG,
    ram_reg_bram_0_8,
    ram_i_req,
    ADDRARDADDR,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    \mem_rdata_q_reg[15] ,
    \mem_rdata_q_reg[8] ,
    pbus_resp,
    \mem_rdata_q_reg[8]_0 ,
    instr_jalr_reg,
    instr_jalr_reg_0,
    \decoded_rd_reg[1] ,
    \decoded_rd_reg[1]_0 ,
    \decoded_rd_reg[2] ,
    \decoded_rd_reg[3] ,
    \decoded_rd_reg[4] ,
    \decoded_imm_uj_reg[14] ,
    \decoded_rs1_reg_rep[0] );
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  output instr_jalr0;
  output [2:0]\mem_rdata_q_reg[14] ;
  output [3:0]\mem_rdata_q_reg[11] ;
  output [0:0]D;
  input sys_clk_BUFG;
  input ram_reg_bram_0_8;
  input [2:0]ram_i_req;
  input [11:0]ADDRARDADDR;
  input [18:0]ram_reg_bram_0_9;
  input [7:0]ram_reg_bram_0_10;
  input [0:0]ram_reg_bram_0_11;
  input \mem_rdata_q_reg[15] ;
  input \mem_rdata_q_reg[8] ;
  input [7:0]pbus_resp;
  input \mem_rdata_q_reg[8]_0 ;
  input instr_jalr_reg;
  input instr_jalr_reg_0;
  input \decoded_rd_reg[1] ;
  input \decoded_rd_reg[1]_0 ;
  input \decoded_rd_reg[2] ;
  input \decoded_rd_reg[3] ;
  input \decoded_rd_reg[4] ;
  input [2:0]\decoded_imm_uj_reg[14] ;
  input \decoded_rs1_reg_rep[0] ;

  wire \<const0> ;
  wire \<const1> ;
  wire [11:0]ADDRARDADDR;
  wire [0:0]D;
  wire VCC_2;
  wire [2:0]\decoded_imm_uj_reg[14] ;
  wire \decoded_rd_reg[1] ;
  wire \decoded_rd_reg[1]_0 ;
  wire \decoded_rd_reg[2] ;
  wire \decoded_rd_reg[3] ;
  wire \decoded_rd_reg[4] ;
  wire \decoded_rs1_reg_rep[0] ;
  wire instr_jalr0;
  wire instr_jalr_reg;
  wire instr_jalr_reg_0;
  wire [3:0]\mem_rdata_q_reg[11] ;
  wire [2:0]\mem_rdata_q_reg[14] ;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire [7:0]pbus_resp;
  wire [2:0]ram_i_req;
  wire [16:9]ram_i_resp;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_10;
  wire [0:0]ram_reg_bram_0_11;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire [18:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_n_100;
  wire ram_reg_bram_0_n_93;
  wire ram_reg_bram_0_n_94;
  wire ram_reg_bram_0_n_95;
  wire ram_reg_bram_0_n_96;
  wire ram_reg_bram_0_n_97;
  wire ram_reg_bram_0_n_98;
  wire ram_reg_bram_0_n_99;
  wire sys_clk_BUFG;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[1]_i_1 
       (.I0(\decoded_rd_reg[1] ),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(ram_reg_bram_0_0),
        .O(\mem_rdata_q_reg[11] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[2]_i_1 
       (.I0(\decoded_rd_reg[2] ),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(ram_reg_bram_0_1),
        .O(\mem_rdata_q_reg[11] [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[3]_i_1 
       (.I0(\decoded_rd_reg[3] ),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(ram_reg_bram_0_2),
        .O(\mem_rdata_q_reg[11] [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[4]_i_1 
       (.I0(\decoded_rd_reg[4] ),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(ram_reg_bram_0_3),
        .O(\mem_rdata_q_reg[11] [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[0]_i_1 
       (.I0(\decoded_rs1_reg_rep[0] ),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(ram_reg_bram_0_7),
        .O(D));
  LUT5 #(
    .INIT(32'h00020000)) 
    instr_jalr_i_1
       (.I0(instr_jalr_reg),
        .I1(\mem_rdata_q_reg[14] [1]),
        .I2(\mem_rdata_q_reg[14] [0]),
        .I3(\mem_rdata_q_reg[14] [2]),
        .I4(instr_jalr_reg_0),
        .O(instr_jalr0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[10]_i_1 
       (.I0(\mem_rdata_q_reg[15] ),
        .I1(ram_i_resp[11]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(ram_reg_bram_0_n_98),
        .I4(pbus_resp[2]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_bram_0_2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[11]_i_1 
       (.I0(\mem_rdata_q_reg[15] ),
        .I1(ram_i_resp[12]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(ram_reg_bram_0_n_97),
        .I4(pbus_resp[3]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_bram_0_3));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[12]_i_1 
       (.I0(\decoded_imm_uj_reg[14] [0]),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(ram_reg_bram_0_4),
        .O(\mem_rdata_q_reg[14] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[13]_i_1 
       (.I0(\decoded_imm_uj_reg[14] [1]),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(ram_reg_bram_0_5),
        .O(\mem_rdata_q_reg[14] [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[14]_i_1 
       (.I0(\decoded_imm_uj_reg[14] [2]),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(ram_reg_bram_0_6),
        .O(\mem_rdata_q_reg[14] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[15]_i_1 
       (.I0(\mem_rdata_q_reg[15] ),
        .I1(ram_i_resp[16]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(ram_reg_bram_0_n_93),
        .I4(pbus_resp[7]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_bram_0_7));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[8]_i_1 
       (.I0(\mem_rdata_q_reg[15] ),
        .I1(ram_i_resp[9]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(ram_reg_bram_0_n_100),
        .I4(pbus_resp[0]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_bram_0_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[9]_i_1 
       (.I0(\mem_rdata_q_reg[15] ),
        .I1(ram_i_resp[10]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(ram_reg_bram_0_n_99),
        .I4(pbus_resp[1]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_bram_0_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[12]_i_2 
       (.I0(\mem_rdata_q_reg[15] ),
        .I1(ram_i_resp[13]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(ram_reg_bram_0_n_96),
        .I4(pbus_resp[4]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_bram_0_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[13]_i_2 
       (.I0(\mem_rdata_q_reg[15] ),
        .I1(ram_i_resp[14]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(ram_reg_bram_0_n_95),
        .I4(pbus_resp[5]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_bram_0_5));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[14]_i_2 
       (.I0(\mem_rdata_q_reg[15] ),
        .I1(ram_i_resp[15]),
        .I2(\mem_rdata_q_reg[8] ),
        .I3(ram_reg_bram_0_n_94),
        .I4(pbus_resp[6]),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(ram_reg_bram_0_6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2E242E202226282A2C072A01F00004000120241A450426240100200B0A100141),
    .INIT_01(256'h0A0780012C2B2B2A2A2929242420001C450B190A141914262E2C28262422032C),
    .INIT_02(256'hC58727F0000500051CA4A726872796078407F0038E860784076084078C0A4716),
    .INIT_03(256'h750560F5D7F797A6F005F0065A270C0B22848286F7178605050622F00607F026),
    .INIT_04(256'h05150919262801F08500A42687A5850627F0F02687A527F0058747F022872700),
    .INIT_05(256'h05000005F00505861500059A04E417E400E4941500040004000005F02A2C2E05),
    .INIT_06(256'h00750005F0262E0584052A151904282C0601F084808700800124852929242000),
    .INIT_07(256'hF00084C50001052929242024000005F005050615000596890055007555007555),
    .INIT_08(256'h17809E27A71780A5A717802A2C22262607A01700010520241A00000504262401),
    .INIT_09(256'h222401108075A50EA786A71780A5A717800EA787A71780A41EA7A7178035A5A7),
    .INIT_0A(256'hA207A71780A0A007A717F084F005800129242C072420F0C42C04A917F0042620),
    .INIT_0B(256'h5684E50426F0262A2C2E0180A5A5A4A407A717F00120F0A426170180A2A71780),
    .INIT_0C(256'h010556551615860505565707F005F005F0054580012424200005858606000505),
    .INIT_0D(256'h942700056405070585660507041416076606970726242C042E2A070180050601),
    .INIT_0E(256'h9086A44747C787A5A705068724052086F6220687061786800124222420272004),
    .INIT_0F(256'h070580A0070507206E05073785350625062885270797072ED797875516272780),
    .INIT_10(256'h8746075697B7077807F6072790830E8F080686480637DC080E850537DC080EF0),
    .INIT_11(256'h6E17D7DE9EF7878786F6E88687FE6717838677D7D59556D51EE31857958C8706),
    .INIT_12(256'h928787064707D70FF407FC07D80816F0076C07060003651587F4E6878EFC8786),
    .INIT_13(256'hE6078EFC0706EE9757DE9E77070786766886077E86E79605F6D7D75696D50385),
    .INIT_14(256'h671786835577D59557E6DE57951ED598F00FE80F0780058505370A05659507F4),
    .INIT_15(256'h3707F407E6F06385138587F6E88785FE87658717D65616F7060783766883077E),
    .INIT_16(256'hD7DE9E7765DF5797D5E69657F007E00707F04535E20596830707470707D52797),
    .INIT_17(256'h650F150785766885077E858E6717D7D595F7878706F6E80687FE068F67175518),
    .INIT_18(256'h0503F0057203871EFE97F70707106686D606F406878585D7068E07D8F6567506),
    .INIT_19(256'h575616D658936518D7950C068705C686551737077807F68626948385088708F0),
    .INIT_1A(256'h050005651586746686037C86066317D75313F7878785F6E88587FE67170585F7),
    .INIT_1B(256'h7E850EE796D7F657561658058716060706C786570574077007580716F0076C07),
    .INIT_1C(256'h93D518F00564050780651506746606037C0606E3975753137707078576688507),
    .INIT_1D(256'h8787FE87678517D65616F7060705766805077E058667175555D717776658D797),
    .INIT_1E(256'h05E00507F045B5EE0516050705470707D527953507F407E6F0E587958787F6E8),
    .INIT_1F(256'h178E965776070705766805077E058FE7965E57D7176613D797765EDE689658F0),
    .INIT_20(256'h9CE6865606740607080857060E875376567886650E158706F6E80687FE06E7D7),
    .INIT_21(256'h830E0380168503060083850307066A06030CF00505F005FE0507987E17778707),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000801685030600),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h6228696E657300652020697269730A652064202076657300414F000000000000),
    .INIT_27(256'h7033100076722000703032050000690030305520470000006520207369730073),
    .INIT_28(256'h0000000000000000000000000000000000000000003270331000767220000032),
    .INIT_29(256'h2A2C2E20222426050501640A4D20256D6E754500652049000000000000000000),
    .INIT_2A(256'hF011F010F009848A8A198987F02E2C2A281405F005E0E00515E02E2022242628),
    .INIT_2B(256'h87D595D78506D7D5D70B8D2E2A26220D0C0C0B160B11F010F08B0A0A900A0275),
    .INIT_2C(256'h27061607450707A70507262422201C8D0B26F022202605F4A78785850687D797),
    .INIT_2D(256'h1598E0040525190404E005061505E00514A0078AA70797078214860507D62807),
    .INIT_2E(256'h00003270331000767220F01687068001052D2D2C2C2B2B2A2A2929242420E005),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0F00000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h10007672200004EC00000D7C7A00007030320514630041327033100076722087),
    .INIT_38(256'h0605050505040403010032703310007672200004F000000D7C7A000000327033),
    .INIT_39(256'h0808080808080808080707070707070707070707070707070706060606060606),
    .INIT_3A(256'h0032703310007672200808080808080808080808080808080808080808080808),
    .INIT_3B(256'h1000767220F0F005F000050505800750120780012405200480F0840707262401),
    .INIT_3C(256'h0585060904282A25842C01007874706C68643935317030320514630041327033),
    .INIT_3D(256'h45D486070700FC59070FC7870607060577800129242405200400F4070786F02E),
    .INIT_3E(256'h000000000000000070303205146300413270331000767220F0F0070087004506),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({ram_i_req[1:0],ram_reg_bram_0_9[18:9],\<const0> ,\<const0> ,\<const0> }),
        .ADDRENA(\<const0> ),
        .ADDRENB(\<const0> ),
        .CASDIMUXA(\<const0> ),
        .CASDIMUXB(\<const0> ),
        .CASDINA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINPA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINPB({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDOMUXA(\<const0> ),
        .CASDOMUXB(\<const0> ),
        .CASDOMUXEN_A(\<const1> ),
        .CASDOMUXEN_B(\<const1> ),
        .CASINDBITERR(\<const0> ),
        .CASINSBITERR(\<const0> ),
        .CASOREGIMUXA(\<const0> ),
        .CASOREGIMUXB(\<const0> ),
        .CASOREGIMUXEN_A(\<const1> ),
        .CASOREGIMUXEN_B(\<const1> ),
        .CLKARDCLK(sys_clk_BUFG),
        .CLKBWRCLK(sys_clk_BUFG),
        .DINADIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_bram_0_10}),
        .DINBDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_bram_0_9[8:1]}),
        .DINPADINP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DINPBDINP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOUTADOUT({ram_reg_bram_0_n_93,ram_reg_bram_0_n_94,ram_reg_bram_0_n_95,ram_reg_bram_0_n_96,ram_reg_bram_0_n_97,ram_reg_bram_0_n_98,ram_reg_bram_0_n_99,ram_reg_bram_0_n_100}),
        .DOUTBDOUT(ram_i_resp),
        .ECCPIPECE(VCC_2),
        .ENARDEN(ram_reg_bram_0_8),
        .ENBWREN(ram_i_req[2]),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const1> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SLEEP(\<const0> ),
        .WEA({ram_reg_bram_0_11,ram_reg_bram_0_11,ram_reg_bram_0_11,ram_reg_bram_0_11}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_bram_0_9[0],ram_reg_bram_0_9[0],ram_reg_bram_0_9[0],ram_reg_bram_0_9[0]}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized1
   (ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    sys_clk_BUFG,
    ram_reg_bram_0_8,
    ram_i_req,
    ADDRARDADDR,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    cpu_instr,
    \mem_rdata_q_reg[16] ,
    \mem_rdata_q_reg[16]_0 ,
    \mem_rdata_q_reg[23] );
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  input sys_clk_BUFG;
  input ram_reg_bram_0_8;
  input [2:0]ram_i_req;
  input [11:0]ADDRARDADDR;
  input [18:0]ram_reg_bram_0_9;
  input [7:0]ram_reg_bram_0_10;
  input [0:0]ram_reg_bram_0_11;
  input cpu_instr;
  input \mem_rdata_q_reg[16] ;
  input \mem_rdata_q_reg[16]_0 ;
  input \mem_rdata_q_reg[23] ;

  wire \<const0> ;
  wire \<const1> ;
  wire [11:0]ADDRARDADDR;
  wire VCC_2;
  wire cpu_instr;
  wire \mem_rdata_q_reg[16] ;
  wire \mem_rdata_q_reg[16]_0 ;
  wire \mem_rdata_q_reg[23] ;
  wire [2:0]ram_i_req;
  wire [24:17]ram_i_resp;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_10;
  wire [0:0]ram_reg_bram_0_11;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire [18:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_n_100;
  wire ram_reg_bram_0_n_93;
  wire ram_reg_bram_0_n_94;
  wire ram_reg_bram_0_n_95;
  wire ram_reg_bram_0_n_96;
  wire ram_reg_bram_0_n_97;
  wire ram_reg_bram_0_n_98;
  wire ram_reg_bram_0_n_99;
  wire sys_clk_BUFG;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[16]_i_2 
       (.I0(ram_reg_bram_0_n_100),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(ram_i_resp[17]),
        .I5(\mem_rdata_q_reg[23] ),
        .O(ram_reg_bram_0_0));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[17]_i_2 
       (.I0(ram_reg_bram_0_n_99),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(ram_i_resp[18]),
        .I5(\mem_rdata_q_reg[23] ),
        .O(ram_reg_bram_0_1));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[18]_i_2 
       (.I0(ram_reg_bram_0_n_98),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(ram_i_resp[19]),
        .I5(\mem_rdata_q_reg[23] ),
        .O(ram_reg_bram_0_2));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[19]_i_2 
       (.I0(ram_reg_bram_0_n_97),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(ram_i_resp[20]),
        .I5(\mem_rdata_q_reg[23] ),
        .O(ram_reg_bram_0_3));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[20]_i_2 
       (.I0(ram_reg_bram_0_n_96),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(ram_i_resp[21]),
        .I5(\mem_rdata_q_reg[23] ),
        .O(ram_reg_bram_0_4));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[21]_i_2 
       (.I0(ram_reg_bram_0_n_95),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(ram_i_resp[22]),
        .I5(\mem_rdata_q_reg[23] ),
        .O(ram_reg_bram_0_5));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[22]_i_2 
       (.I0(ram_reg_bram_0_n_94),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(ram_i_resp[23]),
        .I5(\mem_rdata_q_reg[23] ),
        .O(ram_reg_bram_0_6));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[23]_i_2 
       (.I0(ram_reg_bram_0_n_93),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[16] ),
        .I3(\mem_rdata_q_reg[16]_0 ),
        .I4(ram_i_resp[24]),
        .I5(\mem_rdata_q_reg[23] ),
        .O(ram_reg_bram_0_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h71411161513121918141F1011F80148001C181050405118101105B0030000100),
    .INIT_01(256'h1350000181C1014181C1014181C14005031000C0000000F11101E1D1C1B10581),
    .INIT_02(256'h0747C11F4050800007E407E147C1E780E7309F0AA7E730E780F7E740072313F5),
    .INIT_03(256'hF505FCF7E7D7EB849F10DF69074490F0C40507C6E7C506F000C0549FF9109FE1),
    .INIT_04(256'h890005003121015F8980A4E1470789A0C19F9FE14707C1DFF567C99FF4C74400),
    .INIT_05(256'h2000C0305F858904008020840087858440A484054005C0054080301F91811145),
    .INIT_06(256'h40F4C0305F31118905859100000521810501DF14A799C000014104C10181C100),
    .INIT_07(256'h9F801404400120C10141C181C080301F85890400402034844084C0F50480F584),
    .INIT_08(256'h0000070707000047070000F5F5B505F510A700000120C1818580C05060118101),
    .INIT_09(256'h9181019000F58707060707000007070000070707070000A70707070000150707),
    .INIT_0A(256'hE71087000007E7108700DF145F3000010141F91081C15F8409000700DF051121),
    .INIT_0B(256'hF605F505C1DFA1918111010007C707E71087001F01C15FA71100010007870000),
    .INIT_0C(256'h01A506050605D7A7060605059F101F809F050F00014181C18004040505C00005),
    .INIT_0D(256'h348150F4970430B4879784300400379797003730B1A181061191160100C5C601),
    .INIT_0E(256'hB616E7C7A7E64747070030C7A7D5A7266ED7C5C7960037000181F441C1C1F494),
    .INIT_0F(256'h171500A7F6A7E0E8E5A7B7D5A6B7C608B700E507F727C6F74747170000C70000),
    .INIT_10(256'hF607D7F637C7F0F601C5C70006050E0606C0F6F8D0C006F0A0F5B0A00500051F),
    .INIT_11(256'hD707A70E0EA76717E66717F61767F707D506A30E0508A308EEB7E6FEE5F6F600),
    .INIT_12(256'hF6F6E70007F7E88017F0F801D810061F80D600004000E506E7DE1EF7D8DE07F5),
    .INIT_13(256'h1EF7D8CE07E6D707A70E0EA7B717E7B717F717B707E606F6A5A50E0608081015),
    .INIT_14(256'hA707F50706C50508C5B708FEE5EEF5E89F80F8000000A0F560A00803F506E7CE),
    .INIT_15(256'hD7F0F601D51FE3F50315E6F515F615F506C7D507C60606C6D717E7D717F717D7),
    .INIT_16(256'h050E06E5F706EE65E5D766E69F80E600009F15CEB610E7E700F707A7C7F60037),
    .INIT_17(256'hB50106D7E7D7D7F7D7D707FEB707E70505E7F7D7E5F7D7F5D7F705AEF707E566),
    .INIT_18(256'h00005FF5FE00D76EEE07E7F701C7C7C607E6D716B7D5150ED6D5D708D805D5FF),
    .INIT_19(256'h0306081508D8B7D6E8D7E5E5E60006A6E637C7F0E601C5C6000608060605051F),
    .INIT_1A(256'h004000C505E7D303F768D307F6670717030317B707E6B707F607B7F707D60615),
    .INIT_1B(256'hC707F6E6061717030608081007E6E6A70006E6A88007F0E801C710061F80A600),
    .INIT_1C(256'hD8E7D81F80E8000000C505E7D303F768D307E6670717030317C707E7C707F707),
    .INIT_1D(256'hF607A706C7D70716060616D707E5D707F507D705A7B7071506070815F708E8D7),
    .INIT_1E(256'h80E600001F15C8F610E5E5B70007A7C7B60035D7F0E601D59FE5A70507E6A707),
    .INIT_1F(256'h06E706D7D7E707EEE707FE07E70EC7E606DE060708F7B6E8B7DE08E7D8B6E69F),
    .INIT_20(256'hC7C7C607D6D76607D8680ED6D8C703D305D5FEC5010507E7C707F707C707F607),
    .INIT_21(256'h0506050006D5D3F67305E5E3F6F0B51005069F0000DFF5E800C7B8FE07F7F701),
    .INIT_22(256'h000000000000000000000000000000000000000000000000000000061513F673),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h79256C676E3A0073622876656C3A002E66696C6169633A005262000000000000),
    .INIT_27(256'h3032050000690000305F697200017300002E292843000000736228656C3A0029),
    .INIT_28(256'h0000000000000000000000000000000000000000007030320500006900000070),
    .INIT_29(256'h514131219181110040012000484064652074780072746E000000000000000000),
    .INIT_2A(256'h8FAA0FAA8F090409C70007048F0101010100C04F001FDF4500DFB1A191817161),
    .INIT_2B(256'hE705052AF5042D0A0D00097474747460A040F06A6BAB0FAB8F0A44C44A6AAA35),
    .INIT_2C(256'h06C7250147E4A7060000010101018B6D1BC1CFB161D10BE54704F5B500F70707),
    .INIT_2D(256'h0084DF4449040001019F454000051F005AE7176A07F72701FAD9860705E5E617),
    .INIT_2E(256'h000070303205000069009F968716000100C1014181C1014181C1014181C1DF45),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h05000069000000FF00000201520000305F69720076721E703032050000690005),
    .INIT_38(256'h0605050505040403020070303205000069000000FF0000020152000000703032),
    .INIT_39(256'h0808080808080808080707070707070707070707070707070706060606060606),
    .INIT_3A(256'h0070303205000069000808080808080808080808080808080808080808080808),
    .INIT_3B(256'h05000069009F1F009FC0B410A0F5D005F6A000018104C10005E70520E6118101),
    .INIT_3C(256'h81C5500506219100058101007975716D6965613632305F69720076721E703032),
    .INIT_3D(256'h07C7F600D406979909F687F5E417070199000101418104C10004D70020E40F11),
    .INIT_3E(256'h0000000000000000305F69720076721E70303205000069009FDFF7B717A606F4),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({ram_i_req[1:0],ram_reg_bram_0_9[18:9],\<const0> ,\<const0> ,\<const0> }),
        .ADDRENA(\<const0> ),
        .ADDRENB(\<const0> ),
        .CASDIMUXA(\<const0> ),
        .CASDIMUXB(\<const0> ),
        .CASDINA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINPA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINPB({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDOMUXA(\<const0> ),
        .CASDOMUXB(\<const0> ),
        .CASDOMUXEN_A(\<const1> ),
        .CASDOMUXEN_B(\<const1> ),
        .CASINDBITERR(\<const0> ),
        .CASINSBITERR(\<const0> ),
        .CASOREGIMUXA(\<const0> ),
        .CASOREGIMUXB(\<const0> ),
        .CASOREGIMUXEN_A(\<const1> ),
        .CASOREGIMUXEN_B(\<const1> ),
        .CLKARDCLK(sys_clk_BUFG),
        .CLKBWRCLK(sys_clk_BUFG),
        .DINADIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_bram_0_10}),
        .DINBDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_bram_0_9[8:1]}),
        .DINPADINP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DINPBDINP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOUTADOUT({ram_reg_bram_0_n_93,ram_reg_bram_0_n_94,ram_reg_bram_0_n_95,ram_reg_bram_0_n_96,ram_reg_bram_0_n_97,ram_reg_bram_0_n_98,ram_reg_bram_0_n_99,ram_reg_bram_0_n_100}),
        .DOUTBDOUT(ram_i_resp),
        .ECCPIPECE(VCC_2),
        .ENARDEN(ram_reg_bram_0_8),
        .ENBWREN(ram_i_req[2]),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const1> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SLEEP(\<const0> ),
        .WEA({ram_reg_bram_0_11,ram_reg_bram_0_11,ram_reg_bram_0_11,ram_reg_bram_0_11}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_bram_0_9[0],ram_reg_bram_0_9[0],ram_reg_bram_0_9[0],ram_reg_bram_0_9[0]}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized2
   (ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    sys_clk_BUFG,
    ram_reg_bram_0_8,
    ram_i_req,
    ADDRARDADDR,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    cpu_instr,
    \mem_rdata_q_reg[24] ,
    \mem_rdata_q_reg[24]_0 ,
    \mem_rdata_q_reg[31] );
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  input sys_clk_BUFG;
  input ram_reg_bram_0_8;
  input [2:0]ram_i_req;
  input [11:0]ADDRARDADDR;
  input [18:0]ram_reg_bram_0_9;
  input [7:0]ram_reg_bram_0_10;
  input [0:0]ram_reg_bram_0_11;
  input cpu_instr;
  input \mem_rdata_q_reg[24] ;
  input \mem_rdata_q_reg[24]_0 ;
  input \mem_rdata_q_reg[31] ;

  wire \<const0> ;
  wire \<const1> ;
  wire [11:0]ADDRARDADDR;
  wire VCC_2;
  wire cpu_instr;
  wire \mem_rdata_q_reg[24] ;
  wire \mem_rdata_q_reg[24]_0 ;
  wire \mem_rdata_q_reg[31] ;
  wire [2:0]ram_i_req;
  wire [32:25]ram_i_resp;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_10;
  wire [0:0]ram_reg_bram_0_11;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire [18:0]ram_reg_bram_0_9;
  wire ram_reg_bram_0_n_100;
  wire ram_reg_bram_0_n_93;
  wire ram_reg_bram_0_n_94;
  wire ram_reg_bram_0_n_95;
  wire ram_reg_bram_0_n_96;
  wire ram_reg_bram_0_n_97;
  wire ram_reg_bram_0_n_98;
  wire ram_reg_bram_0_n_99;
  wire sys_clk_BUFG;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[24]_i_2 
       (.I0(ram_reg_bram_0_n_100),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_i_resp[25]),
        .I5(\mem_rdata_q_reg[31] ),
        .O(ram_reg_bram_0_0));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[25]_i_2 
       (.I0(ram_reg_bram_0_n_99),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_i_resp[26]),
        .I5(\mem_rdata_q_reg[31] ),
        .O(ram_reg_bram_0_1));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[26]_i_2 
       (.I0(ram_reg_bram_0_n_98),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_i_resp[27]),
        .I5(\mem_rdata_q_reg[31] ),
        .O(ram_reg_bram_0_2));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[27]_i_2 
       (.I0(ram_reg_bram_0_n_97),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_i_resp[28]),
        .I5(\mem_rdata_q_reg[31] ),
        .O(ram_reg_bram_0_3));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[28]_i_2 
       (.I0(ram_reg_bram_0_n_96),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_i_resp[29]),
        .I5(\mem_rdata_q_reg[31] ),
        .O(ram_reg_bram_0_4));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[29]_i_2 
       (.I0(ram_reg_bram_0_n_95),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_i_resp[30]),
        .I5(\mem_rdata_q_reg[31] ),
        .O(ram_reg_bram_0_5));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[30]_i_2 
       (.I0(ram_reg_bram_0_n_94),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_i_resp[31]),
        .I5(\mem_rdata_q_reg[31] ),
        .O(ram_reg_bram_0_6));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \mem_rdata_q[31]_i_3 
       (.I0(ram_reg_bram_0_n_93),
        .I1(cpu_instr),
        .I2(\mem_rdata_q_reg[24] ),
        .I3(\mem_rdata_q_reg[24]_0 ),
        .I4(ram_i_resp[32]),
        .I5(\mem_rdata_q_reg[31] ),
        .O(ram_reg_bram_0_7));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103020303030302020404FAFE4400420100000000000000FF000140004D0000),
    .INIT_01(256'h00020006010102020202030303033A0200060001000000000505040404040001),
    .INIT_02(256'h000000FC32020003023A00000000FE070E07F8000204060605021206FA000006),
    .INIT_03(256'h0F03020F0000003AFC00F53B003A00003A0002FF0000000000013BFB3A04FE00),
    .INIT_04(256'h310000000101FEFD11293A000000110000EFDE00000000FD00FF3AFB3AFF3A29),
    .INIT_05(256'h001B1900D6343100001B0004000001002100000122002200231F00DC00000032),
    .INIT_06(256'h110F1100CE010031003600000000010000FEF90000001A000201000001010119),
    .INIT_07(256'hFA0900000A020000010101010D0C00C9383100000E0005000F010F0F01100F00),
    .INIT_08(256'h0000FE003E0000003E00000000000000003E000601000000FE0B0700000000FF),
    .INIT_09(256'h0000FF0F000F00FE00013E0000013E0000FE00013E000000FE003E000000003E),
    .INIT_0A(256'h00004000000000004000FC00F4060001000000000000F40200003E00F5000001),
    .INIT_0B(256'h4100050000FC00000000FE0001000000004000FC0100FB400000FF0000400000),
    .INIT_0C(256'hFF0241410101404000010100F800F93EF92400000201010166000000001F0010),
    .INIT_0D(256'h00001C0000020000FF000100430000400000000000000000000000FE00000201),
    .INIT_0E(256'hFE0000000000000000100077000000373C0000779B009E000201000101000000),
    .INIT_0F(256'h000000000040FFB800000000000277B802009500000077B60101000000B70000),
    .INIT_10(256'h0000000000000F0C000EC5002A000000004040FF400000FF40404000000000FE),
    .INIT_11(256'h0101020101024001FF0001FF0100000102000201010102010000000000004002),
    .INIT_12(256'h0C40010200000100010F0C00020000F301F201010E000001FF0001FF01000002),
    .INIT_13(256'h01FF010000020101020101024001FF0001FF0100000001020202010101010041),
    .INIT_14(256'h00010200010301010300010000000000F201F20101004040400000000001FF00),
    .INIT_15(256'h000F040018EA00400101FF0001FF010000000201030101034001FF0001FF0100),
    .INIT_16(256'h010101030001000000000000FB01FC0101ED0000EE00024002000000C5000000),
    .INIT_17(256'h00000100FF0100FF000100020001030101034100FF0100FF0001000200010300),
    .INIT_18(256'h0000CBFFDA000100000100FF00CE0200010100030000030102024101000100FF),
    .INIT_19(256'h010101030100000000000040000200000000000F0C000EC500280000000000D9),
    .INIT_1A(256'h010E000001FF0001FF000000020001030101034001FF0001FF01000001020003),
    .INIT_1B(256'h010002000103030101010100410A40000200000000010F0C00020000F301F201),
    .INIT_1C(256'h000000F401F40101000001FF0001FF000000020001030101034101FF0101FF01),
    .INIT_1D(256'hFF010000000201030101034001FF0001FF010000020001030101010300010000),
    .INIT_1E(256'h01FC0101EF0000EE00024000020000C5000000000F040018EB00400101FF0001),
    .INIT_1F(256'h01020103034101FF0101FF0101000300010301010100000000030100000000FB),
    .INIT_20(256'hCE0200010100020100020102024101000100FF00000101FF0101FF0101000001),
    .INIT_21(256'h00000000FE0000FF00000000FFFF00000002DA0000CCFFDA000100000100FF00),
    .INIT_22(256'h000000000000000000000000000000000000000000000000000000FE0000FF00),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h7464652064200029792565636520002E696E6F6E6E652000542D000000000000),
    .INIT_27(256'h5F69720001730000006D32760416630041322047430000002979256E6520000A),
    .INIT_28(256'h000000000000000000000000000000000000000000305F697200017300000030),
    .INIT_29(256'h050505070606068036F900007A25753A746965000A6969000000000000000000),
    .INIT_2A(256'hA000A100A1454300050002439D00000000000086A0F4B24A00F1030505050505),
    .INIT_2B(256'h404101004000000000000001010101000000FFFF00009E009E000705FF000000),
    .INIT_2C(256'hFF00000302000300000002020202F90000008502030000120043000200024101),
    .INIT_2D(256'h00FE95004D00000201974B060000F7A0F1FE0000FE00000300FC00000000FE00),
    .INIT_2E(256'h0000305F697200017300EEED0000000700030404040405050505060606069436),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h72000173000000FF00000001000000006D327600006900305F69720001730000),
    .INIT_38(256'h06050505050404030200305F6972000173000000FF0000000100000000305F69),
    .INIT_39(256'h0808080808080808080707070707070707070707070707070706060606060606),
    .INIT_3A(256'h00305F6972000173000808080808080808080808080808080808080808080808),
    .INIT_3B(256'h7200017300F9FF00FC07000040000202020000010000000000020002FF0000FF),
    .INIT_3C(256'h00E20200000302000002FC007A76726E6A66623733006D327600006900305F69),
    .INIT_3D(256'h00FA40000000FC0200FEFD000000000302000403030300030000020002FFA702),
    .INIT_3E(256'h0000000000000000006D327600006900305F697200017300F3FDFF0000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({ram_i_req[1:0],ram_reg_bram_0_9[18:9],\<const0> ,\<const0> ,\<const0> }),
        .ADDRENA(\<const0> ),
        .ADDRENB(\<const0> ),
        .CASDIMUXA(\<const0> ),
        .CASDIMUXB(\<const0> ),
        .CASDINA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINPA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINPB({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDOMUXA(\<const0> ),
        .CASDOMUXB(\<const0> ),
        .CASDOMUXEN_A(\<const1> ),
        .CASDOMUXEN_B(\<const1> ),
        .CASINDBITERR(\<const0> ),
        .CASINSBITERR(\<const0> ),
        .CASOREGIMUXA(\<const0> ),
        .CASOREGIMUXB(\<const0> ),
        .CASOREGIMUXEN_A(\<const1> ),
        .CASOREGIMUXEN_B(\<const1> ),
        .CLKARDCLK(sys_clk_BUFG),
        .CLKBWRCLK(sys_clk_BUFG),
        .DINADIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_bram_0_10}),
        .DINBDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_bram_0_9[8:1]}),
        .DINPADINP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DINPBDINP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOUTADOUT({ram_reg_bram_0_n_93,ram_reg_bram_0_n_94,ram_reg_bram_0_n_95,ram_reg_bram_0_n_96,ram_reg_bram_0_n_97,ram_reg_bram_0_n_98,ram_reg_bram_0_n_99,ram_reg_bram_0_n_100}),
        .DOUTBDOUT(ram_i_resp),
        .ECCPIPECE(VCC_2),
        .ENARDEN(ram_reg_bram_0_8),
        .ENBWREN(ram_i_req[2]),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const1> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SLEEP(\<const0> ),
        .WEA({ram_reg_bram_0_11,ram_reg_bram_0_11,ram_reg_bram_0_11,ram_reg_bram_0_11}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_bram_0_9[0],ram_reg_bram_0_9[0],ram_reg_bram_0_9[0],ram_reg_bram_0_9[0]}));
endmodule

module iob_timer
   (slaves_resp,
    E,
    TIMER_ENABLE,
    TIMER_RESET,
    \counter_reg_reg[1] ,
    Q,
    \counter_reg_reg[3] ,
    \counter_reg_reg[4] ,
    \counter_reg_reg[5] ,
    \counter_reg_reg[6] ,
    \counter_reg_reg[7] ,
    slaves_req,
    sys_clk_BUFG,
    reset_IBUF,
    \TIMER_SAMPLE_reg[0]_0 ,
    \TIMER_ENABLE_reg[0]_0 ,
    \TIMER_RESET_reg[0]_0 ,
    \mem_rdata_word_reg[1]_i_3 ,
    \mem_rdata_word_reg[1]_i_3_0 ,
    \mem_rdata_word_reg[1]_i_3_1 ,
    \mem_rdata_word_reg[1]_i_3_2 ,
    \mem_rdata_word_reg[3]_i_3 ,
    \mem_rdata_word_reg[4]_i_3 ,
    \mem_rdata_word_reg[5]_i_3 ,
    \mem_rdata_word_reg[6]_i_3 );
  output [0:0]slaves_resp;
  output [0:0]E;
  output TIMER_ENABLE;
  output TIMER_RESET;
  output \counter_reg_reg[1] ;
  output [61:0]Q;
  output \counter_reg_reg[3] ;
  output \counter_reg_reg[4] ;
  output \counter_reg_reg[5] ;
  output \counter_reg_reg[6] ;
  output \counter_reg_reg[7] ;
  input [0:0]slaves_req;
  input sys_clk_BUFG;
  input reset_IBUF;
  input \TIMER_SAMPLE_reg[0]_0 ;
  input \TIMER_ENABLE_reg[0]_0 ;
  input \TIMER_RESET_reg[0]_0 ;
  input \mem_rdata_word_reg[1]_i_3 ;
  input \mem_rdata_word_reg[1]_i_3_0 ;
  input \mem_rdata_word_reg[1]_i_3_1 ;
  input \mem_rdata_word_reg[1]_i_3_2 ;
  input \mem_rdata_word_reg[3]_i_3 ;
  input \mem_rdata_word_reg[4]_i_3 ;
  input \mem_rdata_word_reg[5]_i_3 ;
  input \mem_rdata_word_reg[6]_i_3 ;

  wire \<const1> ;
  wire [0:0]E;
  wire [61:0]Q;
  wire TIMER_ENABLE;
  wire \TIMER_ENABLE_reg[0]_0 ;
  wire TIMER_RESET;
  wire \TIMER_RESET_reg[0]_0 ;
  wire \TIMER_SAMPLE_reg[0]_0 ;
  wire \counter_reg_reg[1] ;
  wire \counter_reg_reg[3] ;
  wire \counter_reg_reg[4] ;
  wire \counter_reg_reg[5] ;
  wire \counter_reg_reg[6] ;
  wire \counter_reg_reg[7] ;
  wire \mem_rdata_word_reg[1]_i_3 ;
  wire \mem_rdata_word_reg[1]_i_3_0 ;
  wire \mem_rdata_word_reg[1]_i_3_1 ;
  wire \mem_rdata_word_reg[1]_i_3_2 ;
  wire \mem_rdata_word_reg[3]_i_3 ;
  wire \mem_rdata_word_reg[4]_i_3 ;
  wire \mem_rdata_word_reg[5]_i_3 ;
  wire \mem_rdata_word_reg[6]_i_3 ;
  wire reset_IBUF;
  wire [0:0]slaves_req;
  wire [0:0]slaves_resp;
  wire sys_clk_BUFG;

  FDCE \TIMER_ENABLE_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\TIMER_ENABLE_reg[0]_0 ),
        .Q(TIMER_ENABLE));
  FDCE \TIMER_RESET_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\TIMER_RESET_reg[0]_0 ),
        .Q(TIMER_RESET));
  FDCE \TIMER_SAMPLE_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\TIMER_SAMPLE_reg[0]_0 ),
        .Q(E));
  VCC VCC
       (.P(\<const1> ));
  FDCE \ready_int_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(slaves_req),
        .Q(slaves_resp));
  timer_core timer0
       (.E(E),
        .Q(Q),
        .TIMER_RESET(TIMER_RESET),
        .\counter_reg_reg[1]_0 (\counter_reg_reg[1] ),
        .\counter_reg_reg[3]_0 (\counter_reg_reg[3] ),
        .\counter_reg_reg[4]_0 (\counter_reg_reg[4] ),
        .\counter_reg_reg[5]_0 (\counter_reg_reg[5] ),
        .\counter_reg_reg[6]_0 (\counter_reg_reg[6] ),
        .\counter_reg_reg[7]_0 (\counter_reg_reg[7] ),
        .\mem_rdata_word_reg[1]_i_3 (\mem_rdata_word_reg[1]_i_3 ),
        .\mem_rdata_word_reg[1]_i_3_0 (\mem_rdata_word_reg[1]_i_3_0 ),
        .\mem_rdata_word_reg[1]_i_3_1 (\mem_rdata_word_reg[1]_i_3_1 ),
        .\mem_rdata_word_reg[1]_i_3_2 (\mem_rdata_word_reg[1]_i_3_2 ),
        .\mem_rdata_word_reg[3]_i_3 (\mem_rdata_word_reg[3]_i_3 ),
        .\mem_rdata_word_reg[4]_i_3 (\mem_rdata_word_reg[4]_i_3 ),
        .\mem_rdata_word_reg[5]_i_3 (\mem_rdata_word_reg[5]_i_3 ),
        .\mem_rdata_word_reg[6]_i_3 (\mem_rdata_word_reg[6]_i_3 ),
        .reset_IBUF(reset_IBUF),
        .sys_clk_BUFG(sys_clk_BUFG),
        .\time_counter_reg[0]_0 (TIMER_ENABLE));
endmodule

module iob_uart
   (slaves_resp,
    recv_buf_valid,
    tx_en,
    uart_txd_OBUF,
    pbus_resp,
    \recv_buf_data_reg[7]_0 ,
    Q,
    \address_reg_reg[0]_0 ,
    \send_bitcnt_reg[0]_0 ,
    \recv_buf_data_reg[1]_0 ,
    \recv_buf_data_reg[2]_0 ,
    \recv_buf_data_reg[3]_0 ,
    \recv_buf_data_reg[4]_0 ,
    \recv_buf_data_reg[5]_0 ,
    \recv_buf_data_reg[6]_0 ,
    E,
    \send_pattern_reg[8]_0 ,
    wstrb_reg_reg_0,
    sys_clk_BUFG,
    slaves_req,
    reset_IBUF,
    rst_soft,
    recv_buf_valid_reg_0,
    tx_en_reg_0,
    \mem_rdata_word_reg[0]_i_3 ,
    \mem_rdata_q_reg[7] ,
    \mem_rdata_q_reg[7]_0 ,
    data_write_en5_out,
    \mem_rdata_word_reg[0]_i_4_0 ,
    D,
    \bit_duration_reg[15]_0 ,
    \send_bitcnt_reg[0]_1 ,
    \send_pattern_reg[8]_1 );
  output [0:0]slaves_resp;
  output recv_buf_valid;
  output tx_en;
  output uart_txd_OBUF;
  output [1:0]pbus_resp;
  output \recv_buf_data_reg[7]_0 ;
  output [7:0]Q;
  output \address_reg_reg[0]_0 ;
  output [0:0]\send_bitcnt_reg[0]_0 ;
  output \recv_buf_data_reg[1]_0 ;
  output \recv_buf_data_reg[2]_0 ;
  output \recv_buf_data_reg[3]_0 ;
  output \recv_buf_data_reg[4]_0 ;
  output \recv_buf_data_reg[5]_0 ;
  output \recv_buf_data_reg[6]_0 ;
  output [0:0]E;
  output [6:0]\send_pattern_reg[8]_0 ;
  input wstrb_reg_reg_0;
  input sys_clk_BUFG;
  input [19:0]slaves_req;
  input reset_IBUF;
  input rst_soft;
  input recv_buf_valid_reg_0;
  input tx_en_reg_0;
  input \mem_rdata_word_reg[0]_i_3 ;
  input \mem_rdata_q_reg[7] ;
  input \mem_rdata_q_reg[7]_0 ;
  input data_write_en5_out;
  input [1:0]\mem_rdata_word_reg[0]_i_4_0 ;
  input [0:0]D;
  input [0:0]\bit_duration_reg[15]_0 ;
  input [0:0]\send_bitcnt_reg[0]_1 ;
  input [7:0]\send_pattern_reg[8]_1 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [2:0]address_reg;
  wire \address_reg_reg[0]_0 ;
  wire [7:0]bit_duration;
  wire [0:0]\bit_duration_reg[15]_0 ;
  wire data1;
  wire data_write_en5_out;
  wire \mem_rdata_q[7]_i_4_n_1 ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_word_reg[0]_i_11_n_1 ;
  wire \mem_rdata_word_reg[0]_i_3 ;
  wire [1:0]\mem_rdata_word_reg[0]_i_4_0 ;
  wire \mem_rdata_word_reg[0]_i_6_n_1 ;
  wire \mem_rdata_word_reg[0]_i_7_n_1 ;
  wire \mem_rdata_word_reg[0]_i_8_n_1 ;
  wire \mem_rdata_word_reg[0]_i_9_n_1 ;
  wire [3:0]p_0_in__0;
  wire [1:0]pbus_resp;
  wire [7:0]recv_buf_data;
  wire \recv_buf_data_reg[1]_0 ;
  wire \recv_buf_data_reg[2]_0 ;
  wire \recv_buf_data_reg[3]_0 ;
  wire \recv_buf_data_reg[4]_0 ;
  wire \recv_buf_data_reg[5]_0 ;
  wire \recv_buf_data_reg[6]_0 ;
  wire \recv_buf_data_reg[7]_0 ;
  wire recv_buf_valid;
  wire recv_buf_valid_reg_0;
  wire [15:0]recv_counter;
  wire \recv_counter[0]_i_10_n_1 ;
  wire \recv_counter[0]_i_2_n_1 ;
  wire \recv_counter[0]_i_3_n_1 ;
  wire \recv_counter[0]_i_4_n_1 ;
  wire \recv_counter[0]_i_5_n_1 ;
  wire \recv_counter[0]_i_6_n_1 ;
  wire \recv_counter[0]_i_7_n_1 ;
  wire \recv_counter[0]_i_8_n_1 ;
  wire \recv_counter[0]_i_9_n_1 ;
  wire \recv_counter[10]_i_2_n_1 ;
  wire \recv_counter[14]_i_2_n_1 ;
  wire \recv_counter[15]_i_2_n_1 ;
  wire \recv_counter[15]_i_3_n_1 ;
  wire \recv_counter[5]_i_2_n_1 ;
  wire \recv_counter[9]_i_2_n_1 ;
  wire \recv_counter_reg_n_1_[0] ;
  wire \recv_counter_reg_n_1_[10] ;
  wire \recv_counter_reg_n_1_[11] ;
  wire \recv_counter_reg_n_1_[12] ;
  wire \recv_counter_reg_n_1_[13] ;
  wire \recv_counter_reg_n_1_[14] ;
  wire \recv_counter_reg_n_1_[15] ;
  wire \recv_counter_reg_n_1_[1] ;
  wire \recv_counter_reg_n_1_[2] ;
  wire \recv_counter_reg_n_1_[3] ;
  wire \recv_counter_reg_n_1_[4] ;
  wire \recv_counter_reg_n_1_[5] ;
  wire \recv_counter_reg_n_1_[6] ;
  wire \recv_counter_reg_n_1_[7] ;
  wire \recv_counter_reg_n_1_[8] ;
  wire \recv_counter_reg_n_1_[9] ;
  wire [7:0]recv_pattern;
  wire \recv_pattern[7]_i_1_n_1 ;
  wire recv_state;
  wire \recv_state[3]_i_10_n_1 ;
  wire \recv_state[3]_i_11_n_1 ;
  wire \recv_state[3]_i_4_n_1 ;
  wire \recv_state[3]_i_5_n_1 ;
  wire \recv_state[3]_i_6_n_1 ;
  wire \recv_state[3]_i_7_n_1 ;
  wire \recv_state[3]_i_8_n_1 ;
  wire \recv_state[3]_i_9_n_1 ;
  wire \recv_state_reg_n_1_[0] ;
  wire \recv_state_reg_n_1_[1] ;
  wire \recv_state_reg_n_1_[2] ;
  wire \recv_state_reg_n_1_[3] ;
  wire reset_IBUF;
  wire rst_int;
  wire rst_soft;
  wire rst_soft_reg_n_1;
  wire [3:1]send_bitcnt;
  wire \send_bitcnt[1]_i_1_n_1 ;
  wire \send_bitcnt[2]_i_1_n_1 ;
  wire \send_bitcnt[3]_i_1_n_1 ;
  wire \send_bitcnt[3]_i_2_n_1 ;
  wire [0:0]\send_bitcnt_reg[0]_0 ;
  wire [0:0]\send_bitcnt_reg[0]_1 ;
  wire [15:0]send_counter;
  wire send_counter1__30;
  wire \send_counter[0]_i_1_n_1 ;
  wire \send_counter[10]_i_1_n_1 ;
  wire \send_counter[10]_i_2_n_1 ;
  wire \send_counter[11]_i_1_n_1 ;
  wire \send_counter[12]_i_1_n_1 ;
  wire \send_counter[13]_i_1_n_1 ;
  wire \send_counter[13]_i_2_n_1 ;
  wire \send_counter[14]_i_1_n_1 ;
  wire \send_counter[15]_i_10_n_1 ;
  wire \send_counter[15]_i_11_n_1 ;
  wire \send_counter[15]_i_13_n_1 ;
  wire \send_counter[15]_i_14_n_1 ;
  wire \send_counter[15]_i_15_n_1 ;
  wire \send_counter[15]_i_16_n_1 ;
  wire \send_counter[15]_i_1_n_1 ;
  wire \send_counter[15]_i_2_n_1 ;
  wire \send_counter[15]_i_3_n_1 ;
  wire \send_counter[15]_i_6_n_1 ;
  wire \send_counter[15]_i_7_n_1 ;
  wire \send_counter[15]_i_8_n_1 ;
  wire \send_counter[15]_i_9_n_1 ;
  wire \send_counter[1]_i_1_n_1 ;
  wire \send_counter[2]_i_1_n_1 ;
  wire \send_counter[3]_i_1_n_1 ;
  wire \send_counter[4]_i_1_n_1 ;
  wire \send_counter[4]_i_2_n_1 ;
  wire \send_counter[5]_i_1_n_1 ;
  wire \send_counter[5]_i_2_n_1 ;
  wire \send_counter[6]_i_1_n_1 ;
  wire \send_counter[7]_i_1_n_1 ;
  wire \send_counter[8]_i_1_n_1 ;
  wire \send_counter[8]_i_2_n_1 ;
  wire \send_counter[9]_i_1_n_1 ;
  wire \send_counter[9]_i_2_n_1 ;
  wire \send_pattern[0]_i_1_n_1 ;
  wire [6:0]\send_pattern_reg[8]_0 ;
  wire [7:0]\send_pattern_reg[8]_1 ;
  wire \send_pattern_reg_n_1_[0] ;
  wire \send_pattern_reg_n_1_[1] ;
  wire [19:0]slaves_req;
  wire [0:0]slaves_resp;
  wire sys_clk_BUFG;
  wire tx_en;
  wire tx_en_reg_0;
  wire uart_txd_OBUF;
  wire wstrb_reg;
  wire wstrb_reg_reg_0;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE \address_reg_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(slaves_req[16]),
        .Q(address_reg[0]),
        .R(\<const0> ));
  FDRE \address_reg_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(slaves_req[17]),
        .Q(address_reg[1]),
        .R(\<const0> ));
  FDRE \address_reg_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(slaves_req[18]),
        .Q(address_reg[2]),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'hE)) 
    \bit_duration[15]_i_1 
       (.I0(reset_IBUF),
        .I1(rst_soft_reg_n_1),
        .O(rst_int));
  FDSE \bit_duration_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[0]),
        .Q(bit_duration[0]),
        .S(rst_int));
  FDRE \bit_duration_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[10]),
        .Q(Q[2]),
        .R(rst_int));
  FDRE \bit_duration_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[11]),
        .Q(Q[3]),
        .R(rst_int));
  FDRE \bit_duration_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[12]),
        .Q(Q[4]),
        .R(rst_int));
  FDRE \bit_duration_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[13]),
        .Q(Q[5]),
        .R(rst_int));
  FDRE \bit_duration_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[14]),
        .Q(Q[6]),
        .R(rst_int));
  FDRE \bit_duration_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[15]),
        .Q(Q[7]),
        .R(rst_int));
  FDRE \bit_duration_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[1]),
        .Q(bit_duration[1]),
        .R(rst_int));
  FDRE \bit_duration_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[2]),
        .Q(bit_duration[2]),
        .R(rst_int));
  FDRE \bit_duration_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[3]),
        .Q(bit_duration[3]),
        .R(rst_int));
  FDRE \bit_duration_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[4]),
        .Q(bit_duration[4]),
        .R(rst_int));
  FDRE \bit_duration_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[5]),
        .Q(bit_duration[5]),
        .R(rst_int));
  FDRE \bit_duration_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[6]),
        .Q(bit_duration[6]),
        .R(rst_int));
  FDRE \bit_duration_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[7]),
        .Q(bit_duration[7]),
        .R(rst_int));
  FDRE \bit_duration_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[8]),
        .Q(Q[0]),
        .R(rst_int));
  FDRE \bit_duration_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\bit_duration_reg[15]_0 ),
        .D(slaves_req[9]),
        .Q(Q[1]),
        .R(rst_int));
  LUT4 #(
    .INIT(16'h0008)) 
    \mem_rdata_q[15]_i_6 
       (.I0(\mem_rdata_word_reg[0]_i_6_n_1 ),
        .I1(address_reg[0]),
        .I2(address_reg[2]),
        .I3(address_reg[1]),
        .O(\address_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000000A00000C000)) 
    \mem_rdata_q[1]_i_4 
       (.I0(recv_buf_data[1]),
        .I1(bit_duration[1]),
        .I2(\mem_rdata_word_reg[0]_i_6_n_1 ),
        .I3(address_reg[0]),
        .I4(address_reg[2]),
        .I5(address_reg[1]),
        .O(\recv_buf_data_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000A00000C000)) 
    \mem_rdata_q[2]_i_4 
       (.I0(recv_buf_data[2]),
        .I1(bit_duration[2]),
        .I2(\mem_rdata_word_reg[0]_i_6_n_1 ),
        .I3(address_reg[0]),
        .I4(address_reg[2]),
        .I5(address_reg[1]),
        .O(\recv_buf_data_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h000000A00000C000)) 
    \mem_rdata_q[3]_i_4 
       (.I0(recv_buf_data[3]),
        .I1(bit_duration[3]),
        .I2(\mem_rdata_word_reg[0]_i_6_n_1 ),
        .I3(address_reg[0]),
        .I4(address_reg[2]),
        .I5(address_reg[1]),
        .O(\recv_buf_data_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h000000A00000C000)) 
    \mem_rdata_q[4]_i_4 
       (.I0(recv_buf_data[4]),
        .I1(bit_duration[4]),
        .I2(\mem_rdata_word_reg[0]_i_6_n_1 ),
        .I3(address_reg[0]),
        .I4(address_reg[2]),
        .I5(address_reg[1]),
        .O(\recv_buf_data_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h000000A00000C000)) 
    \mem_rdata_q[5]_i_4 
       (.I0(recv_buf_data[5]),
        .I1(bit_duration[5]),
        .I2(\mem_rdata_word_reg[0]_i_6_n_1 ),
        .I3(address_reg[0]),
        .I4(address_reg[2]),
        .I5(address_reg[1]),
        .O(\recv_buf_data_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h000000A00000C000)) 
    \mem_rdata_q[6]_i_4 
       (.I0(recv_buf_data[6]),
        .I1(bit_duration[6]),
        .I2(\mem_rdata_word_reg[0]_i_6_n_1 ),
        .I3(address_reg[0]),
        .I4(address_reg[2]),
        .I5(address_reg[1]),
        .O(\recv_buf_data_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \mem_rdata_q[7]_i_2 
       (.I0(\mem_rdata_q_reg[7] ),
        .I1(\mem_rdata_q_reg[7]_0 ),
        .I2(recv_buf_data[7]),
        .I3(\mem_rdata_q[7]_i_4_n_1 ),
        .I4(bit_duration[7]),
        .I5(\address_reg_reg[0]_0 ),
        .O(\recv_buf_data_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \mem_rdata_q[7]_i_4 
       (.I0(\mem_rdata_word_reg[0]_i_6_n_1 ),
        .I1(address_reg[0]),
        .I2(address_reg[2]),
        .I3(address_reg[1]),
        .O(\mem_rdata_q[7]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_rdata_word_reg[0]_i_11 
       (.I0(send_bitcnt[2]),
        .I1(\send_bitcnt_reg[0]_0 ),
        .I2(send_bitcnt[1]),
        .I3(send_bitcnt[3]),
        .O(\mem_rdata_word_reg[0]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF82028000)) 
    \mem_rdata_word_reg[0]_i_4 
       (.I0(\mem_rdata_word_reg[0]_i_6_n_1 ),
        .I1(\mem_rdata_word_reg[0]_i_7_n_1 ),
        .I2(\mem_rdata_word_reg[0]_i_8_n_1 ),
        .I3(\mem_rdata_word_reg[0]_i_9_n_1 ),
        .I4(recv_buf_valid),
        .I5(\mem_rdata_word_reg[0]_i_3 ),
        .O(pbus_resp[0]));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_rdata_word_reg[0]_i_6 
       (.I0(wstrb_reg),
        .I1(slaves_resp),
        .I2(\mem_rdata_word_reg[0]_i_4_0 [1]),
        .I3(\mem_rdata_word_reg[0]_i_4_0 [0]),
        .O(\mem_rdata_word_reg[0]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \mem_rdata_word_reg[0]_i_7 
       (.I0(address_reg[1]),
        .I1(address_reg[0]),
        .I2(address_reg[2]),
        .O(\mem_rdata_word_reg[0]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_word_reg[0]_i_8 
       (.I0(address_reg[1]),
        .I1(address_reg[2]),
        .O(\mem_rdata_word_reg[0]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \mem_rdata_word_reg[0]_i_9 
       (.I0(\mem_rdata_word_reg[0]_i_11_n_1 ),
        .I1(bit_duration[0]),
        .I2(address_reg[0]),
        .I3(address_reg[1]),
        .I4(recv_buf_data[0]),
        .O(\mem_rdata_word_reg[0]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mem_rdata_word_reg[7]_i_8 
       (.I0(\address_reg_reg[0]_0 ),
        .I1(bit_duration[7]),
        .I2(\mem_rdata_q[7]_i_4_n_1 ),
        .I3(recv_buf_data[7]),
        .I4(\mem_rdata_q_reg[7]_0 ),
        .O(pbus_resp[1]));
  FDCE ready_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(slaves_req[19]),
        .Q(slaves_resp));
  LUT5 #(
    .INIT(32'h02000000)) 
    \recv_buf_data[7]_i_1 
       (.I0(\recv_counter[0]_i_3_n_1 ),
        .I1(\recv_state_reg_n_1_[0] ),
        .I2(\recv_state_reg_n_1_[2] ),
        .I3(\recv_state_reg_n_1_[3] ),
        .I4(\recv_state_reg_n_1_[1] ),
        .O(E));
  FDCE \recv_buf_data_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[0]),
        .Q(recv_buf_data[0]));
  FDCE \recv_buf_data_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[1]),
        .Q(recv_buf_data[1]));
  FDCE \recv_buf_data_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[2]),
        .Q(recv_buf_data[2]));
  FDCE \recv_buf_data_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[3]),
        .Q(recv_buf_data[3]));
  FDCE \recv_buf_data_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[4]),
        .Q(recv_buf_data[4]));
  FDCE \recv_buf_data_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[5]),
        .Q(recv_buf_data[5]));
  FDCE \recv_buf_data_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[6]),
        .Q(recv_buf_data[6]));
  FDCE \recv_buf_data_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[7]),
        .Q(recv_buf_data[7]));
  FDCE recv_buf_valid_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_buf_valid_reg_0),
        .Q(recv_buf_valid));
  LUT5 #(
    .INIT(32'hFEAABEAA)) 
    \recv_counter[0]_i_1 
       (.I0(\recv_counter[0]_i_2_n_1 ),
        .I1(\recv_state_reg_n_1_[1] ),
        .I2(\recv_state_reg_n_1_[3] ),
        .I3(\recv_counter[0]_i_3_n_1 ),
        .I4(\recv_state_reg_n_1_[0] ),
        .O(recv_counter[0]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \recv_counter[0]_i_10 
       (.I0(\recv_counter_reg_n_1_[8] ),
        .I1(Q[0]),
        .I2(\recv_counter_reg_n_1_[11] ),
        .I3(Q[3]),
        .O(\recv_counter[0]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAF0FAF0FAFCFAFFF)) 
    \recv_counter[0]_i_2 
       (.I0(\recv_counter[0]_i_3_n_1 ),
        .I1(data1),
        .I2(\recv_counter_reg_n_1_[0] ),
        .I3(\recv_state_reg_n_1_[2] ),
        .I4(\recv_state_reg_n_1_[0] ),
        .I5(\recv_state[3]_i_4_n_1 ),
        .O(\recv_counter[0]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h00410000)) 
    \recv_counter[0]_i_3 
       (.I0(\recv_counter[0]_i_4_n_1 ),
        .I1(Q[7]),
        .I2(\recv_counter_reg_n_1_[15] ),
        .I3(\recv_counter[0]_i_5_n_1 ),
        .I4(\recv_counter[0]_i_6_n_1 ),
        .O(\recv_counter[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \recv_counter[0]_i_4 
       (.I0(\recv_counter[0]_i_7_n_1 ),
        .I1(\recv_counter_reg_n_1_[3] ),
        .I2(bit_duration[3]),
        .I3(\recv_counter_reg_n_1_[4] ),
        .I4(bit_duration[4]),
        .I5(\recv_counter[0]_i_8_n_1 ),
        .O(\recv_counter[0]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \recv_counter[0]_i_5 
       (.I0(\recv_counter[0]_i_9_n_1 ),
        .I1(\recv_counter_reg_n_1_[9] ),
        .I2(Q[1]),
        .I3(\recv_counter_reg_n_1_[10] ),
        .I4(Q[2]),
        .I5(\recv_counter[0]_i_10_n_1 ),
        .O(\recv_counter[0]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \recv_counter[0]_i_6 
       (.I0(\recv_counter_reg_n_1_[14] ),
        .I1(Q[6]),
        .I2(\recv_counter_reg_n_1_[12] ),
        .I3(Q[4]),
        .I4(\recv_counter_reg_n_1_[13] ),
        .I5(Q[5]),
        .O(\recv_counter[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \recv_counter[0]_i_7 
       (.I0(\recv_counter_reg_n_1_[0] ),
        .I1(bit_duration[0]),
        .I2(\recv_counter_reg_n_1_[1] ),
        .I3(bit_duration[1]),
        .O(\recv_counter[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \recv_counter[0]_i_8 
       (.I0(\recv_counter_reg_n_1_[2] ),
        .I1(bit_duration[2]),
        .I2(\recv_counter_reg_n_1_[5] ),
        .I3(bit_duration[5]),
        .O(\recv_counter[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \recv_counter[0]_i_9 
       (.I0(\recv_counter_reg_n_1_[6] ),
        .I1(bit_duration[6]),
        .I2(\recv_counter_reg_n_1_[7] ),
        .I3(bit_duration[7]),
        .O(\recv_counter[0]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \recv_counter[10]_i_1 
       (.I0(\recv_counter[15]_i_3_n_1 ),
        .I1(\recv_counter[10]_i_2_n_1 ),
        .I2(\recv_counter_reg_n_1_[10] ),
        .O(recv_counter[10]));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \recv_counter[10]_i_2 
       (.I0(\recv_counter_reg_n_1_[6] ),
        .I1(\recv_counter[9]_i_2_n_1 ),
        .I2(\recv_counter_reg_n_1_[7] ),
        .I3(\recv_counter_reg_n_1_[8] ),
        .I4(\recv_counter_reg_n_1_[9] ),
        .O(\recv_counter[10]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h84)) 
    \recv_counter[11]_i_1 
       (.I0(\recv_counter[14]_i_2_n_1 ),
        .I1(\recv_counter[15]_i_3_n_1 ),
        .I2(\recv_counter_reg_n_1_[11] ),
        .O(recv_counter[11]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \recv_counter[12]_i_1 
       (.I0(\recv_counter[14]_i_2_n_1 ),
        .I1(\recv_counter_reg_n_1_[11] ),
        .I2(\recv_counter[15]_i_3_n_1 ),
        .I3(\recv_counter_reg_n_1_[12] ),
        .O(recv_counter[12]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hF7000800)) 
    \recv_counter[13]_i_1 
       (.I0(\recv_counter_reg_n_1_[12] ),
        .I1(\recv_counter_reg_n_1_[11] ),
        .I2(\recv_counter[14]_i_2_n_1 ),
        .I3(\recv_counter[15]_i_3_n_1 ),
        .I4(\recv_counter_reg_n_1_[13] ),
        .O(recv_counter[13]));
  LUT6 #(
    .INIT(64'hBFFF000040000000)) 
    \recv_counter[14]_i_1 
       (.I0(\recv_counter[14]_i_2_n_1 ),
        .I1(\recv_counter_reg_n_1_[11] ),
        .I2(\recv_counter_reg_n_1_[12] ),
        .I3(\recv_counter_reg_n_1_[13] ),
        .I4(\recv_counter[15]_i_3_n_1 ),
        .I5(\recv_counter_reg_n_1_[14] ),
        .O(recv_counter[14]));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \recv_counter[14]_i_2 
       (.I0(\recv_counter_reg_n_1_[9] ),
        .I1(\recv_counter_reg_n_1_[8] ),
        .I2(\recv_counter_reg_n_1_[7] ),
        .I3(\recv_counter[9]_i_2_n_1 ),
        .I4(\recv_counter_reg_n_1_[6] ),
        .I5(\recv_counter_reg_n_1_[10] ),
        .O(\recv_counter[14]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hB040)) 
    \recv_counter[15]_i_1 
       (.I0(\recv_counter[15]_i_2_n_1 ),
        .I1(\recv_counter_reg_n_1_[14] ),
        .I2(\recv_counter[15]_i_3_n_1 ),
        .I3(\recv_counter_reg_n_1_[15] ),
        .O(recv_counter[15]));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \recv_counter[15]_i_2 
       (.I0(\recv_counter[14]_i_2_n_1 ),
        .I1(\recv_counter_reg_n_1_[11] ),
        .I2(\recv_counter_reg_n_1_[12] ),
        .I3(\recv_counter_reg_n_1_[13] ),
        .O(\recv_counter[15]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F5F0F0F22)) 
    \recv_counter[15]_i_3 
       (.I0(\recv_state_reg_n_1_[0] ),
        .I1(data1),
        .I2(\recv_counter[0]_i_3_n_1 ),
        .I3(\recv_state_reg_n_1_[1] ),
        .I4(\recv_state_reg_n_1_[3] ),
        .I5(\recv_state_reg_n_1_[2] ),
        .O(\recv_counter[15]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \recv_counter[1]_i_1 
       (.I0(\recv_counter[15]_i_3_n_1 ),
        .I1(\recv_counter_reg_n_1_[0] ),
        .I2(\recv_counter_reg_n_1_[1] ),
        .O(recv_counter[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \recv_counter[2]_i_1 
       (.I0(\recv_counter[15]_i_3_n_1 ),
        .I1(\recv_counter_reg_n_1_[0] ),
        .I2(\recv_counter_reg_n_1_[1] ),
        .I3(\recv_counter_reg_n_1_[2] ),
        .O(recv_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \recv_counter[3]_i_1 
       (.I0(\recv_counter[15]_i_3_n_1 ),
        .I1(\recv_counter_reg_n_1_[2] ),
        .I2(\recv_counter_reg_n_1_[1] ),
        .I3(\recv_counter_reg_n_1_[0] ),
        .I4(\recv_counter_reg_n_1_[3] ),
        .O(recv_counter[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \recv_counter[4]_i_1 
       (.I0(\recv_counter[15]_i_3_n_1 ),
        .I1(\recv_counter_reg_n_1_[3] ),
        .I2(\recv_counter_reg_n_1_[0] ),
        .I3(\recv_counter_reg_n_1_[1] ),
        .I4(\recv_counter_reg_n_1_[2] ),
        .I5(\recv_counter_reg_n_1_[4] ),
        .O(recv_counter[4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \recv_counter[5]_i_1 
       (.I0(\recv_counter[15]_i_3_n_1 ),
        .I1(\recv_counter[5]_i_2_n_1 ),
        .I2(\recv_counter_reg_n_1_[5] ),
        .O(recv_counter[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \recv_counter[5]_i_2 
       (.I0(\recv_counter_reg_n_1_[4] ),
        .I1(\recv_counter_reg_n_1_[3] ),
        .I2(\recv_counter_reg_n_1_[0] ),
        .I3(\recv_counter_reg_n_1_[1] ),
        .I4(\recv_counter_reg_n_1_[2] ),
        .O(\recv_counter[5]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \recv_counter[6]_i_1 
       (.I0(\recv_counter[15]_i_3_n_1 ),
        .I1(\recv_counter[9]_i_2_n_1 ),
        .I2(\recv_counter_reg_n_1_[6] ),
        .O(recv_counter[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \recv_counter[7]_i_1 
       (.I0(\recv_counter[15]_i_3_n_1 ),
        .I1(\recv_counter_reg_n_1_[6] ),
        .I2(\recv_counter[9]_i_2_n_1 ),
        .I3(\recv_counter_reg_n_1_[7] ),
        .O(recv_counter[7]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    \recv_counter[8]_i_1 
       (.I0(\recv_counter[15]_i_3_n_1 ),
        .I1(\recv_counter_reg_n_1_[7] ),
        .I2(\recv_counter[9]_i_2_n_1 ),
        .I3(\recv_counter_reg_n_1_[6] ),
        .I4(\recv_counter_reg_n_1_[8] ),
        .O(recv_counter[8]));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \recv_counter[9]_i_1 
       (.I0(\recv_counter[15]_i_3_n_1 ),
        .I1(\recv_counter_reg_n_1_[6] ),
        .I2(\recv_counter[9]_i_2_n_1 ),
        .I3(\recv_counter_reg_n_1_[7] ),
        .I4(\recv_counter_reg_n_1_[8] ),
        .I5(\recv_counter_reg_n_1_[9] ),
        .O(recv_counter[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \recv_counter[9]_i_2 
       (.I0(\recv_counter_reg_n_1_[2] ),
        .I1(\recv_counter_reg_n_1_[1] ),
        .I2(\recv_counter_reg_n_1_[0] ),
        .I3(\recv_counter_reg_n_1_[3] ),
        .I4(\recv_counter_reg_n_1_[4] ),
        .I5(\recv_counter_reg_n_1_[5] ),
        .O(\recv_counter[9]_i_2_n_1 ));
  FDCE \recv_counter_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[0]),
        .Q(\recv_counter_reg_n_1_[0] ));
  FDCE \recv_counter_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[10]),
        .Q(\recv_counter_reg_n_1_[10] ));
  FDCE \recv_counter_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[11]),
        .Q(\recv_counter_reg_n_1_[11] ));
  FDCE \recv_counter_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[12]),
        .Q(\recv_counter_reg_n_1_[12] ));
  FDCE \recv_counter_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[13]),
        .Q(\recv_counter_reg_n_1_[13] ));
  FDCE \recv_counter_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[14]),
        .Q(\recv_counter_reg_n_1_[14] ));
  FDCE \recv_counter_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[15]),
        .Q(\recv_counter_reg_n_1_[15] ));
  FDCE \recv_counter_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[1]),
        .Q(\recv_counter_reg_n_1_[1] ));
  FDCE \recv_counter_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[2]),
        .Q(\recv_counter_reg_n_1_[2] ));
  FDCE \recv_counter_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[3]),
        .Q(\recv_counter_reg_n_1_[3] ));
  FDCE \recv_counter_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[4]),
        .Q(\recv_counter_reg_n_1_[4] ));
  FDCE \recv_counter_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[5]),
        .Q(\recv_counter_reg_n_1_[5] ));
  FDCE \recv_counter_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[6]),
        .Q(\recv_counter_reg_n_1_[6] ));
  FDCE \recv_counter_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[7]),
        .Q(\recv_counter_reg_n_1_[7] ));
  FDCE \recv_counter_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[8]),
        .Q(\recv_counter_reg_n_1_[8] ));
  FDCE \recv_counter_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[9]),
        .Q(\recv_counter_reg_n_1_[9] ));
  LUT5 #(
    .INIT(32'hFEF60000)) 
    \recv_pattern[7]_i_1 
       (.I0(\recv_state_reg_n_1_[1] ),
        .I1(\recv_state_reg_n_1_[3] ),
        .I2(\recv_state_reg_n_1_[2] ),
        .I3(\recv_state_reg_n_1_[0] ),
        .I4(\recv_counter[0]_i_3_n_1 ),
        .O(\recv_pattern[7]_i_1_n_1 ));
  FDCE \recv_pattern_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[1]),
        .Q(recv_pattern[0]));
  FDCE \recv_pattern_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[2]),
        .Q(recv_pattern[1]));
  FDCE \recv_pattern_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[3]),
        .Q(recv_pattern[2]));
  FDCE \recv_pattern_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[4]),
        .Q(recv_pattern[3]));
  FDCE \recv_pattern_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[5]),
        .Q(recv_pattern[4]));
  FDCE \recv_pattern_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[6]),
        .Q(recv_pattern[5]));
  FDCE \recv_pattern_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(recv_pattern[7]),
        .Q(recv_pattern[6]));
  FDCE \recv_pattern_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\recv_pattern[7]_i_1_n_1 ),
        .CLR(rst_int),
        .D(D),
        .Q(recv_pattern[7]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h00BF)) 
    \recv_state[0]_i_1 
       (.I0(\recv_state_reg_n_1_[2] ),
        .I1(\recv_state_reg_n_1_[3] ),
        .I2(\recv_state_reg_n_1_[1] ),
        .I3(\recv_state_reg_n_1_[0] ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h45AA)) 
    \recv_state[1]_i_1 
       (.I0(\recv_state_reg_n_1_[0] ),
        .I1(\recv_state_reg_n_1_[2] ),
        .I2(\recv_state_reg_n_1_[3] ),
        .I3(\recv_state_reg_n_1_[1] ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \recv_state[2]_i_1 
       (.I0(\recv_state_reg_n_1_[0] ),
        .I1(\recv_state_reg_n_1_[2] ),
        .I2(\recv_state_reg_n_1_[1] ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hFFFFFF8D0000008D)) 
    \recv_state[3]_i_1 
       (.I0(\recv_state_reg_n_1_[0] ),
        .I1(data1),
        .I2(D),
        .I3(\recv_state[3]_i_4_n_1 ),
        .I4(\recv_state_reg_n_1_[2] ),
        .I5(\recv_counter[0]_i_3_n_1 ),
        .O(recv_state));
  LUT2 #(
    .INIT(4'h9)) 
    \recv_state[3]_i_10 
       (.I0(\recv_counter_reg_n_1_[13] ),
        .I1(Q[6]),
        .O(\recv_state[3]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \recv_state[3]_i_11 
       (.I0(\recv_counter_reg_n_1_[6] ),
        .I1(bit_duration[7]),
        .I2(\recv_counter_reg_n_1_[7] ),
        .I3(Q[0]),
        .O(\recv_state[3]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h68F0)) 
    \recv_state[3]_i_2 
       (.I0(\recv_state_reg_n_1_[0] ),
        .I1(\recv_state_reg_n_1_[2] ),
        .I2(\recv_state_reg_n_1_[3] ),
        .I3(\recv_state_reg_n_1_[1] ),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \recv_state[3]_i_3 
       (.I0(\recv_state[3]_i_5_n_1 ),
        .I1(\recv_counter_reg_n_1_[2] ),
        .I2(bit_duration[3]),
        .I3(\recv_counter_reg_n_1_[5] ),
        .I4(bit_duration[6]),
        .I5(\recv_state[3]_i_6_n_1 ),
        .O(data1));
  LUT2 #(
    .INIT(4'hE)) 
    \recv_state[3]_i_4 
       (.I0(\recv_state_reg_n_1_[3] ),
        .I1(\recv_state_reg_n_1_[1] ),
        .O(\recv_state[3]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \recv_state[3]_i_5 
       (.I0(\recv_state[3]_i_7_n_1 ),
        .I1(\recv_counter_reg_n_1_[8] ),
        .I2(Q[1]),
        .I3(\recv_counter_reg_n_1_[11] ),
        .I4(Q[4]),
        .I5(\recv_state[3]_i_8_n_1 ),
        .O(\recv_state[3]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \recv_state[3]_i_6 
       (.I0(bit_duration[5]),
        .I1(\recv_counter_reg_n_1_[4] ),
        .I2(bit_duration[4]),
        .I3(\recv_counter_reg_n_1_[3] ),
        .I4(\recv_state[3]_i_9_n_1 ),
        .O(\recv_state[3]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    \recv_state[3]_i_7 
       (.I0(\recv_counter_reg_n_1_[15] ),
        .I1(\recv_counter_reg_n_1_[12] ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(\recv_counter_reg_n_1_[14] ),
        .I5(\recv_state[3]_i_10_n_1 ),
        .O(\recv_state[3]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \recv_state[3]_i_8 
       (.I0(Q[3]),
        .I1(\recv_counter_reg_n_1_[10] ),
        .I2(Q[2]),
        .I3(\recv_counter_reg_n_1_[9] ),
        .I4(\recv_state[3]_i_11_n_1 ),
        .O(\recv_state[3]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \recv_state[3]_i_9 
       (.I0(\recv_counter_reg_n_1_[0] ),
        .I1(bit_duration[1]),
        .I2(\recv_counter_reg_n_1_[1] ),
        .I3(bit_duration[2]),
        .O(\recv_state[3]_i_9_n_1 ));
  FDCE \recv_state_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in__0[0]),
        .Q(\recv_state_reg_n_1_[0] ));
  FDCE \recv_state_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in__0[1]),
        .Q(\recv_state_reg_n_1_[1] ));
  FDCE \recv_state_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in__0[2]),
        .Q(\recv_state_reg_n_1_[2] ));
  FDCE \recv_state_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in__0[3]),
        .Q(\recv_state_reg_n_1_[3] ));
  FDCE rst_soft_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(rst_soft),
        .Q(rst_soft_reg_n_1));
  LUT3 #(
    .INIT(8'hF9)) 
    \send_bitcnt[1]_i_1 
       (.I0(\send_bitcnt_reg[0]_0 ),
        .I1(send_bitcnt[1]),
        .I2(data_write_en5_out),
        .O(\send_bitcnt[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \send_bitcnt[2]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_bitcnt[1]),
        .I2(\send_bitcnt_reg[0]_0 ),
        .I3(send_bitcnt[2]),
        .O(\send_bitcnt[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA8)) 
    \send_bitcnt[3]_i_1 
       (.I0(send_counter1__30),
        .I1(send_bitcnt[2]),
        .I2(\send_bitcnt_reg[0]_0 ),
        .I3(send_bitcnt[1]),
        .I4(send_bitcnt[3]),
        .I5(data_write_en5_out),
        .O(\send_bitcnt[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \send_bitcnt[3]_i_2 
       (.I0(data_write_en5_out),
        .I1(send_bitcnt[3]),
        .I2(send_bitcnt[1]),
        .I3(\send_bitcnt_reg[0]_0 ),
        .I4(send_bitcnt[2]),
        .O(\send_bitcnt[3]_i_2_n_1 ));
  FDCE \send_bitcnt_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt_reg[0]_1 ),
        .Q(\send_bitcnt_reg[0]_0 ));
  FDCE \send_bitcnt_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt[1]_i_1_n_1 ),
        .Q(send_bitcnt[1]));
  FDCE \send_bitcnt_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt[2]_i_1_n_1 ),
        .Q(send_bitcnt[2]));
  FDCE \send_bitcnt_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt[3]_i_2_n_1 ),
        .Q(send_bitcnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \send_counter[0]_i_1 
       (.I0(send_counter1__30),
        .I1(data_write_en5_out),
        .I2(send_counter[0]),
        .O(\send_counter[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h0201)) 
    \send_counter[10]_i_1 
       (.I0(\send_counter[10]_i_2_n_1 ),
        .I1(send_counter1__30),
        .I2(data_write_en5_out),
        .I3(send_counter[10]),
        .O(\send_counter[10]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \send_counter[10]_i_2 
       (.I0(\send_counter[8]_i_2_n_1 ),
        .I1(send_counter[6]),
        .I2(send_counter[7]),
        .I3(send_counter[8]),
        .I4(send_counter[9]),
        .O(\send_counter[10]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0102)) 
    \send_counter[11]_i_1 
       (.I0(\send_counter[13]_i_2_n_1 ),
        .I1(send_counter1__30),
        .I2(data_write_en5_out),
        .I3(send_counter[11]),
        .O(\send_counter[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00070008)) 
    \send_counter[12]_i_1 
       (.I0(\send_counter[13]_i_2_n_1 ),
        .I1(send_counter[11]),
        .I2(send_counter1__30),
        .I3(data_write_en5_out),
        .I4(send_counter[12]),
        .O(\send_counter[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000007F00000080)) 
    \send_counter[13]_i_1 
       (.I0(send_counter[12]),
        .I1(send_counter[11]),
        .I2(\send_counter[13]_i_2_n_1 ),
        .I3(send_counter1__30),
        .I4(data_write_en5_out),
        .I5(send_counter[13]),
        .O(\send_counter[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \send_counter[13]_i_2 
       (.I0(send_counter[10]),
        .I1(send_counter[9]),
        .I2(send_counter[8]),
        .I3(send_counter[7]),
        .I4(send_counter[6]),
        .I5(\send_counter[8]_i_2_n_1 ),
        .O(\send_counter[13]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0201)) 
    \send_counter[14]_i_1 
       (.I0(\send_counter[15]_i_7_n_1 ),
        .I1(send_counter1__30),
        .I2(data_write_en5_out),
        .I3(send_counter[14]),
        .O(\send_counter[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \send_counter[15]_i_1 
       (.I0(\send_counter[15]_i_3_n_1 ),
        .I1(send_counter[1]),
        .I2(send_counter[0]),
        .I3(send_counter1__30),
        .I4(data_write_en5_out),
        .I5(\send_counter[15]_i_6_n_1 ),
        .O(\send_counter[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \send_counter[15]_i_10 
       (.I0(\send_counter[15]_i_15_n_1 ),
        .I1(send_counter[9]),
        .I2(Q[1]),
        .I3(send_counter[10]),
        .I4(Q[2]),
        .I5(\send_counter[15]_i_16_n_1 ),
        .O(\send_counter[15]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \send_counter[15]_i_11 
       (.I0(send_counter[14]),
        .I1(Q[6]),
        .I2(send_counter[12]),
        .I3(Q[4]),
        .I4(send_counter[13]),
        .I5(Q[5]),
        .O(\send_counter[15]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \send_counter[15]_i_13 
       (.I0(send_counter[0]),
        .I1(bit_duration[0]),
        .I2(send_counter[1]),
        .I3(bit_duration[1]),
        .O(\send_counter[15]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \send_counter[15]_i_14 
       (.I0(send_counter[2]),
        .I1(bit_duration[2]),
        .I2(send_counter[5]),
        .I3(bit_duration[5]),
        .O(\send_counter[15]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \send_counter[15]_i_15 
       (.I0(send_counter[6]),
        .I1(bit_duration[6]),
        .I2(send_counter[7]),
        .I3(bit_duration[7]),
        .O(\send_counter[15]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \send_counter[15]_i_16 
       (.I0(send_counter[8]),
        .I1(Q[0]),
        .I2(send_counter[11]),
        .I3(Q[3]),
        .O(\send_counter[15]_i_16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h000B0004)) 
    \send_counter[15]_i_2 
       (.I0(\send_counter[15]_i_7_n_1 ),
        .I1(send_counter[14]),
        .I2(send_counter1__30),
        .I3(data_write_en5_out),
        .I4(send_counter[15]),
        .O(\send_counter[15]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \send_counter[15]_i_3 
       (.I0(\send_counter[15]_i_8_n_1 ),
        .I1(send_counter[15]),
        .I2(send_counter[14]),
        .I3(send_counter[2]),
        .I4(send_counter[3]),
        .O(\send_counter[15]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00410000)) 
    \send_counter[15]_i_4 
       (.I0(\send_counter[15]_i_9_n_1 ),
        .I1(Q[7]),
        .I2(send_counter[15]),
        .I3(\send_counter[15]_i_10_n_1 ),
        .I4(\send_counter[15]_i_11_n_1 ),
        .O(send_counter1__30));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \send_counter[15]_i_6 
       (.I0(send_counter[13]),
        .I1(send_counter[12]),
        .I2(send_counter[9]),
        .I3(send_counter[8]),
        .O(\send_counter[15]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \send_counter[15]_i_7 
       (.I0(\send_counter[13]_i_2_n_1 ),
        .I1(send_counter[11]),
        .I2(send_counter[12]),
        .I3(send_counter[13]),
        .O(\send_counter[15]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \send_counter[15]_i_8 
       (.I0(send_counter[4]),
        .I1(send_counter[5]),
        .I2(send_counter[10]),
        .I3(send_counter[11]),
        .I4(send_counter[7]),
        .I5(send_counter[6]),
        .O(\send_counter[15]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \send_counter[15]_i_9 
       (.I0(\send_counter[15]_i_13_n_1 ),
        .I1(send_counter[3]),
        .I2(bit_duration[3]),
        .I3(send_counter[4]),
        .I4(bit_duration[4]),
        .I5(\send_counter[15]_i_14_n_1 ),
        .O(\send_counter[15]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \send_counter[1]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1__30),
        .I2(send_counter[0]),
        .I3(send_counter[1]),
        .O(\send_counter[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h01111000)) 
    \send_counter[2]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1__30),
        .I2(send_counter[0]),
        .I3(send_counter[1]),
        .I4(send_counter[2]),
        .O(\send_counter[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0111111110000000)) 
    \send_counter[3]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1__30),
        .I2(send_counter[1]),
        .I3(send_counter[0]),
        .I4(send_counter[2]),
        .I5(send_counter[3]),
        .O(\send_counter[3]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h1001)) 
    \send_counter[4]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1__30),
        .I2(\send_counter[4]_i_2_n_1 ),
        .I3(send_counter[4]),
        .O(\send_counter[4]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \send_counter[4]_i_2 
       (.I0(send_counter[1]),
        .I1(send_counter[0]),
        .I2(send_counter[2]),
        .I3(send_counter[3]),
        .O(\send_counter[4]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \send_counter[5]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1__30),
        .I2(\send_counter[5]_i_2_n_1 ),
        .I3(send_counter[5]),
        .O(\send_counter[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \send_counter[5]_i_2 
       (.I0(send_counter[4]),
        .I1(send_counter[3]),
        .I2(send_counter[2]),
        .I3(send_counter[0]),
        .I4(send_counter[1]),
        .O(\send_counter[5]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \send_counter[6]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1__30),
        .I2(\send_counter[8]_i_2_n_1 ),
        .I3(send_counter[6]),
        .O(\send_counter[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h10110100)) 
    \send_counter[7]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1__30),
        .I2(\send_counter[8]_i_2_n_1 ),
        .I3(send_counter[6]),
        .I4(send_counter[7]),
        .O(\send_counter[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1111011100001000)) 
    \send_counter[8]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1__30),
        .I2(send_counter[7]),
        .I3(send_counter[6]),
        .I4(\send_counter[8]_i_2_n_1 ),
        .I5(send_counter[8]),
        .O(\send_counter[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \send_counter[8]_i_2 
       (.I0(send_counter[1]),
        .I1(send_counter[0]),
        .I2(send_counter[2]),
        .I3(send_counter[3]),
        .I4(send_counter[4]),
        .I5(send_counter[5]),
        .O(\send_counter[8]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \send_counter[9]_i_1 
       (.I0(data_write_en5_out),
        .I1(send_counter1__30),
        .I2(\send_counter[9]_i_2_n_1 ),
        .I3(send_counter[9]),
        .O(\send_counter[9]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \send_counter[9]_i_2 
       (.I0(send_counter[8]),
        .I1(send_counter[7]),
        .I2(send_counter[6]),
        .I3(\send_counter[8]_i_2_n_1 ),
        .O(\send_counter[9]_i_2_n_1 ));
  FDCE \send_counter_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[0]_i_1_n_1 ),
        .Q(send_counter[0]));
  FDCE \send_counter_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[10]_i_1_n_1 ),
        .Q(send_counter[10]));
  FDCE \send_counter_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[11]_i_1_n_1 ),
        .Q(send_counter[11]));
  FDCE \send_counter_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[12]_i_1_n_1 ),
        .Q(send_counter[12]));
  FDCE \send_counter_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[13]_i_1_n_1 ),
        .Q(send_counter[13]));
  FDCE \send_counter_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[14]_i_1_n_1 ),
        .Q(send_counter[14]));
  FDCE \send_counter_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[15]_i_2_n_1 ),
        .Q(send_counter[15]));
  FDCE \send_counter_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[1]_i_1_n_1 ),
        .Q(send_counter[1]));
  FDCE \send_counter_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[2]_i_1_n_1 ),
        .Q(send_counter[2]));
  FDCE \send_counter_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[3]_i_1_n_1 ),
        .Q(send_counter[3]));
  FDCE \send_counter_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[4]_i_1_n_1 ),
        .Q(send_counter[4]));
  FDCE \send_counter_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[5]_i_1_n_1 ),
        .Q(send_counter[5]));
  FDCE \send_counter_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[6]_i_1_n_1 ),
        .Q(send_counter[6]));
  FDCE \send_counter_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[7]_i_1_n_1 ),
        .Q(send_counter[7]));
  FDCE \send_counter_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[8]_i_1_n_1 ),
        .Q(send_counter[8]));
  FDCE \send_counter_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\send_counter[15]_i_1_n_1 ),
        .CLR(rst_int),
        .D(\send_counter[9]_i_1_n_1 ),
        .Q(send_counter[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \send_pattern[0]_i_1 
       (.I0(\send_pattern_reg_n_1_[1] ),
        .I1(data_write_en5_out),
        .O(\send_pattern[0]_i_1_n_1 ));
  FDPE \send_pattern_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern[0]_i_1_n_1 ),
        .PRE(rst_int),
        .Q(\send_pattern_reg_n_1_[0] ));
  FDPE \send_pattern_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [0]),
        .PRE(rst_int),
        .Q(\send_pattern_reg_n_1_[1] ));
  FDPE \send_pattern_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [1]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [0]));
  FDPE \send_pattern_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [2]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [1]));
  FDPE \send_pattern_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [3]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [2]));
  FDPE \send_pattern_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [4]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [3]));
  FDPE \send_pattern_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [5]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [4]));
  FDPE \send_pattern_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [6]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [5]));
  FDPE \send_pattern_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\send_bitcnt[3]_i_1_n_1 ),
        .D(\send_pattern_reg[8]_1 [7]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [6]));
  FDCE tx_en_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(tx_en_reg_0),
        .Q(tx_en));
  LUT2 #(
    .INIT(4'hB)) 
    uart_txd_OBUF_inst_i_1
       (.I0(\send_pattern_reg_n_1_[0] ),
        .I1(tx_en),
        .O(uart_txd_OBUF));
  FDRE wstrb_reg_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(wstrb_reg_reg_0),
        .Q(wstrb_reg),
        .R(\<const0> ));
endmodule

module merge
   (\sel_reg_reg[0]_0 ,
    sel,
    sel_en_reg_0,
    ram_i_req,
    \sel_reg_reg[0]_1 ,
    sys_clk_BUFG,
    reset_IBUF,
    \sel_reg_reg[0]_2 ,
    sel_en_reg_1,
    ram_reg_bram_0,
    ram_i_resp,
    cpu_instr,
    ram_reg_bram_0_0,
    s_sel_reg);
  output \sel_reg_reg[0]_0 ;
  output sel;
  output sel_en_reg_0;
  output [0:0]ram_i_req;
  output \sel_reg_reg[0]_1 ;
  input sys_clk_BUFG;
  input reset_IBUF;
  input \sel_reg_reg[0]_2 ;
  input sel_en_reg_1;
  input ram_reg_bram_0;
  input [0:0]ram_i_resp;
  input cpu_instr;
  input [0:0]ram_reg_bram_0_0;
  input [0:0]s_sel_reg;

  wire \<const1> ;
  wire cpu_instr;
  wire [0:0]ram_i_req;
  wire [0:0]ram_i_resp;
  wire ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;
  wire reset_IBUF;
  wire [0:0]s_sel_reg;
  wire sel;
  wire sel_en_i_1_n_1;
  wire sel_en_reg_0;
  wire sel_en_reg_1;
  wire \sel_reg_reg[0]_0 ;
  wire \sel_reg_reg[0]_1 ;
  wire \sel_reg_reg[0]_2 ;
  wire sys_clk_BUFG;

  VCC VCC
       (.P(\<const1> ));
  LUT3 #(
    .INIT(8'h04)) 
    \mem_rdata_q[15]_i_2 
       (.I0(\sel_reg_reg[0]_0 ),
        .I1(cpu_instr),
        .I2(s_sel_reg),
        .O(\sel_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFF04FF00FF040404)) 
    ram_reg_bram_0_i_2
       (.I0(ram_reg_bram_0),
        .I1(cpu_instr),
        .I2(ram_reg_bram_0_0),
        .I3(\sel_reg_reg[0]_2 ),
        .I4(sel_en_reg_0),
        .I5(\sel_reg_reg[0]_0 ),
        .O(ram_i_req));
  LUT6 #(
    .INIT(64'h1F1F1F020C0C0C00)) 
    sel_en_i_1
       (.I0(\sel_reg_reg[0]_0 ),
        .I1(sel_en_reg_0),
        .I2(\sel_reg_reg[0]_2 ),
        .I3(sel_en_reg_1),
        .I4(ram_reg_bram_0),
        .I5(ram_i_resp),
        .O(sel_en_i_1_n_1));
  FDPE sel_en_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(sel_en_i_1_n_1),
        .PRE(reset_IBUF),
        .Q(sel_en_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sel_reg[0]_i_1 
       (.I0(\sel_reg_reg[0]_2 ),
        .I1(sel_en_reg_0),
        .I2(\sel_reg_reg[0]_0 ),
        .O(sel));
  FDCE \sel_reg_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(sel),
        .Q(\sel_reg_reg[0]_0 ));
endmodule

module picorv32
   (E,
    instr_jal_reg_0,
    is_lui_auipc_jal_jalr_addi_add_sub0,
    instr_sub,
    instr_add,
    instr_addi,
    instr_jalr,
    trap_reg_0,
    mem_instr_reg_0,
    mem_do_rdata,
    cpu_valid,
    mem_do_wdata,
    is_beq_bne_blt_bge_bltu_bgeu,
    latched_store_reg_0,
    latched_branch_reg_0,
    latched_stalu_reg_0,
    pcpi_valid_reg_0,
    \mem_wdata_reg[0]_0 ,
    \mem_addr_reg[30]_0 ,
    recv_buf_valid_reg,
    \mem_addr_reg[29]_0 ,
    \mem_wstrb_reg[0]_0 ,
    slaves_req,
    tx_en_reg,
    \mem_wdata_reg[0]_1 ,
    \mem_wdata_reg[0]_2 ,
    \mem_wdata_reg[0]_3 ,
    \mem_wdata_reg[0]_4 ,
    \mem_wdata_reg[0]_5 ,
    Q,
    \mem_rdata_q_reg[5]_0 ,
    \mem_rdata_q_reg[0]_0 ,
    \mem_rdata_q_reg[14]_0 ,
    instr_jalr_reg_0,
    pcpi_valid13_out,
    \cpu_state_reg[3]_0 ,
    \mem_rdata_q_reg[7]_0 ,
    is_beq_bne_blt_bge_bltu_bgeu_reg_0,
    \quotient_msk_reg[16] ,
    \cpu_state_reg[1]_0 ,
    \counter_reg_reg[0] ,
    \mem_addr_reg[3]_0 ,
    \mem_addr_reg[3]_1 ,
    \counter_reg_reg[15] ,
    rst_soft,
    \mem_addr_reg[31]_0 ,
    \mem_addr_reg[31]_1 ,
    \mem_addr_reg[4]_0 ,
    \mem_wdata_reg[7]_0 ,
    mem_instr_reg_1,
    \send_bitcnt_reg[0] ,
    boot_ctr_req,
    cpu_rst_req,
    mem_instr_reg_2,
    ADDRARDADDR,
    WEA,
    \mem_wstrb_reg[1]_0 ,
    \mem_wstrb_reg[2]_0 ,
    \mem_wstrb_reg[3]_0 ,
    DINADIN,
    \mem_wdata_reg[15]_0 ,
    \mem_wdata_reg[23]_0 ,
    \mem_wdata_reg[31]_0 ,
    cpu_d_req,
    mem_instr_reg_3,
    ram_i_req,
    \mem_addr_reg[31]_2 ,
    cpu_i_req,
    \pcpi_insn_reg[1]_0 ,
    \cpu_state_reg[1]_1 ,
    mem_do_prefetch_reg_0,
    mem_do_prefetch_reg_1,
    \cpu_state_reg[3]_1 ,
    \mem_rdata_q_reg[6]_0 ,
    \cpu_state_reg[6]_0 ,
    \mem_state_reg[0]_0 ,
    latched_branch,
    \mem_rdata_q_reg[15]_0 ,
    \mem_rdata_q_reg[9]_0 ,
    \mem_rdata_q_reg[10]_0 ,
    \mem_rdata_q_reg[8]_0 ,
    \mem_rdata_q_reg[11]_0 ,
    \cpu_state_reg[0]_0 ,
    \cpu_state_reg[7]_0 ,
    n_0_996_BUFG_inst_n_1,
    decoder_trigger_reg_0,
    is_beq_bne_blt_bge_bltu_bgeu_reg_1,
    \cpu_state_reg[0]_1 ,
    sys_clk_BUFG,
    instr_jal_reg_1,
    SR,
    instr_jalr0,
    D,
    mem_do_rdata_reg_0,
    mem_do_wdata_reg_0,
    is_beq_bne_blt_bge_bltu_bgeu_reg_2,
    latched_store_reg_1,
    latched_branch_reg_1,
    latched_stalu_reg_1,
    is_lui_auipc_jal_jalr_addi_add_sub_reg_0,
    pcpi_valid_reg_1,
    cpu_d_req__0,
    boot,
    recv_buf_valid_reg_0,
    recv_buf_valid,
    tx_en,
    \TIMER_SAMPLE_reg[0] ,
    TIMER_ENABLE,
    TIMER_RESET,
    KNN_ENABLE,
    KNN_RESET,
    boot_reset,
    reset_IBUF,
    \decoded_imm_uj_reg[29]_0 ,
    is_beq_bne_blt_bge_bltu_bgeu_reg_3,
    is_beq_bne_blt_bge_bltu_bgeu_reg_4,
    \cpu_state_reg[7]_1 ,
    \mem_rdata_q_reg[31]_0 ,
    \mem_rdata_word_reg[0]_i_4 ,
    \mem_rdata_q_reg[1]_0 ,
    \mem_rdata_q_reg[2]_0 ,
    \mem_rdata_q_reg[3]_0 ,
    \mem_rdata_q_reg[4]_0 ,
    \mem_rdata_q_reg[5]_1 ,
    \mem_rdata_q_reg[6]_1 ,
    \mem_rdata_q_reg[15]_1 ,
    \mem_rdata_q_reg[15]_2 ,
    \mem_rdata_word_reg[1]_i_4 ,
    \send_pattern_reg[7] ,
    \send_bitcnt_reg[0]_0 ,
    ready_reg,
    \mem_rdata_q_reg[16]_0 ,
    \mem_rdata_q_reg[17]_0 ,
    \mem_rdata_q_reg[18]_0 ,
    \mem_rdata_q_reg[19]_0 ,
    \mem_rdata_q_reg[20]_0 ,
    \mem_rdata_q_reg[21]_0 ,
    \mem_rdata_q_reg[22]_0 ,
    \mem_rdata_q_reg[23]_0 ,
    \mem_rdata_q_reg[24]_0 ,
    \mem_rdata_q_reg[25]_0 ,
    \mem_rdata_q_reg[26]_0 ,
    \mem_rdata_q_reg[27]_0 ,
    \mem_rdata_q_reg[28]_0 ,
    \mem_rdata_q_reg[29]_0 ,
    \mem_rdata_q_reg[30]_0 ,
    \mem_rdata_q_reg[31]_1 ,
    \mem_rdata_q_reg[31]_2 ,
    \mem_rdata_q_reg[6]_2 ,
    \mem_rdata_q_reg[8]_1 ,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    sel_reg,
    sel,
    DOUTADOUT,
    ram_reg_bram_0_1,
    \active[0]_i_2 ,
    mem_do_rinst0,
    mem_valid_reg_0,
    \mem_rdata_q_reg[1]_1 ,
    instr_jalr_reg_1,
    \mem_rdata_q_reg[2]_1 ,
    \mem_rdata_q_reg[3]_1 ,
    \mem_rdata_q_reg[4]_1 ,
    \mem_rdata_q_reg[5]_2 ,
    \mem_rdata_q_reg[6]_3 ,
    \mem_wstrb_reg[0]_1 ,
    \mem_rdata_q_reg[8]_2 ,
    \mem_rdata_q_reg[9]_1 ,
    \mem_rdata_word_reg[2]_0 ,
    \mem_rdata_q_reg[10]_1 ,
    \mem_rdata_word_reg[3]_0 ,
    \mem_rdata_q_reg[11]_1 ,
    \mem_rdata_word_reg[4]_0 ,
    \mem_rdata_word_reg[4]_i_1_0 ,
    \mem_rdata_word_reg[5]_0 ,
    \mem_rdata_word_reg[5]_i_1_0 ,
    \mem_rdata_word_reg[6]_i_1_0 ,
    \mem_rdata_q_reg[7]_1 ,
    \mem_rdata_word_reg[7]_i_1_0 ,
    \mem_rdata_word_reg[7]_i_1_1 ,
    \mem_rdata_q_reg[15]_3 ,
    \quotient_msk_reg[31] ,
    \mem_wstrb_reg[3]_1 ,
    \decoded_imm_uj_reg[14]_0 ,
    \mem_rdata_q_reg[7]_2 ,
    \cpu_state_reg[5]_0 ,
    \decoded_rd_reg[4]_0 );
  output [0:0]E;
  output instr_jal_reg_0;
  output is_lui_auipc_jal_jalr_addi_add_sub0;
  output instr_sub;
  output instr_add;
  output instr_addi;
  output instr_jalr;
  output trap_reg_0;
  output mem_instr_reg_0;
  output mem_do_rdata;
  output cpu_valid;
  output mem_do_wdata;
  output is_beq_bne_blt_bge_bltu_bgeu;
  output latched_store_reg_0;
  output latched_branch_reg_0;
  output latched_stalu_reg_0;
  output pcpi_valid_reg_0;
  output \mem_wdata_reg[0]_0 ;
  output \mem_addr_reg[30]_0 ;
  output recv_buf_valid_reg;
  output \mem_addr_reg[29]_0 ;
  output \mem_wstrb_reg[0]_0 ;
  output [20:0]slaves_req;
  output tx_en_reg;
  output \mem_wdata_reg[0]_1 ;
  output \mem_wdata_reg[0]_2 ;
  output \mem_wdata_reg[0]_3 ;
  output \mem_wdata_reg[0]_4 ;
  output \mem_wdata_reg[0]_5 ;
  output [2:0]Q;
  output [2:0]\mem_rdata_q_reg[5]_0 ;
  output \mem_rdata_q_reg[0]_0 ;
  output [6:0]\mem_rdata_q_reg[14]_0 ;
  output instr_jalr_reg_0;
  output pcpi_valid13_out;
  output \cpu_state_reg[3]_0 ;
  output \mem_rdata_q_reg[7]_0 ;
  output is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  output \quotient_msk_reg[16] ;
  output \cpu_state_reg[1]_0 ;
  output \counter_reg_reg[0] ;
  output \mem_addr_reg[3]_0 ;
  output \mem_addr_reg[3]_1 ;
  output [8:0]\counter_reg_reg[15] ;
  output rst_soft;
  output \mem_addr_reg[31]_0 ;
  output [2:0]\mem_addr_reg[31]_1 ;
  output [0:0]\mem_addr_reg[4]_0 ;
  output [7:0]\mem_wdata_reg[7]_0 ;
  output mem_instr_reg_1;
  output [0:0]\send_bitcnt_reg[0] ;
  output [0:0]boot_ctr_req;
  output cpu_rst_req;
  output [1:0]mem_instr_reg_2;
  output [11:0]ADDRARDADDR;
  output [0:0]WEA;
  output [0:0]\mem_wstrb_reg[1]_0 ;
  output [0:0]\mem_wstrb_reg[2]_0 ;
  output [0:0]\mem_wstrb_reg[3]_0 ;
  output [7:0]DINADIN;
  output [7:0]\mem_wdata_reg[15]_0 ;
  output [7:0]\mem_wdata_reg[23]_0 ;
  output [7:0]\mem_wdata_reg[31]_0 ;
  output [0:0]cpu_d_req;
  output mem_instr_reg_3;
  output [45:0]ram_i_req;
  output \mem_addr_reg[31]_2 ;
  output [0:0]cpu_i_req;
  output [1:0]\pcpi_insn_reg[1]_0 ;
  output \cpu_state_reg[1]_1 ;
  output mem_do_prefetch_reg_0;
  output mem_do_prefetch_reg_1;
  output \cpu_state_reg[3]_1 ;
  output \mem_rdata_q_reg[6]_0 ;
  output \cpu_state_reg[6]_0 ;
  output \mem_state_reg[0]_0 ;
  output latched_branch;
  output \mem_rdata_q_reg[15]_0 ;
  output \mem_rdata_q_reg[9]_0 ;
  output \mem_rdata_q_reg[10]_0 ;
  output \mem_rdata_q_reg[8]_0 ;
  output \mem_rdata_q_reg[11]_0 ;
  output \cpu_state_reg[0]_0 ;
  output \cpu_state_reg[7]_0 ;
  output n_0_996_BUFG_inst_n_1;
  output decoder_trigger_reg_0;
  output is_beq_bne_blt_bge_bltu_bgeu_reg_1;
  output \cpu_state_reg[0]_1 ;
  input sys_clk_BUFG;
  input instr_jal_reg_1;
  input [0:0]SR;
  input instr_jalr0;
  input [0:0]D;
  input mem_do_rdata_reg_0;
  input mem_do_wdata_reg_0;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_2;
  input latched_store_reg_1;
  input latched_branch_reg_1;
  input latched_stalu_reg_1;
  input is_lui_auipc_jal_jalr_addi_add_sub_reg_0;
  input pcpi_valid_reg_1;
  input [0:0]cpu_d_req__0;
  input boot;
  input [0:0]recv_buf_valid_reg_0;
  input recv_buf_valid;
  input tx_en;
  input [0:0]\TIMER_SAMPLE_reg[0] ;
  input TIMER_ENABLE;
  input TIMER_RESET;
  input KNN_ENABLE;
  input KNN_RESET;
  input boot_reset;
  input reset_IBUF;
  input \decoded_imm_uj_reg[29]_0 ;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_3;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_4;
  input \cpu_state_reg[7]_1 ;
  input [61:0]\mem_rdata_q_reg[31]_0 ;
  input \mem_rdata_word_reg[0]_i_4 ;
  input \mem_rdata_q_reg[1]_0 ;
  input \mem_rdata_q_reg[2]_0 ;
  input \mem_rdata_q_reg[3]_0 ;
  input \mem_rdata_q_reg[4]_0 ;
  input \mem_rdata_q_reg[5]_1 ;
  input \mem_rdata_q_reg[6]_1 ;
  input \mem_rdata_q_reg[15]_1 ;
  input [7:0]\mem_rdata_q_reg[15]_2 ;
  input [1:0]\mem_rdata_word_reg[1]_i_4 ;
  input [6:0]\send_pattern_reg[7] ;
  input [0:0]\send_bitcnt_reg[0]_0 ;
  input ready_reg;
  input \mem_rdata_q_reg[16]_0 ;
  input \mem_rdata_q_reg[17]_0 ;
  input \mem_rdata_q_reg[18]_0 ;
  input \mem_rdata_q_reg[19]_0 ;
  input \mem_rdata_q_reg[20]_0 ;
  input \mem_rdata_q_reg[21]_0 ;
  input \mem_rdata_q_reg[22]_0 ;
  input \mem_rdata_q_reg[23]_0 ;
  input \mem_rdata_q_reg[24]_0 ;
  input \mem_rdata_q_reg[25]_0 ;
  input \mem_rdata_q_reg[26]_0 ;
  input \mem_rdata_q_reg[27]_0 ;
  input \mem_rdata_q_reg[28]_0 ;
  input \mem_rdata_q_reg[29]_0 ;
  input \mem_rdata_q_reg[30]_0 ;
  input \mem_rdata_q_reg[31]_1 ;
  input \mem_rdata_q_reg[31]_2 ;
  input \mem_rdata_q_reg[6]_2 ;
  input \mem_rdata_q_reg[8]_1 ;
  input ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input sel_reg;
  input sel;
  input [31:0]DOUTADOUT;
  input [9:0]ram_reg_bram_0_1;
  input \active[0]_i_2 ;
  input mem_do_rinst0;
  input mem_valid_reg_0;
  input \mem_rdata_q_reg[1]_1 ;
  input instr_jalr_reg_1;
  input \mem_rdata_q_reg[2]_1 ;
  input \mem_rdata_q_reg[3]_1 ;
  input \mem_rdata_q_reg[4]_1 ;
  input \mem_rdata_q_reg[5]_2 ;
  input \mem_rdata_q_reg[6]_3 ;
  input \mem_wstrb_reg[0]_1 ;
  input \mem_rdata_q_reg[8]_2 ;
  input \mem_rdata_q_reg[9]_1 ;
  input \mem_rdata_word_reg[2]_0 ;
  input \mem_rdata_q_reg[10]_1 ;
  input \mem_rdata_word_reg[3]_0 ;
  input \mem_rdata_q_reg[11]_1 ;
  input \mem_rdata_word_reg[4]_0 ;
  input \mem_rdata_word_reg[4]_i_1_0 ;
  input \mem_rdata_word_reg[5]_0 ;
  input \mem_rdata_word_reg[5]_i_1_0 ;
  input \mem_rdata_word_reg[6]_i_1_0 ;
  input \mem_rdata_q_reg[7]_1 ;
  input \mem_rdata_word_reg[7]_i_1_0 ;
  input [0:0]\mem_rdata_word_reg[7]_i_1_1 ;
  input \mem_rdata_q_reg[15]_3 ;
  input [0:0]\quotient_msk_reg[31] ;
  input [0:0]\mem_wstrb_reg[3]_1 ;
  input [3:0]\decoded_imm_uj_reg[14]_0 ;
  input \mem_rdata_q_reg[7]_2 ;
  input [0:0]\cpu_state_reg[5]_0 ;
  input [4:0]\decoded_rd_reg[4]_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [11:0]ADDRARDADDR;
  wire [0:0]D;
  wire [7:0]DINADIN;
  wire [31:0]DOUTADOUT;
  wire [0:0]E;
  wire GND_2;
  wire [2:0]Q;
  wire [0:0]SR;
  wire TIMER_ENABLE;
  wire \TIMER_ENABLE[0]_i_2_n_1 ;
  wire TIMER_RESET;
  wire \TIMER_RESET[0]_i_2_n_1 ;
  wire \TIMER_SAMPLE[0]_i_2_n_1 ;
  wire \TIMER_SAMPLE[0]_i_3_n_1 ;
  wire [0:0]\TIMER_SAMPLE_reg[0] ;
  wire VCC_2;
  wire [0:0]WEA;
  wire \active[0]_i_2 ;
  wire alu_eq;
  wire alu_lts;
  wire alu_ltu;
  wire [29:29]alu_out;
  wire [31:0]alu_out_q;
  wire \alu_out_q[0]_i_1_n_1 ;
  wire \alu_out_q[0]_i_2_n_1 ;
  wire \alu_out_q[0]_i_3_n_1 ;
  wire \alu_out_q[0]_i_4_n_1 ;
  wire \alu_out_q[0]_i_5_n_1 ;
  wire \alu_out_q[0]_i_6_n_1 ;
  wire \alu_out_q[0]_i_7_n_1 ;
  wire \alu_out_q[10]_i_10_n_1 ;
  wire \alu_out_q[10]_i_1_n_1 ;
  wire \alu_out_q[10]_i_2_n_1 ;
  wire \alu_out_q[10]_i_3_n_1 ;
  wire \alu_out_q[10]_i_4_n_1 ;
  wire \alu_out_q[10]_i_5_n_1 ;
  wire \alu_out_q[10]_i_6_n_1 ;
  wire \alu_out_q[10]_i_7_n_1 ;
  wire \alu_out_q[10]_i_8_n_1 ;
  wire \alu_out_q[10]_i_9_n_1 ;
  wire \alu_out_q[11]_i_1_n_1 ;
  wire \alu_out_q[11]_i_2_n_1 ;
  wire \alu_out_q[11]_i_3_n_1 ;
  wire \alu_out_q[11]_i_4_n_1 ;
  wire \alu_out_q[11]_i_5_n_1 ;
  wire \alu_out_q[11]_i_6_n_1 ;
  wire \alu_out_q[11]_i_7_n_1 ;
  wire \alu_out_q[11]_i_8_n_1 ;
  wire \alu_out_q[11]_i_9_n_1 ;
  wire \alu_out_q[12]_i_1_n_1 ;
  wire \alu_out_q[12]_i_2_n_1 ;
  wire \alu_out_q[12]_i_3_n_1 ;
  wire \alu_out_q[12]_i_4_n_1 ;
  wire \alu_out_q[12]_i_5_n_1 ;
  wire \alu_out_q[12]_i_6_n_1 ;
  wire \alu_out_q[12]_i_7_n_1 ;
  wire \alu_out_q[12]_i_8_n_1 ;
  wire \alu_out_q[12]_i_9_n_1 ;
  wire \alu_out_q[13]_i_1_n_1 ;
  wire \alu_out_q[13]_i_2_n_1 ;
  wire \alu_out_q[13]_i_3_n_1 ;
  wire \alu_out_q[13]_i_4_n_1 ;
  wire \alu_out_q[13]_i_5_n_1 ;
  wire \alu_out_q[13]_i_6_n_1 ;
  wire \alu_out_q[13]_i_7_n_1 ;
  wire \alu_out_q[13]_i_8_n_1 ;
  wire \alu_out_q[13]_i_9_n_1 ;
  wire \alu_out_q[14]_i_10_n_1 ;
  wire \alu_out_q[14]_i_11_n_1 ;
  wire \alu_out_q[14]_i_12_n_1 ;
  wire \alu_out_q[14]_i_1_n_1 ;
  wire \alu_out_q[14]_i_2_n_1 ;
  wire \alu_out_q[14]_i_3_n_1 ;
  wire \alu_out_q[14]_i_4_n_1 ;
  wire \alu_out_q[14]_i_5_n_1 ;
  wire \alu_out_q[14]_i_6_n_1 ;
  wire \alu_out_q[14]_i_7_n_1 ;
  wire \alu_out_q[14]_i_8_n_1 ;
  wire \alu_out_q[14]_i_9_n_1 ;
  wire \alu_out_q[15]_i_10_n_1 ;
  wire \alu_out_q[15]_i_11_n_1 ;
  wire \alu_out_q[15]_i_12_n_1 ;
  wire \alu_out_q[15]_i_13_n_1 ;
  wire \alu_out_q[15]_i_14_n_1 ;
  wire \alu_out_q[15]_i_15_n_1 ;
  wire \alu_out_q[15]_i_16_n_1 ;
  wire \alu_out_q[15]_i_17_n_1 ;
  wire \alu_out_q[15]_i_18_n_1 ;
  wire \alu_out_q[15]_i_19_n_1 ;
  wire \alu_out_q[15]_i_1_n_1 ;
  wire \alu_out_q[15]_i_3_n_1 ;
  wire \alu_out_q[15]_i_4_n_1 ;
  wire \alu_out_q[15]_i_5_n_1 ;
  wire \alu_out_q[15]_i_6_n_1 ;
  wire \alu_out_q[15]_i_7_n_1 ;
  wire \alu_out_q[15]_i_8_n_1 ;
  wire \alu_out_q[15]_i_9_n_1 ;
  wire \alu_out_q[16]_i_10_n_1 ;
  wire \alu_out_q[16]_i_11_n_1 ;
  wire \alu_out_q[16]_i_1_n_1 ;
  wire \alu_out_q[16]_i_2_n_1 ;
  wire \alu_out_q[16]_i_3_n_1 ;
  wire \alu_out_q[16]_i_4_n_1 ;
  wire \alu_out_q[16]_i_5_n_1 ;
  wire \alu_out_q[16]_i_6_n_1 ;
  wire \alu_out_q[16]_i_7_n_1 ;
  wire \alu_out_q[16]_i_8_n_1 ;
  wire \alu_out_q[16]_i_9_n_1 ;
  wire \alu_out_q[17]_i_10_n_1 ;
  wire \alu_out_q[17]_i_1_n_1 ;
  wire \alu_out_q[17]_i_2_n_1 ;
  wire \alu_out_q[17]_i_3_n_1 ;
  wire \alu_out_q[17]_i_4_n_1 ;
  wire \alu_out_q[17]_i_5_n_1 ;
  wire \alu_out_q[17]_i_6_n_1 ;
  wire \alu_out_q[17]_i_7_n_1 ;
  wire \alu_out_q[17]_i_8_n_1 ;
  wire \alu_out_q[17]_i_9_n_1 ;
  wire \alu_out_q[18]_i_10_n_1 ;
  wire \alu_out_q[18]_i_11_n_1 ;
  wire \alu_out_q[18]_i_1_n_1 ;
  wire \alu_out_q[18]_i_2_n_1 ;
  wire \alu_out_q[18]_i_3_n_1 ;
  wire \alu_out_q[18]_i_4_n_1 ;
  wire \alu_out_q[18]_i_5_n_1 ;
  wire \alu_out_q[18]_i_6_n_1 ;
  wire \alu_out_q[18]_i_7_n_1 ;
  wire \alu_out_q[18]_i_8_n_1 ;
  wire \alu_out_q[18]_i_9_n_1 ;
  wire \alu_out_q[19]_i_1_n_1 ;
  wire \alu_out_q[19]_i_2_n_1 ;
  wire \alu_out_q[19]_i_3_n_1 ;
  wire \alu_out_q[19]_i_4_n_1 ;
  wire \alu_out_q[19]_i_5_n_1 ;
  wire \alu_out_q[19]_i_6_n_1 ;
  wire \alu_out_q[19]_i_7_n_1 ;
  wire \alu_out_q[19]_i_8_n_1 ;
  wire \alu_out_q[19]_i_9_n_1 ;
  wire \alu_out_q[1]_i_1_n_1 ;
  wire \alu_out_q[1]_i_2_n_1 ;
  wire \alu_out_q[1]_i_3_n_1 ;
  wire \alu_out_q[1]_i_4_n_1 ;
  wire \alu_out_q[1]_i_5_n_1 ;
  wire \alu_out_q[1]_i_6_n_1 ;
  wire \alu_out_q[1]_i_7_n_1 ;
  wire \alu_out_q[1]_i_8_n_1 ;
  wire \alu_out_q[20]_i_1_n_1 ;
  wire \alu_out_q[20]_i_2_n_1 ;
  wire \alu_out_q[20]_i_3_n_1 ;
  wire \alu_out_q[20]_i_4_n_1 ;
  wire \alu_out_q[20]_i_5_n_1 ;
  wire \alu_out_q[20]_i_6_n_1 ;
  wire \alu_out_q[20]_i_7_n_1 ;
  wire \alu_out_q[20]_i_8_n_1 ;
  wire \alu_out_q[20]_i_9_n_1 ;
  wire \alu_out_q[21]_i_1_n_1 ;
  wire \alu_out_q[21]_i_2_n_1 ;
  wire \alu_out_q[21]_i_3_n_1 ;
  wire \alu_out_q[21]_i_4_n_1 ;
  wire \alu_out_q[21]_i_5_n_1 ;
  wire \alu_out_q[21]_i_6_n_1 ;
  wire \alu_out_q[21]_i_7_n_1 ;
  wire \alu_out_q[21]_i_8_n_1 ;
  wire \alu_out_q[21]_i_9_n_1 ;
  wire \alu_out_q[22]_i_10_n_1 ;
  wire \alu_out_q[22]_i_11_n_1 ;
  wire \alu_out_q[22]_i_12_n_1 ;
  wire \alu_out_q[22]_i_13_n_1 ;
  wire \alu_out_q[22]_i_14_n_1 ;
  wire \alu_out_q[22]_i_15_n_1 ;
  wire \alu_out_q[22]_i_16_n_1 ;
  wire \alu_out_q[22]_i_17_n_1 ;
  wire \alu_out_q[22]_i_18_n_1 ;
  wire \alu_out_q[22]_i_19_n_1 ;
  wire \alu_out_q[22]_i_1_n_1 ;
  wire \alu_out_q[22]_i_2_n_1 ;
  wire \alu_out_q[22]_i_3_n_1 ;
  wire \alu_out_q[22]_i_4_n_1 ;
  wire \alu_out_q[22]_i_5_n_1 ;
  wire \alu_out_q[22]_i_6_n_1 ;
  wire \alu_out_q[22]_i_7_n_1 ;
  wire \alu_out_q[22]_i_8_n_1 ;
  wire \alu_out_q[22]_i_9_n_1 ;
  wire \alu_out_q[23]_i_10_n_1 ;
  wire \alu_out_q[23]_i_11_n_1 ;
  wire \alu_out_q[23]_i_12_n_1 ;
  wire \alu_out_q[23]_i_13_n_1 ;
  wire \alu_out_q[23]_i_14_n_1 ;
  wire \alu_out_q[23]_i_15_n_1 ;
  wire \alu_out_q[23]_i_16_n_1 ;
  wire \alu_out_q[23]_i_1_n_1 ;
  wire \alu_out_q[23]_i_3_n_1 ;
  wire \alu_out_q[23]_i_4_n_1 ;
  wire \alu_out_q[23]_i_5_n_1 ;
  wire \alu_out_q[23]_i_6_n_1 ;
  wire \alu_out_q[23]_i_7_n_1 ;
  wire \alu_out_q[23]_i_8_n_1 ;
  wire \alu_out_q[23]_i_9_n_1 ;
  wire \alu_out_q[24]_i_1_n_1 ;
  wire \alu_out_q[24]_i_2_n_1 ;
  wire \alu_out_q[24]_i_3_n_1 ;
  wire \alu_out_q[24]_i_4_n_1 ;
  wire \alu_out_q[24]_i_5_n_1 ;
  wire \alu_out_q[24]_i_6_n_1 ;
  wire \alu_out_q[24]_i_7_n_1 ;
  wire \alu_out_q[24]_i_8_n_1 ;
  wire \alu_out_q[25]_i_1_n_1 ;
  wire \alu_out_q[25]_i_2_n_1 ;
  wire \alu_out_q[25]_i_3_n_1 ;
  wire \alu_out_q[25]_i_4_n_1 ;
  wire \alu_out_q[25]_i_5_n_1 ;
  wire \alu_out_q[25]_i_6_n_1 ;
  wire \alu_out_q[25]_i_7_n_1 ;
  wire \alu_out_q[25]_i_8_n_1 ;
  wire \alu_out_q[26]_i_1_n_1 ;
  wire \alu_out_q[26]_i_2_n_1 ;
  wire \alu_out_q[26]_i_3_n_1 ;
  wire \alu_out_q[26]_i_4_n_1 ;
  wire \alu_out_q[26]_i_5_n_1 ;
  wire \alu_out_q[26]_i_6_n_1 ;
  wire \alu_out_q[26]_i_7_n_1 ;
  wire \alu_out_q[26]_i_8_n_1 ;
  wire \alu_out_q[26]_i_9_n_1 ;
  wire \alu_out_q[27]_i_10_n_1 ;
  wire \alu_out_q[27]_i_1_n_1 ;
  wire \alu_out_q[27]_i_2_n_1 ;
  wire \alu_out_q[27]_i_3_n_1 ;
  wire \alu_out_q[27]_i_4_n_1 ;
  wire \alu_out_q[27]_i_5_n_1 ;
  wire \alu_out_q[27]_i_6_n_1 ;
  wire \alu_out_q[27]_i_7_n_1 ;
  wire \alu_out_q[27]_i_8_n_1 ;
  wire \alu_out_q[27]_i_9_n_1 ;
  wire \alu_out_q[28]_i_10_n_1 ;
  wire \alu_out_q[28]_i_1_n_1 ;
  wire \alu_out_q[28]_i_2_n_1 ;
  wire \alu_out_q[28]_i_3_n_1 ;
  wire \alu_out_q[28]_i_4_n_1 ;
  wire \alu_out_q[28]_i_5_n_1 ;
  wire \alu_out_q[28]_i_6_n_1 ;
  wire \alu_out_q[28]_i_7_n_1 ;
  wire \alu_out_q[28]_i_8_n_1 ;
  wire \alu_out_q[28]_i_9_n_1 ;
  wire \alu_out_q[29]_i_1_n_1 ;
  wire \alu_out_q[29]_i_2_n_1 ;
  wire \alu_out_q[29]_i_3_n_1 ;
  wire \alu_out_q[29]_i_4_n_1 ;
  wire \alu_out_q[29]_i_5_n_1 ;
  wire \alu_out_q[29]_i_6_n_1 ;
  wire \alu_out_q[29]_i_7_n_1 ;
  wire \alu_out_q[29]_i_8_n_1 ;
  wire \alu_out_q[29]_i_9_n_1 ;
  wire \alu_out_q[2]_i_1_n_1 ;
  wire \alu_out_q[2]_i_2_n_1 ;
  wire \alu_out_q[2]_i_3_n_1 ;
  wire \alu_out_q[2]_i_4_n_1 ;
  wire \alu_out_q[2]_i_5_n_1 ;
  wire \alu_out_q[2]_i_6_n_1 ;
  wire \alu_out_q[2]_i_7_n_1 ;
  wire \alu_out_q[2]_i_8_n_1 ;
  wire \alu_out_q[2]_i_9_n_1 ;
  wire \alu_out_q[30]_i_10_n_1 ;
  wire \alu_out_q[30]_i_11_n_1 ;
  wire \alu_out_q[30]_i_1_n_1 ;
  wire \alu_out_q[30]_i_2_n_1 ;
  wire \alu_out_q[30]_i_3_n_1 ;
  wire \alu_out_q[30]_i_4_n_1 ;
  wire \alu_out_q[30]_i_5_n_1 ;
  wire \alu_out_q[30]_i_6_n_1 ;
  wire \alu_out_q[30]_i_7_n_1 ;
  wire \alu_out_q[30]_i_8_n_1 ;
  wire \alu_out_q[30]_i_9_n_1 ;
  wire \alu_out_q[31]_i_10_n_1 ;
  wire \alu_out_q[31]_i_11_n_1 ;
  wire \alu_out_q[31]_i_12_n_1 ;
  wire \alu_out_q[31]_i_13_n_1 ;
  wire \alu_out_q[31]_i_14_n_1 ;
  wire \alu_out_q[31]_i_15_n_1 ;
  wire \alu_out_q[31]_i_16_n_1 ;
  wire \alu_out_q[31]_i_18_n_1 ;
  wire \alu_out_q[31]_i_19_n_1 ;
  wire \alu_out_q[31]_i_20_n_1 ;
  wire \alu_out_q[31]_i_21_n_1 ;
  wire \alu_out_q[31]_i_22_n_1 ;
  wire \alu_out_q[31]_i_23_n_1 ;
  wire \alu_out_q[31]_i_24_n_1 ;
  wire \alu_out_q[31]_i_25_n_1 ;
  wire \alu_out_q[31]_i_26_n_1 ;
  wire \alu_out_q[31]_i_27_n_1 ;
  wire \alu_out_q[31]_i_28_n_1 ;
  wire \alu_out_q[31]_i_29_n_1 ;
  wire \alu_out_q[31]_i_2_n_1 ;
  wire \alu_out_q[31]_i_4_n_1 ;
  wire \alu_out_q[31]_i_5_n_1 ;
  wire \alu_out_q[31]_i_6_n_1 ;
  wire \alu_out_q[31]_i_7_n_1 ;
  wire \alu_out_q[31]_i_8_n_1 ;
  wire \alu_out_q[31]_i_9_n_1 ;
  wire \alu_out_q[3]_i_1_n_1 ;
  wire \alu_out_q[3]_i_2_n_1 ;
  wire \alu_out_q[3]_i_3_n_1 ;
  wire \alu_out_q[3]_i_4_n_1 ;
  wire \alu_out_q[3]_i_5_n_1 ;
  wire \alu_out_q[3]_i_6_n_1 ;
  wire \alu_out_q[3]_i_7_n_1 ;
  wire \alu_out_q[3]_i_8_n_1 ;
  wire \alu_out_q[4]_i_1_n_1 ;
  wire \alu_out_q[4]_i_2_n_1 ;
  wire \alu_out_q[4]_i_3_n_1 ;
  wire \alu_out_q[4]_i_4_n_1 ;
  wire \alu_out_q[4]_i_5_n_1 ;
  wire \alu_out_q[4]_i_6_n_1 ;
  wire \alu_out_q[4]_i_7_n_1 ;
  wire \alu_out_q[4]_i_8_n_1 ;
  wire \alu_out_q[5]_i_1_n_1 ;
  wire \alu_out_q[5]_i_2_n_1 ;
  wire \alu_out_q[5]_i_3_n_1 ;
  wire \alu_out_q[5]_i_4_n_1 ;
  wire \alu_out_q[5]_i_5_n_1 ;
  wire \alu_out_q[5]_i_6_n_1 ;
  wire \alu_out_q[5]_i_7_n_1 ;
  wire \alu_out_q[5]_i_8_n_1 ;
  wire \alu_out_q[6]_i_10_n_1 ;
  wire \alu_out_q[6]_i_11_n_1 ;
  wire \alu_out_q[6]_i_1_n_1 ;
  wire \alu_out_q[6]_i_2_n_1 ;
  wire \alu_out_q[6]_i_3_n_1 ;
  wire \alu_out_q[6]_i_4_n_1 ;
  wire \alu_out_q[6]_i_5_n_1 ;
  wire \alu_out_q[6]_i_6_n_1 ;
  wire \alu_out_q[6]_i_7_n_1 ;
  wire \alu_out_q[6]_i_8_n_1 ;
  wire \alu_out_q[6]_i_9_n_1 ;
  wire \alu_out_q[7]_i_10_n_1 ;
  wire \alu_out_q[7]_i_11_n_1 ;
  wire \alu_out_q[7]_i_12_n_1 ;
  wire \alu_out_q[7]_i_14_n_1 ;
  wire \alu_out_q[7]_i_15_n_1 ;
  wire \alu_out_q[7]_i_16_n_1 ;
  wire \alu_out_q[7]_i_17_n_1 ;
  wire \alu_out_q[7]_i_18_n_1 ;
  wire \alu_out_q[7]_i_19_n_1 ;
  wire \alu_out_q[7]_i_1_n_1 ;
  wire \alu_out_q[7]_i_3_n_1 ;
  wire \alu_out_q[7]_i_4_n_1 ;
  wire \alu_out_q[7]_i_5_n_1 ;
  wire \alu_out_q[7]_i_6_n_1 ;
  wire \alu_out_q[7]_i_7_n_1 ;
  wire \alu_out_q[7]_i_8_n_1 ;
  wire \alu_out_q[7]_i_9_n_1 ;
  wire \alu_out_q[8]_i_1_n_1 ;
  wire \alu_out_q[8]_i_2_n_1 ;
  wire \alu_out_q[8]_i_3_n_1 ;
  wire \alu_out_q[8]_i_4_n_1 ;
  wire \alu_out_q[8]_i_5_n_1 ;
  wire \alu_out_q[8]_i_6_n_1 ;
  wire \alu_out_q[8]_i_7_n_1 ;
  wire \alu_out_q[8]_i_8_n_1 ;
  wire \alu_out_q[8]_i_9_n_1 ;
  wire \alu_out_q[9]_i_10_n_1 ;
  wire \alu_out_q[9]_i_11_n_1 ;
  wire \alu_out_q[9]_i_12_n_1 ;
  wire \alu_out_q[9]_i_1_n_1 ;
  wire \alu_out_q[9]_i_2_n_1 ;
  wire \alu_out_q[9]_i_3_n_1 ;
  wire \alu_out_q[9]_i_4_n_1 ;
  wire \alu_out_q[9]_i_5_n_1 ;
  wire \alu_out_q[9]_i_6_n_1 ;
  wire \alu_out_q[9]_i_7_n_1 ;
  wire \alu_out_q[9]_i_8_n_1 ;
  wire \alu_out_q[9]_i_9_n_1 ;
  wire \alu_out_q_reg[15]_i_2_n_1 ;
  wire \alu_out_q_reg[15]_i_2_n_10 ;
  wire \alu_out_q_reg[15]_i_2_n_11 ;
  wire \alu_out_q_reg[15]_i_2_n_12 ;
  wire \alu_out_q_reg[15]_i_2_n_13 ;
  wire \alu_out_q_reg[15]_i_2_n_14 ;
  wire \alu_out_q_reg[15]_i_2_n_15 ;
  wire \alu_out_q_reg[15]_i_2_n_16 ;
  wire \alu_out_q_reg[15]_i_2_n_9 ;
  wire \alu_out_q_reg[23]_i_2_n_1 ;
  wire \alu_out_q_reg[23]_i_2_n_10 ;
  wire \alu_out_q_reg[23]_i_2_n_11 ;
  wire \alu_out_q_reg[23]_i_2_n_12 ;
  wire \alu_out_q_reg[23]_i_2_n_13 ;
  wire \alu_out_q_reg[23]_i_2_n_14 ;
  wire \alu_out_q_reg[23]_i_2_n_15 ;
  wire \alu_out_q_reg[23]_i_2_n_16 ;
  wire \alu_out_q_reg[23]_i_2_n_9 ;
  wire \alu_out_q_reg[31]_i_3_n_10 ;
  wire \alu_out_q_reg[31]_i_3_n_11 ;
  wire \alu_out_q_reg[31]_i_3_n_12 ;
  wire \alu_out_q_reg[31]_i_3_n_13 ;
  wire \alu_out_q_reg[31]_i_3_n_14 ;
  wire \alu_out_q_reg[31]_i_3_n_15 ;
  wire \alu_out_q_reg[31]_i_3_n_16 ;
  wire \alu_out_q_reg[31]_i_3_n_9 ;
  wire \alu_out_q_reg[7]_i_2_n_1 ;
  wire \alu_out_q_reg[7]_i_2_n_10 ;
  wire \alu_out_q_reg[7]_i_2_n_11 ;
  wire \alu_out_q_reg[7]_i_2_n_12 ;
  wire \alu_out_q_reg[7]_i_2_n_13 ;
  wire \alu_out_q_reg[7]_i_2_n_14 ;
  wire \alu_out_q_reg[7]_i_2_n_15 ;
  wire \alu_out_q_reg[7]_i_2_n_16 ;
  wire \alu_out_q_reg[7]_i_2_n_9 ;
  wire boot;
  wire [0:0]boot_ctr_req;
  wire boot_reset;
  wire \count_cycle[0]_i_2_n_1 ;
  wire \count_cycle_reg[0]_i_1_n_1 ;
  wire \count_cycle_reg[0]_i_1_n_10 ;
  wire \count_cycle_reg[0]_i_1_n_11 ;
  wire \count_cycle_reg[0]_i_1_n_12 ;
  wire \count_cycle_reg[0]_i_1_n_13 ;
  wire \count_cycle_reg[0]_i_1_n_14 ;
  wire \count_cycle_reg[0]_i_1_n_15 ;
  wire \count_cycle_reg[0]_i_1_n_16 ;
  wire \count_cycle_reg[0]_i_1_n_9 ;
  wire \count_cycle_reg[16]_i_1_n_1 ;
  wire \count_cycle_reg[16]_i_1_n_10 ;
  wire \count_cycle_reg[16]_i_1_n_11 ;
  wire \count_cycle_reg[16]_i_1_n_12 ;
  wire \count_cycle_reg[16]_i_1_n_13 ;
  wire \count_cycle_reg[16]_i_1_n_14 ;
  wire \count_cycle_reg[16]_i_1_n_15 ;
  wire \count_cycle_reg[16]_i_1_n_16 ;
  wire \count_cycle_reg[16]_i_1_n_9 ;
  wire \count_cycle_reg[24]_i_1_n_1 ;
  wire \count_cycle_reg[24]_i_1_n_10 ;
  wire \count_cycle_reg[24]_i_1_n_11 ;
  wire \count_cycle_reg[24]_i_1_n_12 ;
  wire \count_cycle_reg[24]_i_1_n_13 ;
  wire \count_cycle_reg[24]_i_1_n_14 ;
  wire \count_cycle_reg[24]_i_1_n_15 ;
  wire \count_cycle_reg[24]_i_1_n_16 ;
  wire \count_cycle_reg[24]_i_1_n_9 ;
  wire \count_cycle_reg[32]_i_1_n_1 ;
  wire \count_cycle_reg[32]_i_1_n_10 ;
  wire \count_cycle_reg[32]_i_1_n_11 ;
  wire \count_cycle_reg[32]_i_1_n_12 ;
  wire \count_cycle_reg[32]_i_1_n_13 ;
  wire \count_cycle_reg[32]_i_1_n_14 ;
  wire \count_cycle_reg[32]_i_1_n_15 ;
  wire \count_cycle_reg[32]_i_1_n_16 ;
  wire \count_cycle_reg[32]_i_1_n_9 ;
  wire \count_cycle_reg[40]_i_1_n_1 ;
  wire \count_cycle_reg[40]_i_1_n_10 ;
  wire \count_cycle_reg[40]_i_1_n_11 ;
  wire \count_cycle_reg[40]_i_1_n_12 ;
  wire \count_cycle_reg[40]_i_1_n_13 ;
  wire \count_cycle_reg[40]_i_1_n_14 ;
  wire \count_cycle_reg[40]_i_1_n_15 ;
  wire \count_cycle_reg[40]_i_1_n_16 ;
  wire \count_cycle_reg[40]_i_1_n_9 ;
  wire \count_cycle_reg[48]_i_1_n_1 ;
  wire \count_cycle_reg[48]_i_1_n_10 ;
  wire \count_cycle_reg[48]_i_1_n_11 ;
  wire \count_cycle_reg[48]_i_1_n_12 ;
  wire \count_cycle_reg[48]_i_1_n_13 ;
  wire \count_cycle_reg[48]_i_1_n_14 ;
  wire \count_cycle_reg[48]_i_1_n_15 ;
  wire \count_cycle_reg[48]_i_1_n_16 ;
  wire \count_cycle_reg[48]_i_1_n_9 ;
  wire \count_cycle_reg[56]_i_1_n_10 ;
  wire \count_cycle_reg[56]_i_1_n_11 ;
  wire \count_cycle_reg[56]_i_1_n_12 ;
  wire \count_cycle_reg[56]_i_1_n_13 ;
  wire \count_cycle_reg[56]_i_1_n_14 ;
  wire \count_cycle_reg[56]_i_1_n_15 ;
  wire \count_cycle_reg[56]_i_1_n_16 ;
  wire \count_cycle_reg[56]_i_1_n_9 ;
  wire \count_cycle_reg[8]_i_1_n_1 ;
  wire \count_cycle_reg[8]_i_1_n_10 ;
  wire \count_cycle_reg[8]_i_1_n_11 ;
  wire \count_cycle_reg[8]_i_1_n_12 ;
  wire \count_cycle_reg[8]_i_1_n_13 ;
  wire \count_cycle_reg[8]_i_1_n_14 ;
  wire \count_cycle_reg[8]_i_1_n_15 ;
  wire \count_cycle_reg[8]_i_1_n_16 ;
  wire \count_cycle_reg[8]_i_1_n_9 ;
  wire \count_cycle_reg_n_1_[0] ;
  wire \count_cycle_reg_n_1_[10] ;
  wire \count_cycle_reg_n_1_[11] ;
  wire \count_cycle_reg_n_1_[12] ;
  wire \count_cycle_reg_n_1_[13] ;
  wire \count_cycle_reg_n_1_[14] ;
  wire \count_cycle_reg_n_1_[15] ;
  wire \count_cycle_reg_n_1_[16] ;
  wire \count_cycle_reg_n_1_[17] ;
  wire \count_cycle_reg_n_1_[18] ;
  wire \count_cycle_reg_n_1_[19] ;
  wire \count_cycle_reg_n_1_[1] ;
  wire \count_cycle_reg_n_1_[20] ;
  wire \count_cycle_reg_n_1_[21] ;
  wire \count_cycle_reg_n_1_[22] ;
  wire \count_cycle_reg_n_1_[23] ;
  wire \count_cycle_reg_n_1_[24] ;
  wire \count_cycle_reg_n_1_[25] ;
  wire \count_cycle_reg_n_1_[26] ;
  wire \count_cycle_reg_n_1_[27] ;
  wire \count_cycle_reg_n_1_[28] ;
  wire \count_cycle_reg_n_1_[29] ;
  wire \count_cycle_reg_n_1_[2] ;
  wire \count_cycle_reg_n_1_[30] ;
  wire \count_cycle_reg_n_1_[31] ;
  wire \count_cycle_reg_n_1_[3] ;
  wire \count_cycle_reg_n_1_[4] ;
  wire \count_cycle_reg_n_1_[5] ;
  wire \count_cycle_reg_n_1_[6] ;
  wire \count_cycle_reg_n_1_[7] ;
  wire \count_cycle_reg_n_1_[8] ;
  wire \count_cycle_reg_n_1_[9] ;
  wire count_instr;
  wire \count_instr[0]_i_3_n_1 ;
  wire \count_instr_reg[0]_i_2_n_1 ;
  wire \count_instr_reg[0]_i_2_n_10 ;
  wire \count_instr_reg[0]_i_2_n_11 ;
  wire \count_instr_reg[0]_i_2_n_12 ;
  wire \count_instr_reg[0]_i_2_n_13 ;
  wire \count_instr_reg[0]_i_2_n_14 ;
  wire \count_instr_reg[0]_i_2_n_15 ;
  wire \count_instr_reg[0]_i_2_n_16 ;
  wire \count_instr_reg[0]_i_2_n_9 ;
  wire \count_instr_reg[16]_i_1_n_1 ;
  wire \count_instr_reg[16]_i_1_n_10 ;
  wire \count_instr_reg[16]_i_1_n_11 ;
  wire \count_instr_reg[16]_i_1_n_12 ;
  wire \count_instr_reg[16]_i_1_n_13 ;
  wire \count_instr_reg[16]_i_1_n_14 ;
  wire \count_instr_reg[16]_i_1_n_15 ;
  wire \count_instr_reg[16]_i_1_n_16 ;
  wire \count_instr_reg[16]_i_1_n_9 ;
  wire \count_instr_reg[24]_i_1_n_1 ;
  wire \count_instr_reg[24]_i_1_n_10 ;
  wire \count_instr_reg[24]_i_1_n_11 ;
  wire \count_instr_reg[24]_i_1_n_12 ;
  wire \count_instr_reg[24]_i_1_n_13 ;
  wire \count_instr_reg[24]_i_1_n_14 ;
  wire \count_instr_reg[24]_i_1_n_15 ;
  wire \count_instr_reg[24]_i_1_n_16 ;
  wire \count_instr_reg[24]_i_1_n_9 ;
  wire \count_instr_reg[32]_i_1_n_1 ;
  wire \count_instr_reg[32]_i_1_n_10 ;
  wire \count_instr_reg[32]_i_1_n_11 ;
  wire \count_instr_reg[32]_i_1_n_12 ;
  wire \count_instr_reg[32]_i_1_n_13 ;
  wire \count_instr_reg[32]_i_1_n_14 ;
  wire \count_instr_reg[32]_i_1_n_15 ;
  wire \count_instr_reg[32]_i_1_n_16 ;
  wire \count_instr_reg[32]_i_1_n_9 ;
  wire \count_instr_reg[40]_i_1_n_1 ;
  wire \count_instr_reg[40]_i_1_n_10 ;
  wire \count_instr_reg[40]_i_1_n_11 ;
  wire \count_instr_reg[40]_i_1_n_12 ;
  wire \count_instr_reg[40]_i_1_n_13 ;
  wire \count_instr_reg[40]_i_1_n_14 ;
  wire \count_instr_reg[40]_i_1_n_15 ;
  wire \count_instr_reg[40]_i_1_n_16 ;
  wire \count_instr_reg[40]_i_1_n_9 ;
  wire \count_instr_reg[48]_i_1_n_1 ;
  wire \count_instr_reg[48]_i_1_n_10 ;
  wire \count_instr_reg[48]_i_1_n_11 ;
  wire \count_instr_reg[48]_i_1_n_12 ;
  wire \count_instr_reg[48]_i_1_n_13 ;
  wire \count_instr_reg[48]_i_1_n_14 ;
  wire \count_instr_reg[48]_i_1_n_15 ;
  wire \count_instr_reg[48]_i_1_n_16 ;
  wire \count_instr_reg[48]_i_1_n_9 ;
  wire \count_instr_reg[56]_i_1_n_10 ;
  wire \count_instr_reg[56]_i_1_n_11 ;
  wire \count_instr_reg[56]_i_1_n_12 ;
  wire \count_instr_reg[56]_i_1_n_13 ;
  wire \count_instr_reg[56]_i_1_n_14 ;
  wire \count_instr_reg[56]_i_1_n_15 ;
  wire \count_instr_reg[56]_i_1_n_16 ;
  wire \count_instr_reg[56]_i_1_n_9 ;
  wire \count_instr_reg[8]_i_1_n_1 ;
  wire \count_instr_reg[8]_i_1_n_10 ;
  wire \count_instr_reg[8]_i_1_n_11 ;
  wire \count_instr_reg[8]_i_1_n_12 ;
  wire \count_instr_reg[8]_i_1_n_13 ;
  wire \count_instr_reg[8]_i_1_n_14 ;
  wire \count_instr_reg[8]_i_1_n_15 ;
  wire \count_instr_reg[8]_i_1_n_16 ;
  wire \count_instr_reg[8]_i_1_n_9 ;
  wire \count_instr_reg_n_1_[0] ;
  wire \count_instr_reg_n_1_[10] ;
  wire \count_instr_reg_n_1_[11] ;
  wire \count_instr_reg_n_1_[12] ;
  wire \count_instr_reg_n_1_[13] ;
  wire \count_instr_reg_n_1_[14] ;
  wire \count_instr_reg_n_1_[15] ;
  wire \count_instr_reg_n_1_[16] ;
  wire \count_instr_reg_n_1_[17] ;
  wire \count_instr_reg_n_1_[18] ;
  wire \count_instr_reg_n_1_[19] ;
  wire \count_instr_reg_n_1_[1] ;
  wire \count_instr_reg_n_1_[20] ;
  wire \count_instr_reg_n_1_[21] ;
  wire \count_instr_reg_n_1_[22] ;
  wire \count_instr_reg_n_1_[23] ;
  wire \count_instr_reg_n_1_[24] ;
  wire \count_instr_reg_n_1_[25] ;
  wire \count_instr_reg_n_1_[26] ;
  wire \count_instr_reg_n_1_[27] ;
  wire \count_instr_reg_n_1_[28] ;
  wire \count_instr_reg_n_1_[29] ;
  wire \count_instr_reg_n_1_[2] ;
  wire \count_instr_reg_n_1_[30] ;
  wire \count_instr_reg_n_1_[31] ;
  wire \count_instr_reg_n_1_[3] ;
  wire \count_instr_reg_n_1_[4] ;
  wire \count_instr_reg_n_1_[5] ;
  wire \count_instr_reg_n_1_[6] ;
  wire \count_instr_reg_n_1_[7] ;
  wire \count_instr_reg_n_1_[8] ;
  wire \count_instr_reg_n_1_[9] ;
  wire \counter_reg_reg[0] ;
  wire [8:0]\counter_reg_reg[15] ;
  wire [0:0]cpu_d_req;
  wire [0:0]cpu_d_req__0;
  wire [0:0]cpu_i_req;
  wire cpu_rst_req;
  wire cpu_rst_req_i_2_n_1;
  wire [7:0]cpu_state0_out;
  wire \cpu_state[1]_i_2_n_1 ;
  wire \cpu_state[3]_i_2_n_1 ;
  wire \cpu_state[3]_i_3_n_1 ;
  wire \cpu_state[6]_i_2_n_1 ;
  wire \cpu_state[7]_i_10_n_1 ;
  wire \cpu_state[7]_i_11_n_1 ;
  wire \cpu_state[7]_i_1_n_1 ;
  wire \cpu_state[7]_i_4_n_1 ;
  wire \cpu_state[7]_i_6_n_1 ;
  wire \cpu_state[7]_i_7_n_1 ;
  wire \cpu_state[7]_i_9_n_1 ;
  wire \cpu_state_reg[0]_0 ;
  wire \cpu_state_reg[0]_1 ;
  wire \cpu_state_reg[1]_0 ;
  wire \cpu_state_reg[1]_1 ;
  wire \cpu_state_reg[3]_0 ;
  wire \cpu_state_reg[3]_1 ;
  wire [0:0]\cpu_state_reg[5]_0 ;
  wire \cpu_state_reg[6]_0 ;
  wire \cpu_state_reg[7]_0 ;
  wire \cpu_state_reg[7]_1 ;
  wire \cpu_state_reg_n_1_[0] ;
  wire \cpu_state_reg_n_1_[1] ;
  wire \cpu_state_reg_n_1_[7] ;
  wire cpu_valid;
  wire cpuregs_reg_r1_0_31_0_13_i_10_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_11_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_12_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_13_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_14_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_15_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_16_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_10;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_11;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_12;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_13;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_14;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_15;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_9;
  wire cpuregs_reg_r1_0_31_0_13_i_19_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_19_n_10;
  wire cpuregs_reg_r1_0_31_0_13_i_19_n_11;
  wire cpuregs_reg_r1_0_31_0_13_i_19_n_12;
  wire cpuregs_reg_r1_0_31_0_13_i_19_n_13;
  wire cpuregs_reg_r1_0_31_0_13_i_19_n_14;
  wire cpuregs_reg_r1_0_31_0_13_i_19_n_15;
  wire cpuregs_reg_r1_0_31_0_13_i_19_n_16;
  wire cpuregs_reg_r1_0_31_0_13_i_19_n_9;
  wire cpuregs_reg_r1_0_31_0_13_i_1_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_20_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_2_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_3_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_4_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_5_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_6_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_7_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_8_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_9_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_10_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_11_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_12_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_13_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_14_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_10;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_11;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_12;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_13;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_14;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_15;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_16;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_9;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_10;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_11;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_12;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_13;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_14;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_15;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_16;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_9;
  wire cpuregs_reg_r1_0_31_14_27_i_1_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_2_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_3_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_4_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_5_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_6_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_7_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_8_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_9_n_1;
  wire cpuregs_reg_r1_0_31_28_31_i_1_n_1;
  wire cpuregs_reg_r1_0_31_28_31_i_2_n_1;
  wire cpuregs_reg_r1_0_31_28_31_i_3_n_1;
  wire cpuregs_reg_r1_0_31_28_31_i_4_n_1;
  wire [31:1]current_pc;
  wire [31:0]data2;
  wire [31:0]data4;
  wire \decoded_imm[0]_i_1_n_1 ;
  wire \decoded_imm[10]_i_1_n_1 ;
  wire \decoded_imm[11]_i_1_n_1 ;
  wire \decoded_imm[11]_i_2_n_1 ;
  wire \decoded_imm[12]_i_1_n_1 ;
  wire \decoded_imm[13]_i_1_n_1 ;
  wire \decoded_imm[14]_i_1_n_1 ;
  wire \decoded_imm[15]_i_1_n_1 ;
  wire \decoded_imm[16]_i_1_n_1 ;
  wire \decoded_imm[17]_i_1_n_1 ;
  wire \decoded_imm[18]_i_1_n_1 ;
  wire \decoded_imm[19]_i_1_n_1 ;
  wire \decoded_imm[1]_i_1_n_1 ;
  wire \decoded_imm[20]_i_1_n_1 ;
  wire \decoded_imm[21]_i_1_n_1 ;
  wire \decoded_imm[22]_i_1_n_1 ;
  wire \decoded_imm[23]_i_1_n_1 ;
  wire \decoded_imm[24]_i_1_n_1 ;
  wire \decoded_imm[25]_i_1_n_1 ;
  wire \decoded_imm[26]_i_1_n_1 ;
  wire \decoded_imm[27]_i_1_n_1 ;
  wire \decoded_imm[28]_i_1_n_1 ;
  wire \decoded_imm[29]_i_1_n_1 ;
  wire \decoded_imm[2]_i_1_n_1 ;
  wire \decoded_imm[30]_i_1_n_1 ;
  wire \decoded_imm[31]_i_1_n_1 ;
  wire \decoded_imm[31]_i_2_n_1 ;
  wire \decoded_imm[31]_i_3_n_1 ;
  wire \decoded_imm[3]_i_1_n_1 ;
  wire \decoded_imm[4]_i_1_n_1 ;
  wire \decoded_imm[5]_i_1_n_1 ;
  wire \decoded_imm[6]_i_1_n_1 ;
  wire \decoded_imm[7]_i_1_n_1 ;
  wire \decoded_imm[8]_i_1_n_1 ;
  wire \decoded_imm[9]_i_1_n_1 ;
  wire \decoded_imm_reg_n_1_[0] ;
  wire \decoded_imm_reg_n_1_[10] ;
  wire \decoded_imm_reg_n_1_[11] ;
  wire \decoded_imm_reg_n_1_[12] ;
  wire \decoded_imm_reg_n_1_[13] ;
  wire \decoded_imm_reg_n_1_[14] ;
  wire \decoded_imm_reg_n_1_[15] ;
  wire \decoded_imm_reg_n_1_[16] ;
  wire \decoded_imm_reg_n_1_[17] ;
  wire \decoded_imm_reg_n_1_[18] ;
  wire \decoded_imm_reg_n_1_[19] ;
  wire \decoded_imm_reg_n_1_[1] ;
  wire \decoded_imm_reg_n_1_[20] ;
  wire \decoded_imm_reg_n_1_[21] ;
  wire \decoded_imm_reg_n_1_[22] ;
  wire \decoded_imm_reg_n_1_[23] ;
  wire \decoded_imm_reg_n_1_[24] ;
  wire \decoded_imm_reg_n_1_[25] ;
  wire \decoded_imm_reg_n_1_[26] ;
  wire \decoded_imm_reg_n_1_[27] ;
  wire \decoded_imm_reg_n_1_[28] ;
  wire \decoded_imm_reg_n_1_[29] ;
  wire \decoded_imm_reg_n_1_[2] ;
  wire \decoded_imm_reg_n_1_[30] ;
  wire \decoded_imm_reg_n_1_[31] ;
  wire \decoded_imm_reg_n_1_[3] ;
  wire \decoded_imm_reg_n_1_[4] ;
  wire \decoded_imm_reg_n_1_[5] ;
  wire \decoded_imm_reg_n_1_[6] ;
  wire \decoded_imm_reg_n_1_[7] ;
  wire \decoded_imm_reg_n_1_[8] ;
  wire \decoded_imm_reg_n_1_[9] ;
  wire [29:1]decoded_imm_uj;
  wire \decoded_imm_uj[10]_i_1_n_1 ;
  wire \decoded_imm_uj[5]_i_1_n_1 ;
  wire \decoded_imm_uj[6]_i_1_n_1 ;
  wire \decoded_imm_uj[7]_i_1_n_1 ;
  wire \decoded_imm_uj[8]_i_1_n_1 ;
  wire \decoded_imm_uj[9]_i_1_n_1 ;
  wire [3:0]\decoded_imm_uj_reg[14]_0 ;
  wire \decoded_imm_uj_reg[29]_0 ;
  wire [4:0]decoded_rd;
  wire [4:0]\decoded_rd_reg[4]_0 ;
  wire [4:0]decoded_rs1;
  wire [4:0]decoded_rs1__0;
  wire \decoded_rs1_rep[1]_i_1_n_1 ;
  wire \decoded_rs1_rep[2]_i_1_n_1 ;
  wire \decoded_rs1_rep[3]_i_1_n_1 ;
  wire \decoded_rs1_rep[4]_i_1_n_1 ;
  wire [4:0]decoded_rs2;
  wire decoder_pseudo_trigger;
  wire decoder_pseudo_trigger_i_3_n_1;
  wire decoder_pseudo_trigger_reg_n_1;
  wire decoder_trigger_i_12_n_1;
  wire decoder_trigger_i_13_n_1;
  wire decoder_trigger_i_14_n_1;
  wire decoder_trigger_i_15_n_1;
  wire decoder_trigger_i_16_n_1;
  wire decoder_trigger_i_17_n_1;
  wire decoder_trigger_i_18_n_1;
  wire decoder_trigger_i_19_n_1;
  wire decoder_trigger_i_1_n_1;
  wire decoder_trigger_i_21_n_1;
  wire decoder_trigger_i_22_n_1;
  wire decoder_trigger_i_23_n_1;
  wire decoder_trigger_i_24_n_1;
  wire decoder_trigger_i_25_n_1;
  wire decoder_trigger_i_26_n_1;
  wire decoder_trigger_i_27_n_1;
  wire decoder_trigger_i_28_n_1;
  wire decoder_trigger_i_29_n_1;
  wire decoder_trigger_i_30_n_1;
  wire decoder_trigger_i_31_n_1;
  wire decoder_trigger_i_32_n_1;
  wire decoder_trigger_i_33_n_1;
  wire decoder_trigger_i_34_n_1;
  wire decoder_trigger_i_35_n_1;
  wire decoder_trigger_i_36_n_1;
  wire decoder_trigger_i_38_n_1;
  wire decoder_trigger_i_39_n_1;
  wire decoder_trigger_i_3_n_1;
  wire decoder_trigger_i_40_n_1;
  wire decoder_trigger_i_41_n_1;
  wire decoder_trigger_i_42_n_1;
  wire decoder_trigger_i_43_n_1;
  wire decoder_trigger_i_44_n_1;
  wire decoder_trigger_i_45_n_1;
  wire decoder_trigger_i_46_n_1;
  wire decoder_trigger_i_47_n_1;
  wire decoder_trigger_i_48_n_1;
  wire decoder_trigger_i_49_n_1;
  wire decoder_trigger_i_50_n_1;
  wire decoder_trigger_i_51_n_1;
  wire decoder_trigger_i_52_n_1;
  wire decoder_trigger_i_53_n_1;
  wire decoder_trigger_i_54_n_1;
  wire decoder_trigger_i_55_n_1;
  wire decoder_trigger_i_56_n_1;
  wire decoder_trigger_i_57_n_1;
  wire decoder_trigger_i_58_n_1;
  wire decoder_trigger_i_59_n_1;
  wire decoder_trigger_i_5_n_1;
  wire decoder_trigger_i_60_n_1;
  wire decoder_trigger_i_61_n_1;
  wire decoder_trigger_i_62_n_1;
  wire decoder_trigger_i_63_n_1;
  wire decoder_trigger_i_64_n_1;
  wire decoder_trigger_i_65_n_1;
  wire decoder_trigger_i_66_n_1;
  wire decoder_trigger_i_67_n_1;
  wire decoder_trigger_i_68_n_1;
  wire decoder_trigger_i_69_n_1;
  wire decoder_trigger_i_70_n_1;
  wire decoder_trigger_i_71_n_1;
  wire decoder_trigger_i_72_n_1;
  wire decoder_trigger_i_73_n_1;
  wire decoder_trigger_i_74_n_1;
  wire decoder_trigger_i_75_n_1;
  wire decoder_trigger_i_76_n_1;
  wire decoder_trigger_i_77_n_1;
  wire decoder_trigger_i_78_n_1;
  wire decoder_trigger_i_79_n_1;
  wire decoder_trigger_i_7_n_1;
  wire decoder_trigger_i_80_n_1;
  wire decoder_trigger_i_81_n_1;
  wire decoder_trigger_i_82_n_1;
  wire decoder_trigger_i_83_n_1;
  wire decoder_trigger_i_84_n_1;
  wire decoder_trigger_i_85_n_1;
  wire decoder_trigger_i_8_n_1;
  wire decoder_trigger_i_9_n_1;
  wire decoder_trigger_reg_0;
  wire decoder_trigger_reg_i_20_n_1;
  wire decoder_trigger_reg_i_37_n_1;
  wire decoder_trigger_reg_i_6_n_1;
  wire decoder_trigger_reg_n_1;
  wire [29:1]in;
  wire instr_add;
  wire instr_add0;
  wire instr_addi;
  wire instr_addi0;
  wire instr_and;
  wire instr_and0;
  wire instr_and_i_2_n_1;
  wire instr_and_i_3_n_1;
  wire instr_andi;
  wire instr_andi0;
  wire instr_auipc;
  wire instr_auipc_i_1_n_1;
  wire instr_auipc_i_2_n_1;
  wire instr_beq;
  wire instr_beq0;
  wire instr_bge;
  wire instr_bge_i_1_n_1;
  wire instr_bgeu;
  wire instr_bgeu0;
  wire instr_blt;
  wire instr_blt0;
  wire instr_bltu;
  wire instr_bltu0;
  wire instr_bne;
  wire instr_bne0;
  wire instr_ecall_ebreak;
  wire instr_ecall_ebreak0;
  wire instr_ecall_ebreak_i_2_n_1;
  wire instr_ecall_ebreak_i_3_n_1;
  wire instr_ecall_ebreak_i_4_n_1;
  wire instr_ecall_ebreak_i_5_n_1;
  wire instr_jal;
  wire instr_jal_reg_0;
  wire instr_jal_reg_1;
  wire instr_jalr;
  wire instr_jalr0;
  wire instr_jalr_reg_0;
  wire instr_jalr_reg_1;
  wire instr_lb;
  wire instr_lb_i_1_n_1;
  wire instr_lbu;
  wire instr_lbu_i_1_n_1;
  wire instr_lh;
  wire instr_lh_i_1_n_1;
  wire instr_lhu;
  wire instr_lhu_i_1_n_1;
  wire instr_lhu_i_2_n_1;
  wire instr_lui;
  wire instr_lui_i_1_n_1;
  wire instr_lw;
  wire instr_lw_i_1_n_1;
  wire instr_or;
  wire instr_or0;
  wire instr_ori;
  wire instr_ori0;
  wire instr_rdcycle;
  wire instr_rdcycle0;
  wire instr_rdcycle_i_2_n_1;
  wire instr_rdcycle_i_3_n_1;
  wire instr_rdcycleh;
  wire instr_rdcycleh0;
  wire instr_rdcycleh_i_2_n_1;
  wire instr_rdcycleh_i_3_n_1;
  wire instr_rdinstr;
  wire instr_rdinstr0;
  wire instr_rdinstr_i_2_n_1;
  wire instr_rdinstr_i_3_n_1;
  wire instr_rdinstr_i_4_n_1;
  wire instr_rdinstr_i_5_n_1;
  wire instr_rdinstrh;
  wire instr_rdinstrh0;
  wire instr_rdinstrh_i_3_n_1;
  wire instr_rdinstrh_i_4_n_1;
  wire instr_rdinstrh_i_5_n_1;
  wire instr_rdinstrh_i_6_n_1;
  wire instr_rdinstrh_i_7_n_1;
  wire instr_rdinstrh_i_8_n_1;
  wire instr_sb;
  wire instr_sb0;
  wire instr_sh;
  wire instr_sh0;
  wire instr_sll;
  wire instr_sll0;
  wire instr_slli;
  wire instr_slli0;
  wire instr_slt;
  wire instr_slt0;
  wire instr_slti;
  wire instr_slti0;
  wire instr_sltiu;
  wire instr_sltiu_i_1_n_1;
  wire instr_sltu;
  wire instr_sltu0;
  wire instr_sra;
  wire instr_sra_i_1_n_1;
  wire instr_sra_i_2_n_1;
  wire instr_srai;
  wire instr_srai0;
  wire instr_srl;
  wire instr_srl_i_1_n_1;
  wire instr_srli;
  wire instr_srli0;
  wire instr_sub;
  wire instr_sub0;
  wire instr_sub_i_2_n_1;
  wire instr_sub_i_3_n_1;
  wire instr_sw;
  wire instr_sw0;
  wire instr_xor;
  wire instr_xor0;
  wire instr_xori;
  wire instr_xori0;
  wire is_alu_reg_imm;
  wire is_alu_reg_imm_i_1_n_1;
  wire is_alu_reg_reg;
  wire is_alu_reg_reg_i_1_n_1;
  wire is_beq_bne_blt_bge_bltu_bgeu;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_1;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_2;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_3;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_4;
  wire is_compare;
  wire is_compare_i_1_n_1;
  wire is_compare_i_2_n_1;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi0;
  wire is_lb_lh_lw_lbu_lhu;
  wire is_lb_lh_lw_lbu_lhu_i_1_n_1;
  wire is_lbu_lhu_lw;
  wire is_lbu_lhu_lw_i_1_n_1;
  wire is_lui_auipc_jal;
  wire is_lui_auipc_jal_jalr_addi_add_sub;
  wire is_lui_auipc_jal_jalr_addi_add_sub0;
  wire is_lui_auipc_jal_jalr_addi_add_sub_reg_0;
  wire is_sb_sh_sw;
  wire is_sb_sh_sw_i_1_n_1;
  wire is_slli_srli_srai;
  wire is_slli_srli_srai0;
  wire is_slli_srli_srai_i_2_n_1;
  wire is_slti_blt_slt;
  wire is_slti_blt_slt_i_1_n_1;
  wire is_sltiu_bltu_sltu;
  wire is_sltiu_bltu_sltu_i_1_n_1;
  wire latched_branch;
  wire latched_branch_reg_0;
  wire latched_branch_reg_1;
  wire latched_is_lh;
  wire latched_is_lh_i_3_n_1;
  wire latched_is_lh_reg_n_1;
  wire latched_is_lu;
  wire latched_is_lu_i_1_n_1;
  wire latched_is_lu_reg_n_1;
  wire [4:0]latched_rd;
  wire \latched_rd[4]_i_1_n_1 ;
  wire \latched_rd[4]_i_2_n_1 ;
  wire latched_stalu_reg_0;
  wire latched_stalu_reg_1;
  wire latched_store_reg_0;
  wire latched_store_reg_1;
  wire \mem_addr[10]_i_1_n_1 ;
  wire \mem_addr[11]_i_1_n_1 ;
  wire \mem_addr[12]_i_1_n_1 ;
  wire \mem_addr[13]_i_1_n_1 ;
  wire \mem_addr[29]_i_1_n_1 ;
  wire \mem_addr[2]_i_1_n_1 ;
  wire \mem_addr[30]_i_1_n_1 ;
  wire \mem_addr[31]_i_1_n_1 ;
  wire \mem_addr[31]_i_2_n_1 ;
  wire \mem_addr[31]_i_3_n_1 ;
  wire \mem_addr[31]_i_5_n_1 ;
  wire \mem_addr[3]_i_1_n_1 ;
  wire \mem_addr[4]_i_1_n_1 ;
  wire \mem_addr[5]_i_1_n_1 ;
  wire \mem_addr[6]_i_1_n_1 ;
  wire \mem_addr[7]_i_1_n_1 ;
  wire \mem_addr[8]_i_1_n_1 ;
  wire \mem_addr[9]_i_1_n_1 ;
  wire \mem_addr_reg[29]_0 ;
  wire \mem_addr_reg[30]_0 ;
  wire \mem_addr_reg[31]_0 ;
  wire [2:0]\mem_addr_reg[31]_1 ;
  wire \mem_addr_reg[31]_2 ;
  wire \mem_addr_reg[3]_0 ;
  wire \mem_addr_reg[3]_1 ;
  wire [0:0]\mem_addr_reg[4]_0 ;
  wire mem_do_prefetch_i_1_n_1;
  wire mem_do_prefetch_reg_0;
  wire mem_do_prefetch_reg_1;
  wire mem_do_prefetch_reg_n_1;
  wire mem_do_rdata;
  wire mem_do_rdata_reg_0;
  wire mem_do_rinst0;
  wire mem_do_rinst_i_3_n_1;
  wire mem_do_rinst_i_5_n_1;
  wire mem_do_rinst_i_6_n_1;
  wire mem_do_rinst_i_7_n_1;
  wire mem_do_rinst_i_8_n_1;
  wire mem_do_rinst_reg_n_1;
  wire mem_do_wdata;
  wire mem_do_wdata_reg_0;
  wire mem_instr_i_1_n_1;
  wire mem_instr_reg_0;
  wire mem_instr_reg_1;
  wire [1:0]mem_instr_reg_2;
  wire mem_instr_reg_3;
  wire \mem_la_wdata_reg[10]_i_1_n_1 ;
  wire \mem_la_wdata_reg[11]_i_1_n_1 ;
  wire \mem_la_wdata_reg[12]_i_1_n_1 ;
  wire \mem_la_wdata_reg[13]_i_1_n_1 ;
  wire \mem_la_wdata_reg[14]_i_1_n_1 ;
  wire \mem_la_wdata_reg[15]_i_1_n_1 ;
  wire \mem_la_wdata_reg[16]_i_1_n_1 ;
  wire \mem_la_wdata_reg[17]_i_1_n_1 ;
  wire \mem_la_wdata_reg[18]_i_1_n_1 ;
  wire \mem_la_wdata_reg[19]_i_1_n_1 ;
  wire \mem_la_wdata_reg[20]_i_1_n_1 ;
  wire \mem_la_wdata_reg[21]_i_1_n_1 ;
  wire \mem_la_wdata_reg[22]_i_1_n_1 ;
  wire \mem_la_wdata_reg[23]_i_1_n_1 ;
  wire \mem_la_wdata_reg[24]_i_1_n_1 ;
  wire \mem_la_wdata_reg[25]_i_1_n_1 ;
  wire \mem_la_wdata_reg[26]_i_1_n_1 ;
  wire \mem_la_wdata_reg[27]_i_1_n_1 ;
  wire \mem_la_wdata_reg[28]_i_1_n_1 ;
  wire \mem_la_wdata_reg[29]_i_1_n_1 ;
  wire \mem_la_wdata_reg[30]_i_1_n_1 ;
  wire \mem_la_wdata_reg[31]_i_1_n_1 ;
  wire \mem_la_wdata_reg[8]_i_1_n_1 ;
  wire \mem_la_wdata_reg[9]_i_1_n_1 ;
  wire \mem_la_wdata_reg_n_1_[0] ;
  wire \mem_la_wdata_reg_n_1_[10] ;
  wire \mem_la_wdata_reg_n_1_[11] ;
  wire \mem_la_wdata_reg_n_1_[12] ;
  wire \mem_la_wdata_reg_n_1_[13] ;
  wire \mem_la_wdata_reg_n_1_[14] ;
  wire \mem_la_wdata_reg_n_1_[15] ;
  wire \mem_la_wdata_reg_n_1_[16] ;
  wire \mem_la_wdata_reg_n_1_[17] ;
  wire \mem_la_wdata_reg_n_1_[18] ;
  wire \mem_la_wdata_reg_n_1_[19] ;
  wire \mem_la_wdata_reg_n_1_[1] ;
  wire \mem_la_wdata_reg_n_1_[20] ;
  wire \mem_la_wdata_reg_n_1_[21] ;
  wire \mem_la_wdata_reg_n_1_[22] ;
  wire \mem_la_wdata_reg_n_1_[23] ;
  wire \mem_la_wdata_reg_n_1_[24] ;
  wire \mem_la_wdata_reg_n_1_[25] ;
  wire \mem_la_wdata_reg_n_1_[26] ;
  wire \mem_la_wdata_reg_n_1_[27] ;
  wire \mem_la_wdata_reg_n_1_[28] ;
  wire \mem_la_wdata_reg_n_1_[29] ;
  wire \mem_la_wdata_reg_n_1_[2] ;
  wire \mem_la_wdata_reg_n_1_[30] ;
  wire \mem_la_wdata_reg_n_1_[31] ;
  wire \mem_la_wdata_reg_n_1_[3] ;
  wire \mem_la_wdata_reg_n_1_[4] ;
  wire \mem_la_wdata_reg_n_1_[5] ;
  wire \mem_la_wdata_reg_n_1_[6] ;
  wire \mem_la_wdata_reg_n_1_[7] ;
  wire \mem_la_wdata_reg_n_1_[8] ;
  wire \mem_la_wdata_reg_n_1_[9] ;
  wire \mem_la_wstrb_reg[0]_i_1_n_1 ;
  wire \mem_la_wstrb_reg[1]_i_1_n_1 ;
  wire \mem_la_wstrb_reg[2]_i_1_n_1 ;
  wire \mem_la_wstrb_reg[3]_i_1_n_1 ;
  wire \mem_la_wstrb_reg_n_1_[0] ;
  wire \mem_la_wstrb_reg_n_1_[1] ;
  wire \mem_la_wstrb_reg_n_1_[2] ;
  wire \mem_la_wstrb_reg_n_1_[3] ;
  wire \mem_rdata_q[16]_i_1_n_1 ;
  wire \mem_rdata_q[17]_i_1_n_1 ;
  wire \mem_rdata_q[18]_i_1_n_1 ;
  wire \mem_rdata_q[19]_i_1_n_1 ;
  wire \mem_rdata_q[1]_i_1_n_1 ;
  wire \mem_rdata_q[20]_i_1_n_1 ;
  wire \mem_rdata_q[21]_i_1_n_1 ;
  wire \mem_rdata_q[22]_i_1_n_1 ;
  wire \mem_rdata_q[23]_i_1_n_1 ;
  wire \mem_rdata_q[24]_i_1_n_1 ;
  wire \mem_rdata_q[25]_i_1_n_1 ;
  wire \mem_rdata_q[26]_i_1_n_1 ;
  wire \mem_rdata_q[27]_i_1_n_1 ;
  wire \mem_rdata_q[28]_i_1_n_1 ;
  wire \mem_rdata_q[29]_i_1_n_1 ;
  wire \mem_rdata_q[30]_i_1_n_1 ;
  wire \mem_rdata_q[31]_i_2_n_1 ;
  wire \mem_rdata_q[31]_i_4_n_1 ;
  wire \mem_rdata_q[31]_i_5_n_1 ;
  wire \mem_rdata_q[3]_i_1_n_1 ;
  wire \mem_rdata_q[6]_i_1_n_1 ;
  wire \mem_rdata_q_reg[0]_0 ;
  wire \mem_rdata_q_reg[10]_0 ;
  wire \mem_rdata_q_reg[10]_1 ;
  wire \mem_rdata_q_reg[11]_0 ;
  wire \mem_rdata_q_reg[11]_1 ;
  wire [6:0]\mem_rdata_q_reg[14]_0 ;
  wire \mem_rdata_q_reg[15]_0 ;
  wire \mem_rdata_q_reg[15]_1 ;
  wire [7:0]\mem_rdata_q_reg[15]_2 ;
  wire \mem_rdata_q_reg[15]_3 ;
  wire \mem_rdata_q_reg[16]_0 ;
  wire \mem_rdata_q_reg[17]_0 ;
  wire \mem_rdata_q_reg[18]_0 ;
  wire \mem_rdata_q_reg[19]_0 ;
  wire \mem_rdata_q_reg[1]_0 ;
  wire \mem_rdata_q_reg[1]_1 ;
  wire \mem_rdata_q_reg[20]_0 ;
  wire \mem_rdata_q_reg[21]_0 ;
  wire \mem_rdata_q_reg[22]_0 ;
  wire \mem_rdata_q_reg[23]_0 ;
  wire \mem_rdata_q_reg[24]_0 ;
  wire \mem_rdata_q_reg[25]_0 ;
  wire \mem_rdata_q_reg[26]_0 ;
  wire \mem_rdata_q_reg[27]_0 ;
  wire \mem_rdata_q_reg[28]_0 ;
  wire \mem_rdata_q_reg[29]_0 ;
  wire \mem_rdata_q_reg[2]_0 ;
  wire \mem_rdata_q_reg[2]_1 ;
  wire \mem_rdata_q_reg[30]_0 ;
  wire [61:0]\mem_rdata_q_reg[31]_0 ;
  wire \mem_rdata_q_reg[31]_1 ;
  wire \mem_rdata_q_reg[31]_2 ;
  wire \mem_rdata_q_reg[3]_0 ;
  wire \mem_rdata_q_reg[3]_1 ;
  wire \mem_rdata_q_reg[4]_0 ;
  wire \mem_rdata_q_reg[4]_1 ;
  wire [2:0]\mem_rdata_q_reg[5]_0 ;
  wire \mem_rdata_q_reg[5]_1 ;
  wire \mem_rdata_q_reg[5]_2 ;
  wire \mem_rdata_q_reg[6]_0 ;
  wire \mem_rdata_q_reg[6]_1 ;
  wire \mem_rdata_q_reg[6]_2 ;
  wire \mem_rdata_q_reg[6]_3 ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[7]_1 ;
  wire \mem_rdata_q_reg[7]_2 ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_q_reg[8]_1 ;
  wire \mem_rdata_q_reg[8]_2 ;
  wire \mem_rdata_q_reg[9]_0 ;
  wire \mem_rdata_q_reg[9]_1 ;
  wire \mem_rdata_q_reg_n_1_[16] ;
  wire \mem_rdata_q_reg_n_1_[17] ;
  wire \mem_rdata_q_reg_n_1_[18] ;
  wire \mem_rdata_q_reg_n_1_[19] ;
  wire \mem_rdata_q_reg_n_1_[20] ;
  wire \mem_rdata_q_reg_n_1_[21] ;
  wire \mem_rdata_q_reg_n_1_[22] ;
  wire \mem_rdata_q_reg_n_1_[23] ;
  wire \mem_rdata_q_reg_n_1_[24] ;
  wire \mem_rdata_q_reg_n_1_[25] ;
  wire \mem_rdata_q_reg_n_1_[26] ;
  wire \mem_rdata_q_reg_n_1_[27] ;
  wire \mem_rdata_q_reg_n_1_[28] ;
  wire \mem_rdata_q_reg_n_1_[29] ;
  wire \mem_rdata_q_reg_n_1_[2] ;
  wire \mem_rdata_q_reg_n_1_[30] ;
  wire \mem_rdata_q_reg_n_1_[31] ;
  wire \mem_rdata_q_reg_n_1_[4] ;
  wire \mem_rdata_q_reg_n_1_[5] ;
  wire [31:0]mem_rdata_word;
  wire \mem_rdata_word_reg[0]_i_1_n_1 ;
  wire \mem_rdata_word_reg[0]_i_2_n_1 ;
  wire \mem_rdata_word_reg[0]_i_4 ;
  wire \mem_rdata_word_reg[10]_i_1_n_1 ;
  wire \mem_rdata_word_reg[11]_i_1_n_1 ;
  wire \mem_rdata_word_reg[12]_i_1_n_1 ;
  wire \mem_rdata_word_reg[13]_i_1_n_1 ;
  wire \mem_rdata_word_reg[14]_i_1_n_1 ;
  wire \mem_rdata_word_reg[15]_i_1_n_1 ;
  wire \mem_rdata_word_reg[16]_i_1_n_1 ;
  wire \mem_rdata_word_reg[17]_i_1_n_1 ;
  wire \mem_rdata_word_reg[18]_i_1_n_1 ;
  wire \mem_rdata_word_reg[19]_i_1_n_1 ;
  wire \mem_rdata_word_reg[1]_i_1_n_1 ;
  wire \mem_rdata_word_reg[1]_i_2_n_1 ;
  wire [1:0]\mem_rdata_word_reg[1]_i_4 ;
  wire \mem_rdata_word_reg[20]_i_1_n_1 ;
  wire \mem_rdata_word_reg[21]_i_1_n_1 ;
  wire \mem_rdata_word_reg[22]_i_1_n_1 ;
  wire \mem_rdata_word_reg[23]_i_1_n_1 ;
  wire \mem_rdata_word_reg[24]_i_1_n_1 ;
  wire \mem_rdata_word_reg[25]_i_1_n_1 ;
  wire \mem_rdata_word_reg[26]_i_1_n_1 ;
  wire \mem_rdata_word_reg[27]_i_1_n_1 ;
  wire \mem_rdata_word_reg[28]_i_1_n_1 ;
  wire \mem_rdata_word_reg[29]_i_1_n_1 ;
  wire \mem_rdata_word_reg[2]_0 ;
  wire \mem_rdata_word_reg[2]_i_1_n_1 ;
  wire \mem_rdata_word_reg[2]_i_2_n_1 ;
  wire \mem_rdata_word_reg[30]_i_1_n_1 ;
  wire \mem_rdata_word_reg[31]_i_1_n_1 ;
  wire \mem_rdata_word_reg[3]_0 ;
  wire \mem_rdata_word_reg[3]_i_1_n_1 ;
  wire \mem_rdata_word_reg[3]_i_2_n_1 ;
  wire \mem_rdata_word_reg[4]_0 ;
  wire \mem_rdata_word_reg[4]_i_1_0 ;
  wire \mem_rdata_word_reg[4]_i_1_n_1 ;
  wire \mem_rdata_word_reg[4]_i_2_n_1 ;
  wire \mem_rdata_word_reg[5]_0 ;
  wire \mem_rdata_word_reg[5]_i_1_0 ;
  wire \mem_rdata_word_reg[5]_i_1_n_1 ;
  wire \mem_rdata_word_reg[5]_i_2_n_1 ;
  wire \mem_rdata_word_reg[6]_i_1_0 ;
  wire \mem_rdata_word_reg[6]_i_1_n_1 ;
  wire \mem_rdata_word_reg[6]_i_2_n_1 ;
  wire \mem_rdata_word_reg[7]_i_1_0 ;
  wire [0:0]\mem_rdata_word_reg[7]_i_1_1 ;
  wire \mem_rdata_word_reg[7]_i_1_n_1 ;
  wire \mem_rdata_word_reg[7]_i_2_n_1 ;
  wire \mem_rdata_word_reg[7]_i_3_n_1 ;
  wire \mem_rdata_word_reg[7]_i_4_n_1 ;
  wire \mem_rdata_word_reg[7]_i_5_n_1 ;
  wire \mem_rdata_word_reg[7]_i_6_n_1 ;
  wire \mem_rdata_word_reg[8]_i_1_n_1 ;
  wire \mem_rdata_word_reg[9]_i_1_n_1 ;
  wire mem_state;
  wire \mem_state[0]_i_1_n_1 ;
  wire \mem_state[1]_i_2_n_1 ;
  wire \mem_state_reg[0]_0 ;
  wire \mem_state_reg_n_1_[0] ;
  wire \mem_state_reg_n_1_[1] ;
  wire mem_valid15_out;
  wire mem_valid_i_1_n_1;
  wire mem_valid_i_3_n_1;
  wire mem_valid_reg_0;
  wire \mem_wdata[31]_i_1_n_1 ;
  wire \mem_wdata_reg[0]_0 ;
  wire \mem_wdata_reg[0]_1 ;
  wire \mem_wdata_reg[0]_2 ;
  wire \mem_wdata_reg[0]_3 ;
  wire [7:0]\mem_wdata_reg[15]_0 ;
  wire [7:0]\mem_wdata_reg[23]_0 ;
  wire [7:0]\mem_wdata_reg[31]_0 ;
  wire [7:0]\mem_wdata_reg[7]_0 ;
  wire [1:0]mem_wordsize;
  wire \mem_wordsize[0]_i_2_n_1 ;
  wire \mem_wordsize[0]_i_3_n_1 ;
  wire \mem_wordsize[1]_i_1_n_1 ;
  wire \mem_wordsize[1]_i_3_n_1 ;
  wire \mem_wordsize[1]_i_4_n_1 ;
  wire \mem_wordsize[1]_i_5_n_1 ;
  wire \mem_wordsize[1]_i_6_n_1 ;
  wire \mem_wordsize[1]_i_7_n_1 ;
  wire \mem_wordsize_reg_n_1_[0] ;
  wire \mem_wordsize_reg_n_1_[1] ;
  wire \mem_wstrb[3]_i_1_n_1 ;
  wire \mem_wstrb[3]_i_2_n_1 ;
  wire \mem_wstrb_reg[0]_0 ;
  wire \mem_wstrb_reg[0]_1 ;
  wire [0:0]\mem_wstrb_reg[1]_0 ;
  wire [0:0]\mem_wstrb_reg[2]_0 ;
  wire [0:0]\mem_wstrb_reg[3]_0 ;
  wire [0:0]\mem_wstrb_reg[3]_1 ;
  wire n_0_996_BUFG_inst_n_1;
  wire [3:0]p_0_in;
  wire p_0_in0;
  wire [31:0]p_1_in;
  wire [4:0]p_1_in_0;
  wire [30:2]p_2_in;
  wire [7:2]pbus_resp;
  wire pcpi_div_n_10;
  wire pcpi_div_n_11;
  wire pcpi_div_n_12;
  wire pcpi_div_n_13;
  wire pcpi_div_n_14;
  wire pcpi_div_n_15;
  wire pcpi_div_n_16;
  wire pcpi_div_n_17;
  wire pcpi_div_n_18;
  wire pcpi_div_n_19;
  wire pcpi_div_n_20;
  wire pcpi_div_n_21;
  wire pcpi_div_n_22;
  wire pcpi_div_n_23;
  wire pcpi_div_n_24;
  wire pcpi_div_n_25;
  wire pcpi_div_n_26;
  wire pcpi_div_n_27;
  wire pcpi_div_n_28;
  wire pcpi_div_n_29;
  wire pcpi_div_n_30;
  wire pcpi_div_n_31;
  wire pcpi_div_n_32;
  wire pcpi_div_n_33;
  wire pcpi_div_n_34;
  wire pcpi_div_n_35;
  wire pcpi_div_n_36;
  wire pcpi_div_n_37;
  wire pcpi_div_n_38;
  wire pcpi_div_n_39;
  wire pcpi_div_n_4;
  wire pcpi_div_n_7;
  wire pcpi_div_n_8;
  wire pcpi_div_n_9;
  wire pcpi_div_ready;
  wire [1:0]\pcpi_insn_reg[1]_0 ;
  wire \pcpi_insn_reg_n_1_[12] ;
  wire \pcpi_insn_reg_n_1_[13] ;
  wire \pcpi_insn_reg_n_1_[14] ;
  wire \pcpi_insn_reg_n_1_[25] ;
  wire \pcpi_insn_reg_n_1_[26] ;
  wire \pcpi_insn_reg_n_1_[27] ;
  wire \pcpi_insn_reg_n_1_[28] ;
  wire \pcpi_insn_reg_n_1_[29] ;
  wire \pcpi_insn_reg_n_1_[2] ;
  wire \pcpi_insn_reg_n_1_[30] ;
  wire \pcpi_insn_reg_n_1_[31] ;
  wire \pcpi_insn_reg_n_1_[3] ;
  wire \pcpi_insn_reg_n_1_[4] ;
  wire \pcpi_insn_reg_n_1_[5] ;
  wire \pcpi_insn_reg_n_1_[6] ;
  wire pcpi_mul_n_1;
  wire pcpi_mul_n_10;
  wire pcpi_mul_n_11;
  wire pcpi_mul_n_12;
  wire pcpi_mul_n_13;
  wire pcpi_mul_n_14;
  wire pcpi_mul_n_15;
  wire pcpi_mul_n_16;
  wire pcpi_mul_n_17;
  wire pcpi_mul_n_18;
  wire pcpi_mul_n_19;
  wire pcpi_mul_n_2;
  wire pcpi_mul_n_3;
  wire pcpi_mul_n_37;
  wire pcpi_mul_n_4;
  wire pcpi_mul_n_40;
  wire pcpi_mul_n_41;
  wire pcpi_mul_n_43;
  wire pcpi_mul_n_5;
  wire pcpi_mul_n_6;
  wire pcpi_mul_n_7;
  wire pcpi_mul_n_79;
  wire pcpi_mul_n_8;
  wire pcpi_mul_n_80;
  wire pcpi_mul_n_81;
  wire pcpi_mul_n_82;
  wire pcpi_mul_n_84;
  wire pcpi_mul_n_85;
  wire pcpi_mul_n_86;
  wire pcpi_mul_n_9;
  wire pcpi_mul_ready;
  wire pcpi_timeout;
  wire [3:0]pcpi_timeout_counter0;
  wire \pcpi_timeout_counter[1]_i_1_n_1 ;
  wire \pcpi_timeout_counter[3]_i_2_n_1 ;
  wire [3:0]pcpi_timeout_counter_reg;
  wire pcpi_timeout_i_1_n_1;
  wire pcpi_valid13_out;
  wire pcpi_valid_reg_0;
  wire pcpi_valid_reg_1;
  wire \quotient_msk_reg[16] ;
  wire [0:0]\quotient_msk_reg[31] ;
  wire [45:0]ram_i_req;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire rd0__0_i_23_n_1;
  wire rd0__0_i_23_n_10;
  wire rd0__0_i_23_n_11;
  wire rd0__0_i_23_n_12;
  wire rd0__0_i_23_n_13;
  wire rd0__0_i_23_n_14;
  wire rd0__0_i_23_n_15;
  wire rd0__0_i_23_n_16;
  wire rd0__0_i_23_n_9;
  wire rd0__0_i_42_n_1;
  wire rd0__0_i_43_n_1;
  wire rd0__0_i_44_n_1;
  wire rd0__0_i_45_n_1;
  wire rd0__0_i_46_n_1;
  wire rd0__0_i_47_n_1;
  wire rd0__0_i_48_n_1;
  wire rd0__0_i_49_n_1;
  wire ready_reg;
  wire recv_buf_valid;
  wire recv_buf_valid_i_2_n_1;
  wire recv_buf_valid_reg;
  wire [0:0]recv_buf_valid_reg_0;
  wire \reg_next_pc[17]_i_10_n_1 ;
  wire \reg_next_pc[17]_i_11_n_1 ;
  wire \reg_next_pc[17]_i_12_n_1 ;
  wire \reg_next_pc[17]_i_13_n_1 ;
  wire \reg_next_pc[17]_i_6_n_1 ;
  wire \reg_next_pc[17]_i_7_n_1 ;
  wire \reg_next_pc[17]_i_8_n_1 ;
  wire \reg_next_pc[17]_i_9_n_1 ;
  wire \reg_next_pc[1]_i_1_n_1 ;
  wire \reg_next_pc[25]_i_2_n_1 ;
  wire \reg_next_pc[25]_i_3_n_1 ;
  wire \reg_next_pc[25]_i_4_n_1 ;
  wire \reg_next_pc[25]_i_5_n_1 ;
  wire \reg_next_pc[25]_i_6_n_1 ;
  wire \reg_next_pc[25]_i_7_n_1 ;
  wire \reg_next_pc[25]_i_8_n_1 ;
  wire \reg_next_pc[2]_i_10_n_1 ;
  wire \reg_next_pc[2]_i_11_n_1 ;
  wire \reg_next_pc[2]_i_12_n_1 ;
  wire \reg_next_pc[2]_i_13_n_1 ;
  wire \reg_next_pc[2]_i_14_n_1 ;
  wire \reg_next_pc[2]_i_15_n_1 ;
  wire \reg_next_pc[2]_i_16_n_1 ;
  wire \reg_next_pc[2]_i_17_n_1 ;
  wire \reg_next_pc[9]_i_10_n_1 ;
  wire \reg_next_pc[9]_i_11_n_1 ;
  wire \reg_next_pc[9]_i_12_n_1 ;
  wire \reg_next_pc[9]_i_13_n_1 ;
  wire \reg_next_pc[9]_i_14_n_1 ;
  wire \reg_next_pc[9]_i_15_n_1 ;
  wire \reg_next_pc[9]_i_16_n_1 ;
  wire \reg_next_pc[9]_i_17_n_1 ;
  wire [31:1]reg_next_pc_reg;
  wire \reg_next_pc_reg[17]_i_1_n_1 ;
  wire \reg_next_pc_reg[17]_i_1_n_10 ;
  wire \reg_next_pc_reg[17]_i_1_n_11 ;
  wire \reg_next_pc_reg[17]_i_1_n_12 ;
  wire \reg_next_pc_reg[17]_i_1_n_13 ;
  wire \reg_next_pc_reg[17]_i_1_n_14 ;
  wire \reg_next_pc_reg[17]_i_1_n_15 ;
  wire \reg_next_pc_reg[17]_i_1_n_16 ;
  wire \reg_next_pc_reg[17]_i_1_n_9 ;
  wire \reg_next_pc_reg[25]_i_1_n_10 ;
  wire \reg_next_pc_reg[25]_i_1_n_11 ;
  wire \reg_next_pc_reg[25]_i_1_n_12 ;
  wire \reg_next_pc_reg[25]_i_1_n_13 ;
  wire \reg_next_pc_reg[25]_i_1_n_14 ;
  wire \reg_next_pc_reg[25]_i_1_n_15 ;
  wire \reg_next_pc_reg[25]_i_1_n_16 ;
  wire \reg_next_pc_reg[2]_i_1_n_1 ;
  wire \reg_next_pc_reg[2]_i_1_n_10 ;
  wire \reg_next_pc_reg[2]_i_1_n_11 ;
  wire \reg_next_pc_reg[2]_i_1_n_12 ;
  wire \reg_next_pc_reg[2]_i_1_n_13 ;
  wire \reg_next_pc_reg[2]_i_1_n_14 ;
  wire \reg_next_pc_reg[2]_i_1_n_15 ;
  wire \reg_next_pc_reg[2]_i_1_n_9 ;
  wire \reg_next_pc_reg[9]_i_1_n_1 ;
  wire \reg_next_pc_reg[9]_i_1_n_10 ;
  wire \reg_next_pc_reg[9]_i_1_n_11 ;
  wire \reg_next_pc_reg[9]_i_1_n_12 ;
  wire \reg_next_pc_reg[9]_i_1_n_13 ;
  wire \reg_next_pc_reg[9]_i_1_n_14 ;
  wire \reg_next_pc_reg[9]_i_1_n_15 ;
  wire \reg_next_pc_reg[9]_i_1_n_16 ;
  wire \reg_next_pc_reg[9]_i_1_n_9 ;
  wire [31:0]reg_op1;
  wire [31:0]reg_op11;
  wire \reg_op1[17]_i_2_n_1 ;
  wire \reg_op1[18]_i_2_n_1 ;
  wire \reg_op1[19]_i_2_n_1 ;
  wire \reg_op1[20]_i_2_n_1 ;
  wire \reg_op1[21]_i_2_n_1 ;
  wire \reg_op1[22]_i_2_n_1 ;
  wire \reg_op1[23]_i_2_n_1 ;
  wire \reg_op1[24]_i_2_n_1 ;
  wire \reg_op1[25]_i_2_n_1 ;
  wire \reg_op1[26]_i_2_n_1 ;
  wire \reg_op1[27]_i_2_n_1 ;
  wire \reg_op1[28]_i_2_n_1 ;
  wire \reg_op1[29]_i_2_n_1 ;
  wire \reg_op1[30]_i_2_n_1 ;
  wire \reg_op1[31]_i_10_n_1 ;
  wire \reg_op1[31]_i_11_n_1 ;
  wire \reg_op1[31]_i_2_n_1 ;
  wire \reg_op1[31]_i_4_n_1 ;
  wire \reg_op1[31]_i_5_n_1 ;
  wire \reg_op1[31]_i_6_n_1 ;
  wire \reg_op1[31]_i_7_n_1 ;
  wire \reg_op1[31]_i_8_n_1 ;
  wire \reg_op1[31]_i_9_n_1 ;
  wire \reg_op1_reg[31]_i_3_n_10 ;
  wire \reg_op1_reg[31]_i_3_n_11 ;
  wire \reg_op1_reg[31]_i_3_n_12 ;
  wire \reg_op1_reg[31]_i_3_n_13 ;
  wire \reg_op1_reg[31]_i_3_n_14 ;
  wire \reg_op1_reg[31]_i_3_n_15 ;
  wire \reg_op1_reg[31]_i_3_n_16 ;
  wire \reg_op1_reg[31]_i_3_n_9 ;
  wire \reg_op1_reg_n_1_[0] ;
  wire \reg_op1_reg_n_1_[10] ;
  wire \reg_op1_reg_n_1_[11] ;
  wire \reg_op1_reg_n_1_[12] ;
  wire \reg_op1_reg_n_1_[13] ;
  wire \reg_op1_reg_n_1_[14] ;
  wire \reg_op1_reg_n_1_[15] ;
  wire \reg_op1_reg_n_1_[16] ;
  wire \reg_op1_reg_n_1_[17] ;
  wire \reg_op1_reg_n_1_[18] ;
  wire \reg_op1_reg_n_1_[19] ;
  wire \reg_op1_reg_n_1_[1] ;
  wire \reg_op1_reg_n_1_[20] ;
  wire \reg_op1_reg_n_1_[21] ;
  wire \reg_op1_reg_n_1_[22] ;
  wire \reg_op1_reg_n_1_[23] ;
  wire \reg_op1_reg_n_1_[24] ;
  wire \reg_op1_reg_n_1_[25] ;
  wire \reg_op1_reg_n_1_[26] ;
  wire \reg_op1_reg_n_1_[27] ;
  wire \reg_op1_reg_n_1_[28] ;
  wire \reg_op1_reg_n_1_[29] ;
  wire \reg_op1_reg_n_1_[2] ;
  wire \reg_op1_reg_n_1_[30] ;
  wire \reg_op1_reg_n_1_[31] ;
  wire \reg_op1_reg_n_1_[3] ;
  wire \reg_op1_reg_n_1_[4] ;
  wire \reg_op1_reg_n_1_[5] ;
  wire \reg_op1_reg_n_1_[6] ;
  wire \reg_op1_reg_n_1_[7] ;
  wire \reg_op1_reg_n_1_[8] ;
  wire \reg_op1_reg_n_1_[9] ;
  wire \reg_op2[17]_i_1_n_1 ;
  wire \reg_op2[18]_i_1_n_1 ;
  wire \reg_op2[19]_i_1_n_1 ;
  wire \reg_op2[20]_i_1_n_1 ;
  wire \reg_op2[21]_i_1_n_1 ;
  wire \reg_op2[22]_i_1_n_1 ;
  wire \reg_op2[23]_i_1_n_1 ;
  wire \reg_op2[24]_i_1_n_1 ;
  wire \reg_op2[25]_i_1_n_1 ;
  wire \reg_op2[26]_i_1_n_1 ;
  wire \reg_op2[27]_i_1_n_1 ;
  wire \reg_op2[28]_i_1_n_1 ;
  wire \reg_op2[29]_i_1_n_1 ;
  wire \reg_op2[30]_i_1_n_1 ;
  wire \reg_op2[31]_i_1_n_1 ;
  wire \reg_op2_reg_n_1_[0] ;
  wire \reg_op2_reg_n_1_[10] ;
  wire \reg_op2_reg_n_1_[11] ;
  wire \reg_op2_reg_n_1_[12] ;
  wire \reg_op2_reg_n_1_[13] ;
  wire \reg_op2_reg_n_1_[14] ;
  wire \reg_op2_reg_n_1_[15] ;
  wire \reg_op2_reg_n_1_[16] ;
  wire \reg_op2_reg_n_1_[17] ;
  wire \reg_op2_reg_n_1_[18] ;
  wire \reg_op2_reg_n_1_[19] ;
  wire \reg_op2_reg_n_1_[1] ;
  wire \reg_op2_reg_n_1_[20] ;
  wire \reg_op2_reg_n_1_[21] ;
  wire \reg_op2_reg_n_1_[22] ;
  wire \reg_op2_reg_n_1_[23] ;
  wire \reg_op2_reg_n_1_[24] ;
  wire \reg_op2_reg_n_1_[25] ;
  wire \reg_op2_reg_n_1_[26] ;
  wire \reg_op2_reg_n_1_[27] ;
  wire \reg_op2_reg_n_1_[28] ;
  wire \reg_op2_reg_n_1_[29] ;
  wire \reg_op2_reg_n_1_[2] ;
  wire \reg_op2_reg_n_1_[30] ;
  wire \reg_op2_reg_n_1_[31] ;
  wire \reg_op2_reg_n_1_[3] ;
  wire \reg_op2_reg_n_1_[4] ;
  wire \reg_op2_reg_n_1_[5] ;
  wire \reg_op2_reg_n_1_[6] ;
  wire \reg_op2_reg_n_1_[7] ;
  wire \reg_op2_reg_n_1_[8] ;
  wire \reg_op2_reg_n_1_[9] ;
  wire [31:0]reg_out;
  wire \reg_out[0]_i_4_n_1 ;
  wire \reg_out[10]_i_3_n_1 ;
  wire \reg_out[10]_i_4_n_1 ;
  wire \reg_out[11]_i_3_n_1 ;
  wire \reg_out[11]_i_5_n_1 ;
  wire \reg_out[12]_i_3_n_1 ;
  wire \reg_out[12]_i_4_n_1 ;
  wire \reg_out[13]_i_3_n_1 ;
  wire \reg_out[13]_i_5_n_1 ;
  wire \reg_out[14]_i_3_n_1 ;
  wire \reg_out[14]_i_4_n_1 ;
  wire \reg_out[15]_i_3_n_1 ;
  wire \reg_out[15]_i_4_n_1 ;
  wire \reg_out[16]_i_10_n_1 ;
  wire \reg_out[16]_i_11_n_1 ;
  wire \reg_out[16]_i_12_n_1 ;
  wire \reg_out[16]_i_13_n_1 ;
  wire \reg_out[16]_i_14_n_1 ;
  wire \reg_out[16]_i_3_n_1 ;
  wire \reg_out[16]_i_6_n_1 ;
  wire \reg_out[16]_i_7_n_1 ;
  wire \reg_out[16]_i_8_n_1 ;
  wire \reg_out[16]_i_9_n_1 ;
  wire \reg_out[17]_i_3_n_1 ;
  wire \reg_out[17]_i_5_n_1 ;
  wire \reg_out[18]_i_3_n_1 ;
  wire \reg_out[18]_i_4_n_1 ;
  wire \reg_out[19]_i_3_n_1 ;
  wire \reg_out[19]_i_4_n_1 ;
  wire \reg_out[1]_i_4_n_1 ;
  wire \reg_out[20]_i_3_n_1 ;
  wire \reg_out[20]_i_5_n_1 ;
  wire \reg_out[21]_i_3_n_1 ;
  wire \reg_out[21]_i_5_n_1 ;
  wire \reg_out[22]_i_3_n_1 ;
  wire \reg_out[22]_i_4_n_1 ;
  wire \reg_out[23]_i_3_n_1 ;
  wire \reg_out[23]_i_5_n_1 ;
  wire \reg_out[24]_i_10_n_1 ;
  wire \reg_out[24]_i_11_n_1 ;
  wire \reg_out[24]_i_12_n_1 ;
  wire \reg_out[24]_i_13_n_1 ;
  wire \reg_out[24]_i_14_n_1 ;
  wire \reg_out[24]_i_3_n_1 ;
  wire \reg_out[24]_i_5_n_1 ;
  wire \reg_out[24]_i_7_n_1 ;
  wire \reg_out[24]_i_8_n_1 ;
  wire \reg_out[24]_i_9_n_1 ;
  wire \reg_out[25]_i_3_n_1 ;
  wire \reg_out[25]_i_5_n_1 ;
  wire \reg_out[26]_i_3_n_1 ;
  wire \reg_out[26]_i_4_n_1 ;
  wire \reg_out[27]_i_3_n_1 ;
  wire \reg_out[27]_i_4_n_1 ;
  wire \reg_out[28]_i_3_n_1 ;
  wire \reg_out[28]_i_4_n_1 ;
  wire \reg_out[29]_i_3_n_1 ;
  wire \reg_out[29]_i_5_n_1 ;
  wire \reg_out[2]_i_3_n_1 ;
  wire \reg_out[30]_i_3_n_1 ;
  wire \reg_out[30]_i_5_n_1 ;
  wire \reg_out[31]_i_10_n_1 ;
  wire \reg_out[31]_i_11_n_1 ;
  wire \reg_out[31]_i_12_n_1 ;
  wire \reg_out[31]_i_13_n_1 ;
  wire \reg_out[31]_i_4_n_1 ;
  wire \reg_out[31]_i_6_n_1 ;
  wire \reg_out[31]_i_7_n_1 ;
  wire \reg_out[31]_i_8_n_1 ;
  wire \reg_out[31]_i_9_n_1 ;
  wire \reg_out[3]_i_4_n_1 ;
  wire \reg_out[4]_i_4_n_1 ;
  wire \reg_out[5]_i_4_n_1 ;
  wire \reg_out[6]_i_4_n_1 ;
  wire \reg_out[7]_i_3_n_1 ;
  wire \reg_out[8]_i_10_n_1 ;
  wire \reg_out[8]_i_11_n_1 ;
  wire \reg_out[8]_i_12_n_1 ;
  wire \reg_out[8]_i_13_n_1 ;
  wire \reg_out[8]_i_14_n_1 ;
  wire \reg_out[8]_i_4_n_1 ;
  wire \reg_out[8]_i_5_n_1 ;
  wire \reg_out[8]_i_7_n_1 ;
  wire \reg_out[8]_i_8_n_1 ;
  wire \reg_out[8]_i_9_n_1 ;
  wire \reg_out[9]_i_3_n_1 ;
  wire \reg_out[9]_i_4_n_1 ;
  wire \reg_out_reg[16]_i_4_n_1 ;
  wire \reg_out_reg[16]_i_4_n_10 ;
  wire \reg_out_reg[16]_i_4_n_11 ;
  wire \reg_out_reg[16]_i_4_n_12 ;
  wire \reg_out_reg[16]_i_4_n_13 ;
  wire \reg_out_reg[16]_i_4_n_14 ;
  wire \reg_out_reg[16]_i_4_n_15 ;
  wire \reg_out_reg[16]_i_4_n_16 ;
  wire \reg_out_reg[16]_i_4_n_9 ;
  wire \reg_out_reg[24]_i_4_n_1 ;
  wire \reg_out_reg[24]_i_4_n_10 ;
  wire \reg_out_reg[24]_i_4_n_11 ;
  wire \reg_out_reg[24]_i_4_n_12 ;
  wire \reg_out_reg[24]_i_4_n_13 ;
  wire \reg_out_reg[24]_i_4_n_14 ;
  wire \reg_out_reg[24]_i_4_n_15 ;
  wire \reg_out_reg[24]_i_4_n_16 ;
  wire \reg_out_reg[24]_i_4_n_9 ;
  wire \reg_out_reg[31]_i_3_n_10 ;
  wire \reg_out_reg[31]_i_3_n_11 ;
  wire \reg_out_reg[31]_i_3_n_12 ;
  wire \reg_out_reg[31]_i_3_n_13 ;
  wire \reg_out_reg[31]_i_3_n_14 ;
  wire \reg_out_reg[31]_i_3_n_15 ;
  wire \reg_out_reg[31]_i_3_n_16 ;
  wire \reg_out_reg[8]_i_3_n_1 ;
  wire \reg_out_reg[8]_i_3_n_10 ;
  wire \reg_out_reg[8]_i_3_n_11 ;
  wire \reg_out_reg[8]_i_3_n_12 ;
  wire \reg_out_reg[8]_i_3_n_13 ;
  wire \reg_out_reg[8]_i_3_n_14 ;
  wire \reg_out_reg[8]_i_3_n_15 ;
  wire \reg_out_reg[8]_i_3_n_9 ;
  wire \reg_out_reg_n_1_[0] ;
  wire \reg_out_reg_n_1_[10] ;
  wire \reg_out_reg_n_1_[11] ;
  wire \reg_out_reg_n_1_[12] ;
  wire \reg_out_reg_n_1_[13] ;
  wire \reg_out_reg_n_1_[14] ;
  wire \reg_out_reg_n_1_[15] ;
  wire \reg_out_reg_n_1_[16] ;
  wire \reg_out_reg_n_1_[17] ;
  wire \reg_out_reg_n_1_[18] ;
  wire \reg_out_reg_n_1_[19] ;
  wire \reg_out_reg_n_1_[1] ;
  wire \reg_out_reg_n_1_[20] ;
  wire \reg_out_reg_n_1_[21] ;
  wire \reg_out_reg_n_1_[22] ;
  wire \reg_out_reg_n_1_[23] ;
  wire \reg_out_reg_n_1_[24] ;
  wire \reg_out_reg_n_1_[25] ;
  wire \reg_out_reg_n_1_[26] ;
  wire \reg_out_reg_n_1_[27] ;
  wire \reg_out_reg_n_1_[28] ;
  wire \reg_out_reg_n_1_[29] ;
  wire \reg_out_reg_n_1_[2] ;
  wire \reg_out_reg_n_1_[30] ;
  wire \reg_out_reg_n_1_[31] ;
  wire \reg_out_reg_n_1_[3] ;
  wire \reg_out_reg_n_1_[4] ;
  wire \reg_out_reg_n_1_[5] ;
  wire \reg_out_reg_n_1_[6] ;
  wire \reg_out_reg_n_1_[7] ;
  wire \reg_out_reg_n_1_[8] ;
  wire \reg_out_reg_n_1_[9] ;
  wire reg_pc;
  wire \reg_pc_reg_n_1_[10] ;
  wire \reg_pc_reg_n_1_[11] ;
  wire \reg_pc_reg_n_1_[12] ;
  wire \reg_pc_reg_n_1_[13] ;
  wire \reg_pc_reg_n_1_[14] ;
  wire \reg_pc_reg_n_1_[15] ;
  wire \reg_pc_reg_n_1_[16] ;
  wire \reg_pc_reg_n_1_[17] ;
  wire \reg_pc_reg_n_1_[18] ;
  wire \reg_pc_reg_n_1_[19] ;
  wire \reg_pc_reg_n_1_[1] ;
  wire \reg_pc_reg_n_1_[20] ;
  wire \reg_pc_reg_n_1_[21] ;
  wire \reg_pc_reg_n_1_[22] ;
  wire \reg_pc_reg_n_1_[23] ;
  wire \reg_pc_reg_n_1_[24] ;
  wire \reg_pc_reg_n_1_[25] ;
  wire \reg_pc_reg_n_1_[26] ;
  wire \reg_pc_reg_n_1_[27] ;
  wire \reg_pc_reg_n_1_[28] ;
  wire \reg_pc_reg_n_1_[29] ;
  wire \reg_pc_reg_n_1_[2] ;
  wire \reg_pc_reg_n_1_[30] ;
  wire \reg_pc_reg_n_1_[31] ;
  wire \reg_pc_reg_n_1_[3] ;
  wire \reg_pc_reg_n_1_[4] ;
  wire \reg_pc_reg_n_1_[5] ;
  wire \reg_pc_reg_n_1_[6] ;
  wire \reg_pc_reg_n_1_[7] ;
  wire \reg_pc_reg_n_1_[8] ;
  wire \reg_pc_reg_n_1_[9] ;
  wire [31:0]reg_sh1;
  wire reset_IBUF;
  wire rst_soft;
  wire rst_soft_i_2_n_1;
  wire sel;
  wire sel_reg;
  wire [0:0]\send_bitcnt_reg[0] ;
  wire [0:0]\send_bitcnt_reg[0]_0 ;
  wire \send_counter[15]_i_12_n_1 ;
  wire [6:0]\send_pattern_reg[7] ;
  wire [20:0]slaves_req;
  wire [109:107]slaves_req__0;
  wire sys_clk_BUFG;
  wire trap_i_1_n_1;
  wire trap_reg_0;
  wire tx_en;
  wire tx_en_reg;
  wire wstrb_reg_i_2_n_1;
  wire [7:0]\NLW_alu_out_q_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[23]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[7]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_cycle_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_cycle_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_cycle_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_cycle_reg[32]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_cycle_reg[40]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_cycle_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_cycle_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_instr_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_instr_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_instr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_instr_reg[32]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_instr_reg[40]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_instr_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_count_instr_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]NLW_cpuregs_reg_r1_0_31_0_13_i_18_CO_UNCONNECTED;
  wire [7:0]NLW_cpuregs_reg_r1_0_31_0_13_i_18_O_UNCONNECTED;
  wire [7:0]NLW_cpuregs_reg_r1_0_31_0_13_i_19_CO_UNCONNECTED;
  wire [7:0]NLW_cpuregs_reg_r1_0_31_14_27_i_15_CO_UNCONNECTED;
  wire [7:0]NLW_decoder_trigger_reg_i_10_CO_UNCONNECTED;
  wire [7:0]NLW_decoder_trigger_reg_i_11_CO_UNCONNECTED;
  wire [7:0]NLW_decoder_trigger_reg_i_20_CO_UNCONNECTED;
  wire [7:0]NLW_decoder_trigger_reg_i_37_CO_UNCONNECTED;
  wire [7:0]NLW_decoder_trigger_reg_i_4_CO_UNCONNECTED;
  wire [7:0]NLW_decoder_trigger_reg_i_6_CO_UNCONNECTED;
  wire [7:0]NLW_rd0__0_i_23_CO_UNCONNECTED;
  wire [7:0]\NLW_reg_next_pc_reg[17]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_reg_next_pc_reg[2]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_reg_next_pc_reg[2]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_reg_next_pc_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_reg_out_reg[16]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_reg_out_reg[24]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_reg_out_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_reg_out_reg[8]_i_3_O_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  LUT6 #(
    .INIT(64'h8FFFFFFF80000000)) 
    \TIMER_ENABLE[0]_i_1 
       (.I0(\TIMER_SAMPLE[0]_i_2_n_1 ),
        .I1(p_1_in[0]),
        .I2(\TIMER_ENABLE[0]_i_2_n_1 ),
        .I3(p_0_in[0]),
        .I4(cpu_d_req__0),
        .I5(TIMER_ENABLE),
        .O(\mem_wdata_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \TIMER_ENABLE[0]_i_2 
       (.I0(p_2_in[3]),
        .I1(p_2_in[2]),
        .I2(\TIMER_SAMPLE[0]_i_2_n_1 ),
        .I3(p_2_in[4]),
        .O(\TIMER_ENABLE[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF80000000)) 
    \TIMER_RESET[0]_i_1 
       (.I0(\TIMER_SAMPLE[0]_i_2_n_1 ),
        .I1(p_1_in[0]),
        .I2(\TIMER_RESET[0]_i_2_n_1 ),
        .I3(p_0_in[0]),
        .I4(cpu_d_req__0),
        .I5(TIMER_RESET),
        .O(\mem_wdata_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \TIMER_RESET[0]_i_2 
       (.I0(p_2_in[2]),
        .I1(p_2_in[3]),
        .I2(\TIMER_SAMPLE[0]_i_2_n_1 ),
        .I3(p_2_in[4]),
        .O(\TIMER_RESET[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF80000000)) 
    \TIMER_SAMPLE[0]_i_1 
       (.I0(\TIMER_SAMPLE[0]_i_2_n_1 ),
        .I1(p_1_in[0]),
        .I2(\TIMER_SAMPLE[0]_i_3_n_1 ),
        .I3(p_0_in[0]),
        .I4(cpu_d_req__0),
        .I5(\TIMER_SAMPLE_reg[0] ),
        .O(\mem_wdata_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \TIMER_SAMPLE[0]_i_2 
       (.I0(p_2_in[29]),
        .I1(p_2_in[30]),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(mem_instr_reg_0),
        .O(\TIMER_SAMPLE[0]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \TIMER_SAMPLE[0]_i_3 
       (.I0(p_2_in[2]),
        .I1(p_2_in[3]),
        .I2(\TIMER_SAMPLE[0]_i_2_n_1 ),
        .I3(p_2_in[4]),
        .O(\TIMER_SAMPLE[0]_i_3_n_1 ));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT5 #(
    .INIT(32'h00040000)) 
    \address_reg[0]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_2_in[2]),
        .O(slaves_req[16]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \address_reg[1]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_2_in[3]),
        .O(slaves_req[17]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \address_reg[2]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_2_in[4]),
        .O(slaves_req[18]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \alu_out_q[0]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_16 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[0]_i_2_n_1 ),
        .I3(\alu_out_q[0]_i_3_n_1 ),
        .O(\alu_out_q[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFC00D0000C00D)) 
    \alu_out_q[0]_i_2 
       (.I0(\alu_out_q[0]_i_4_n_1 ),
        .I1(\alu_out_q[22]_i_5_n_1 ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(is_compare),
        .I5(decoder_trigger_i_3_n_1),
        .O(\alu_out_q[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAAAAAA)) 
    \alu_out_q[0]_i_3 
       (.I0(\alu_out_q[0]_i_5_n_1 ),
        .I1(instr_andi),
        .I2(instr_and),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[0]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \alu_out_q[0]_i_4 
       (.I0(instr_or),
        .I1(instr_ori),
        .O(\alu_out_q[0]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0A8000800A8A0A8A)) 
    \alu_out_q[0]_i_5 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[1]_i_8_n_1 ),
        .I2(\alu_out_q[30]_i_9_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[1]_i_5_n_1 ),
        .I5(\alu_out_q[0]_i_6_n_1 ),
        .O(\alu_out_q[0]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFBEAEAEAFBEAFBFB)) 
    \alu_out_q[0]_i_6 
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[2]_i_7_n_1 ),
        .I3(\alu_out_q[4]_i_8_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[0]_i_7_n_1 ),
        .O(\alu_out_q[0]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[0]_i_7 
       (.I0(\reg_op1_reg_n_1_[24] ),
        .I1(\reg_op1_reg_n_1_[8] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[16] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[0] ),
        .O(\alu_out_q[0]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[10]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_14 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[10]_i_2_n_1 ),
        .I3(\alu_out_q[10]_i_3_n_1 ),
        .I4(\alu_out_q[10]_i_4_n_1 ),
        .O(\alu_out_q[10]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[10]_i_10 
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[7] ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[10]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00000FE)) 
    \alu_out_q[10]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(\alu_out_q[22]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[10] ),
        .I4(\reg_op1_reg_n_1_[10] ),
        .I5(is_compare),
        .O(\alu_out_q[10]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EFEEFFFE)) 
    \alu_out_q[10]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[10]_i_5_n_1 ),
        .I4(\alu_out_q[11]_i_6_n_1 ),
        .I5(\alu_out_q[10]_i_6_n_1 ),
        .O(\alu_out_q[10]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[10]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[10] ),
        .I4(\reg_op2_reg_n_1_[10] ),
        .O(\alu_out_q[10]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[10]_i_5 
       (.I0(\alu_out_q[14]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[12]_i_7_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[10]_i_7_n_1 ),
        .O(\alu_out_q[10]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hBBB08880FFFFFFFF)) 
    \alu_out_q[10]_i_6 
       (.I0(\alu_out_q[10]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(instr_sll),
        .I3(instr_slli),
        .I4(\alu_out_q[11]_i_7_n_1 ),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[10]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \alu_out_q[10]_i_7 
       (.I0(\alu_out_q[14]_i_11_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[18]_i_9_n_1 ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\alu_out_q[10]_i_9_n_1 ),
        .O(\alu_out_q[10]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[10]_i_8 
       (.I0(\alu_out_q[10]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[12]_i_9_n_1 ),
        .O(\alu_out_q[10]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[10]_i_9 
       (.I0(\reg_op1_reg_n_1_[26] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[10] ),
        .O(\alu_out_q[10]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[11]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_13 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[11]_i_2_n_1 ),
        .I3(\alu_out_q[11]_i_3_n_1 ),
        .I4(\alu_out_q[11]_i_4_n_1 ),
        .O(\alu_out_q[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00000FE)) 
    \alu_out_q[11]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(\alu_out_q[22]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[11] ),
        .I4(\reg_op1_reg_n_1_[11] ),
        .I5(is_compare),
        .O(\alu_out_q[11]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAA8A8A8AA)) 
    \alu_out_q[11]_i_3 
       (.I0(\alu_out_q[11]_i_5_n_1 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\alu_out_q[11]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .I5(\alu_out_q[12]_i_5_n_1 ),
        .O(\alu_out_q[11]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[11]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[11] ),
        .I4(\reg_op2_reg_n_1_[11] ),
        .O(\alu_out_q[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h2A202A202A20AAAA)) 
    \alu_out_q[11]_i_5 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[11]_i_7_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[12]_i_8_n_1 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[11]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \alu_out_q[11]_i_6 
       (.I0(\alu_out_q[17]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[13]_i_7_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[15]_i_16_n_1 ),
        .I5(\alu_out_q[11]_i_8_n_1 ),
        .O(\alu_out_q[11]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[11]_i_7 
       (.I0(\alu_out_q[11]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[13]_i_9_n_1 ),
        .O(\alu_out_q[11]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[11]_i_8 
       (.I0(\reg_op1_reg_n_1_[19] ),
        .I1(\alu_out_q[30]_i_11_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[27] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[11] ),
        .O(\alu_out_q[11]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \alu_out_q[11]_i_9 
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[8] ),
        .O(\alu_out_q[11]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[12]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_12 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[12]_i_2_n_1 ),
        .I3(\alu_out_q[12]_i_3_n_1 ),
        .I4(\alu_out_q[12]_i_4_n_1 ),
        .O(\alu_out_q[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[12]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_1 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_1_[12] ),
        .I4(\reg_op2_reg_n_1_[12] ),
        .I5(is_compare),
        .O(\alu_out_q[12]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EFEEFFFE)) 
    \alu_out_q[12]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[12]_i_5_n_1 ),
        .I4(\alu_out_q[13]_i_5_n_1 ),
        .I5(\alu_out_q[12]_i_6_n_1 ),
        .O(\alu_out_q[12]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[12]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[12] ),
        .I4(\reg_op2_reg_n_1_[12] ),
        .O(\alu_out_q[12]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[12]_i_5 
       (.I0(\alu_out_q[14]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[12]_i_7_n_1 ),
        .I3(\alu_out_q[14]_i_9_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[12]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h77702220FFFFFFFF)) 
    \alu_out_q[12]_i_6 
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\alu_out_q[12]_i_8_n_1 ),
        .I2(instr_sll),
        .I3(instr_slli),
        .I4(\alu_out_q[13]_i_8_n_1 ),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[12]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFAFEFE0A0A0EFE0)) 
    \alu_out_q[12]_i_7 
       (.I0(\alu_out_q[30]_i_11_n_1 ),
        .I1(\reg_op1_reg_n_1_[20] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[28] ),
        .O(\alu_out_q[12]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[12]_i_8 
       (.I0(\alu_out_q[12]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[14]_i_12_n_1 ),
        .O(\alu_out_q[12]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h000A000A00CF00C0)) 
    \alu_out_q[12]_i_9 
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[9] ),
        .I5(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[12]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[13]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_11 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[13]_i_2_n_1 ),
        .I3(\alu_out_q[13]_i_3_n_1 ),
        .I4(\alu_out_q[13]_i_4_n_1 ),
        .O(\alu_out_q[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[13]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_1 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_1_[13] ),
        .I4(\reg_op2_reg_n_1_[13] ),
        .I5(is_compare),
        .O(\alu_out_q[13]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFEFEEEF)) 
    \alu_out_q[13]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[13]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[14]_i_5_n_1 ),
        .I5(\alu_out_q[13]_i_6_n_1 ),
        .O(\alu_out_q[13]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[13]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[13] ),
        .I4(\reg_op2_reg_n_1_[13] ),
        .O(\alu_out_q[13]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[13]_i_5 
       (.I0(\alu_out_q[19]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[15]_i_16_n_1 ),
        .I3(\alu_out_q[17]_i_8_n_1 ),
        .I4(\alu_out_q[13]_i_7_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[13]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hBBB08880FFFFFFFF)) 
    \alu_out_q[13]_i_6 
       (.I0(\alu_out_q[13]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(instr_sll),
        .I3(instr_slli),
        .I4(\alu_out_q[14]_i_10_n_1 ),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[13]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[13]_i_7 
       (.I0(\reg_op1_reg_n_1_[21] ),
        .I1(\alu_out_q[30]_i_11_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[29] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[13] ),
        .O(\alu_out_q[13]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[13]_i_8 
       (.I0(\alu_out_q[13]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[15]_i_18_n_1 ),
        .O(\alu_out_q[13]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF0FFF5F5F3F3)) 
    \alu_out_q[13]_i_9 
       (.I0(\reg_op1_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[10] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[6] ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .I5(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[13]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[14]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_10 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[14]_i_2_n_1 ),
        .I3(\alu_out_q[14]_i_3_n_1 ),
        .I4(\alu_out_q[14]_i_4_n_1 ),
        .O(\alu_out_q[14]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[14]_i_10 
       (.I0(\alu_out_q[14]_i_12_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[16]_i_10_n_1 ),
        .O(\alu_out_q[14]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[14]_i_11 
       (.I0(\alu_out_q[30]_i_11_n_1 ),
        .I1(\reg_op1_reg_n_1_[22] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[14] ),
        .O(\alu_out_q[14]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF0FFF5F5F3F3)) 
    \alu_out_q[14]_i_12 
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[11] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[7] ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .I5(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[14]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[14]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_1 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_1_[14] ),
        .I4(\reg_op2_reg_n_1_[14] ),
        .I5(is_compare),
        .O(\alu_out_q[14]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EFEEFFFE)) 
    \alu_out_q[14]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[14]_i_5_n_1 ),
        .I4(\alu_out_q[15]_i_14_n_1 ),
        .I5(\alu_out_q[14]_i_6_n_1 ),
        .O(\alu_out_q[14]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[14]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[14] ),
        .I4(\reg_op2_reg_n_1_[14] ),
        .O(\alu_out_q[14]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[14]_i_5 
       (.I0(\alu_out_q[14]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[14]_i_8_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[14]_i_9_n_1 ),
        .O(\alu_out_q[14]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hBBB08880FFFFFFFF)) 
    \alu_out_q[14]_i_6 
       (.I0(\alu_out_q[14]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(instr_sll),
        .I3(instr_slli),
        .I4(\alu_out_q[15]_i_17_n_1 ),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[14]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hF0F0FBF8)) 
    \alu_out_q[14]_i_7 
       (.I0(\reg_op1_reg_n_1_[28] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[30]_i_11_n_1 ),
        .I3(\reg_op1_reg_n_1_[20] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .O(\alu_out_q[14]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hF0FBF0F8)) 
    \alu_out_q[14]_i_8 
       (.I0(\reg_op1_reg_n_1_[24] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[30]_i_11_n_1 ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[16] ),
        .O(\alu_out_q[14]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \alu_out_q[14]_i_9 
       (.I0(\alu_out_q[22]_i_17_n_1 ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[18]_i_9_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[14]_i_11_n_1 ),
        .O(\alu_out_q[14]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[15]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_9 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[15]_i_3_n_1 ),
        .I3(\alu_out_q[15]_i_4_n_1 ),
        .I4(\alu_out_q[15]_i_5_n_1 ),
        .O(\alu_out_q[15]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_10 
       (.I0(\reg_op2_reg_n_1_[11] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[11] ),
        .O(\alu_out_q[15]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_11 
       (.I0(\reg_op2_reg_n_1_[10] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[10] ),
        .O(\alu_out_q[15]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_12 
       (.I0(\reg_op2_reg_n_1_[9] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[9] ),
        .O(\alu_out_q[15]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_13 
       (.I0(\reg_op2_reg_n_1_[8] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[8] ),
        .O(\alu_out_q[15]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[15]_i_14 
       (.I0(\alu_out_q[19]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[15]_i_16_n_1 ),
        .I3(\alu_out_q[21]_i_7_n_1 ),
        .I4(\alu_out_q[17]_i_8_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[15]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hACACAC00FFFFFFFF)) 
    \alu_out_q[15]_i_15 
       (.I0(\alu_out_q[15]_i_17_n_1 ),
        .I1(\alu_out_q[16]_i_9_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(instr_slli),
        .I4(instr_sll),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[15]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[15]_i_16 
       (.I0(\reg_op1_reg_n_1_[23] ),
        .I1(\alu_out_q[30]_i_11_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[31] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[15] ),
        .O(\alu_out_q[15]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[15]_i_17 
       (.I0(\alu_out_q[15]_i_18_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[17]_i_9_n_1 ),
        .O(\alu_out_q[15]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \alu_out_q[15]_i_18 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[8] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[15]_i_19_n_1 ),
        .O(\alu_out_q[15]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \alu_out_q[15]_i_19 
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .O(\alu_out_q[15]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[15]_i_3 
       (.I0(\alu_out_q[22]_i_5_n_1 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_1_[15] ),
        .I4(\reg_op2_reg_n_1_[15] ),
        .I5(is_compare),
        .O(\alu_out_q[15]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \alu_out_q[15]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[16]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[15]_i_14_n_1 ),
        .I5(\alu_out_q[15]_i_15_n_1 ),
        .O(\alu_out_q[15]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[15]_i_5 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[15] ),
        .I4(\reg_op2_reg_n_1_[15] ),
        .O(\alu_out_q[15]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_6 
       (.I0(\reg_op2_reg_n_1_[15] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[15] ),
        .O(\alu_out_q[15]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_7 
       (.I0(\reg_op2_reg_n_1_[14] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[14] ),
        .O(\alu_out_q[15]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_8 
       (.I0(\reg_op2_reg_n_1_[13] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[13] ),
        .O(\alu_out_q[15]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_9 
       (.I0(\reg_op2_reg_n_1_[12] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[12] ),
        .O(\alu_out_q[15]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[16]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_16 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[16]_i_2_n_1 ),
        .I3(\alu_out_q[16]_i_3_n_1 ),
        .I4(\alu_out_q[16]_i_4_n_1 ),
        .O(\alu_out_q[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \alu_out_q[16]_i_10 
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[9] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[16]_i_11_n_1 ),
        .O(\alu_out_q[16]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \alu_out_q[16]_i_11 
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .O(\alu_out_q[16]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00000FE)) 
    \alu_out_q[16]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(\alu_out_q[22]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[16] ),
        .I4(\reg_op1_reg_n_1_[16] ),
        .I5(is_compare),
        .O(\alu_out_q[16]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[16]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[16]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[17]_i_6_n_1 ),
        .I5(\alu_out_q[16]_i_6_n_1 ),
        .O(\alu_out_q[16]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[16]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[16] ),
        .I4(\reg_op2_reg_n_1_[16] ),
        .O(\alu_out_q[16]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_out_q[16]_i_5 
       (.I0(\alu_out_q[18]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[16]_i_7_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[16]_i_8_n_1 ),
        .O(\alu_out_q[16]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hE0E0FFFF00EEFFFF)) 
    \alu_out_q[16]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[16]_i_9_n_1 ),
        .I3(\alu_out_q[17]_i_7_n_1 ),
        .I4(pcpi_mul_n_86),
        .I5(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[16]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h0000F4F7)) 
    \alu_out_q[16]_i_7 
       (.I0(\reg_op1_reg_n_1_[28] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[20] ),
        .I4(\alu_out_q[30]_i_11_n_1 ),
        .O(\alu_out_q[16]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[16]_i_8 
       (.I0(\reg_op1_reg_n_1_[24] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[16] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\alu_out_q[30]_i_11_n_1 ),
        .O(\alu_out_q[16]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[16]_i_9 
       (.I0(\alu_out_q[16]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[18]_i_10_n_1 ),
        .O(\alu_out_q[16]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[17]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_15 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[17]_i_2_n_1 ),
        .I3(\alu_out_q[17]_i_3_n_1 ),
        .I4(\alu_out_q[17]_i_4_n_1 ),
        .O(\alu_out_q[17]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[17]_i_10 
       (.I0(\reg_op1_reg_n_1_[6] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[14] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .O(\alu_out_q[17]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00000FE)) 
    \alu_out_q[17]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(\alu_out_q[22]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[17] ),
        .I4(\reg_op1_reg_n_1_[17] ),
        .I5(is_compare),
        .O(\alu_out_q[17]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8AAAAAA)) 
    \alu_out_q[17]_i_3 
       (.I0(\alu_out_q[17]_i_5_n_1 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\alu_out_q[18]_i_5_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .I5(\alu_out_q[17]_i_6_n_1 ),
        .O(\alu_out_q[17]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[17]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[17] ),
        .I4(\reg_op2_reg_n_1_[17] ),
        .O(\alu_out_q[17]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h8A808A808A80AAAA)) 
    \alu_out_q[17]_i_5 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[17]_i_7_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[18]_i_8_n_1 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[17]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[17]_i_6 
       (.I0(\alu_out_q[22]_i_14_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[19]_i_8_n_1 ),
        .I3(\alu_out_q[21]_i_7_n_1 ),
        .I4(\alu_out_q[17]_i_8_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[17]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[17]_i_7 
       (.I0(\alu_out_q[17]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[19]_i_9_n_1 ),
        .O(\alu_out_q[17]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[17]_i_8 
       (.I0(\reg_op1_reg_n_1_[25] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[17] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\alu_out_q[30]_i_11_n_1 ),
        .O(\alu_out_q[17]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[17]_i_9 
       (.I0(\reg_op1_reg_n_1_[2] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[10] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[17]_i_10_n_1 ),
        .O(\alu_out_q[17]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[18]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_14 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[18]_i_2_n_1 ),
        .I3(\alu_out_q[18]_i_3_n_1 ),
        .I4(\alu_out_q[18]_i_4_n_1 ),
        .O(\alu_out_q[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[18]_i_10 
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[11] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[18]_i_11_n_1 ),
        .O(\alu_out_q[18]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[18]_i_11 
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[15] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .O(\alu_out_q[18]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00000FE)) 
    \alu_out_q[18]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(\alu_out_q[22]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[18] ),
        .I4(\reg_op1_reg_n_1_[18] ),
        .I5(is_compare),
        .O(\alu_out_q[18]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[18]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[18]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[19]_i_6_n_1 ),
        .I5(\alu_out_q[18]_i_6_n_1 ),
        .O(\alu_out_q[18]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[18]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[18] ),
        .I4(\reg_op2_reg_n_1_[18] ),
        .O(\alu_out_q[18]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[18]_i_5 
       (.I0(\alu_out_q[20]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[18]_i_7_n_1 ),
        .O(\alu_out_q[18]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0E000EEEFFFFFFFF)) 
    \alu_out_q[18]_i_6 
       (.I0(instr_slli),
        .I1(instr_sll),
        .I2(\alu_out_q[18]_i_8_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[19]_i_7_n_1 ),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[18]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_out_q[18]_i_7 
       (.I0(\alu_out_q[22]_i_18_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[22]_i_17_n_1 ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\alu_out_q[18]_i_9_n_1 ),
        .O(\alu_out_q[18]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[18]_i_8 
       (.I0(\alu_out_q[18]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[20]_i_9_n_1 ),
        .O(\alu_out_q[18]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[18]_i_9 
       (.I0(\reg_op1_reg_n_1_[18] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[18]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[19]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_13 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[19]_i_2_n_1 ),
        .I3(\alu_out_q[19]_i_3_n_1 ),
        .I4(\alu_out_q[19]_i_4_n_1 ),
        .O(\alu_out_q[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[19]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_1 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_1_[19] ),
        .I4(\reg_op2_reg_n_1_[19] ),
        .I5(is_compare),
        .O(\alu_out_q[19]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8AAAAAA)) 
    \alu_out_q[19]_i_3 
       (.I0(\alu_out_q[19]_i_5_n_1 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\alu_out_q[20]_i_5_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .I5(\alu_out_q[19]_i_6_n_1 ),
        .O(\alu_out_q[19]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[19]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[19] ),
        .I4(\reg_op2_reg_n_1_[19] ),
        .O(\alu_out_q[19]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h8A808A808A80AAAA)) 
    \alu_out_q[19]_i_5 
       (.I0(pcpi_mul_n_86),
        .I1(\alu_out_q[19]_i_7_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[20]_i_8_n_1 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[19]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[19]_i_6 
       (.I0(\alu_out_q[22]_i_12_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[21]_i_7_n_1 ),
        .I3(\alu_out_q[22]_i_14_n_1 ),
        .I4(\alu_out_q[19]_i_8_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[19]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[19]_i_7 
       (.I0(\alu_out_q[19]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[21]_i_9_n_1 ),
        .O(\alu_out_q[19]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[19]_i_8 
       (.I0(\reg_op1_reg_n_1_[27] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[19] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\alu_out_q[30]_i_11_n_1 ),
        .O(\alu_out_q[19]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \alu_out_q[19]_i_9 
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[23]_i_16_n_1 ),
        .O(\alu_out_q[19]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[1]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_15 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[1]_i_2_n_1 ),
        .I3(\alu_out_q[1]_i_3_n_1 ),
        .I4(\alu_out_q[1]_i_4_n_1 ),
        .O(\alu_out_q[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00000FE)) 
    \alu_out_q[1]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(\alu_out_q[22]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(is_compare),
        .O(\alu_out_q[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EFEEFFFE)) 
    \alu_out_q[1]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[1]_i_5_n_1 ),
        .I4(\alu_out_q[2]_i_5_n_1 ),
        .I5(\alu_out_q[1]_i_6_n_1 ),
        .O(\alu_out_q[1]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[1]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h5CFF5C0F5CF05C00)) 
    \alu_out_q[1]_i_5 
       (.I0(\alu_out_q[7]_i_16_n_1 ),
        .I1(\alu_out_q[3]_i_7_n_1 ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[5]_i_7_n_1 ),
        .I5(\alu_out_q[1]_i_7_n_1 ),
        .O(\alu_out_q[1]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h47474700FFFFFFFF)) 
    \alu_out_q[1]_i_6 
       (.I0(\alu_out_q[1]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[2]_i_8_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[1]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_out_q[1]_i_7 
       (.I0(\reg_op1_reg_n_1_[9] ),
        .I1(\reg_op1_reg_n_1_[25] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[17] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[1] ),
        .O(\alu_out_q[1]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_out_q[1]_i_8 
       (.I0(\reg_op2_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[1]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[20]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_12 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[20]_i_2_n_1 ),
        .I3(\alu_out_q[20]_i_3_n_1 ),
        .I4(\alu_out_q[20]_i_4_n_1 ),
        .O(\alu_out_q[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[20]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_1 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_1_[20] ),
        .I4(\reg_op2_reg_n_1_[20] ),
        .I5(is_compare),
        .O(\alu_out_q[20]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[20]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[20]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[21]_i_5_n_1 ),
        .I5(\alu_out_q[20]_i_6_n_1 ),
        .O(\alu_out_q[20]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[20]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[20] ),
        .I4(\reg_op2_reg_n_1_[20] ),
        .O(\alu_out_q[20]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[20]_i_5 
       (.I0(\alu_out_q[22]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[20]_i_7_n_1 ),
        .O(\alu_out_q[20]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h47474700FFFFFFFF)) 
    \alu_out_q[20]_i_6 
       (.I0(\alu_out_q[20]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[21]_i_8_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[20]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[20]_i_7 
       (.I0(\alu_out_q[31]_i_19_n_1 ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[22]_i_16_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[16]_i_7_n_1 ),
        .O(\alu_out_q[20]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[20]_i_8 
       (.I0(\alu_out_q[20]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[22]_i_19_n_1 ),
        .O(\alu_out_q[20]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \alu_out_q[20]_i_9 
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[24]_i_8_n_1 ),
        .O(\alu_out_q[20]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[21]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_11 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[21]_i_2_n_1 ),
        .I3(\alu_out_q[21]_i_3_n_1 ),
        .I4(\alu_out_q[21]_i_4_n_1 ),
        .O(\alu_out_q[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[21]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_1 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_1_[21] ),
        .I4(\reg_op2_reg_n_1_[21] ),
        .I5(is_compare),
        .O(\alu_out_q[21]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \alu_out_q[21]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[22]_i_6_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[21]_i_5_n_1 ),
        .I5(\alu_out_q[21]_i_6_n_1 ),
        .O(\alu_out_q[21]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[21]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[21] ),
        .I4(\reg_op2_reg_n_1_[21] ),
        .O(\alu_out_q[21]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[21]_i_5 
       (.I0(\alu_out_q[22]_i_13_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[22]_i_14_n_1 ),
        .I3(\alu_out_q[22]_i_12_n_1 ),
        .I4(\alu_out_q[21]_i_7_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[21]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h000EEE0EFFFFFFFF)) 
    \alu_out_q[21]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[22]_i_15_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[21]_i_8_n_1 ),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[21]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[21]_i_7 
       (.I0(\reg_op1_reg_n_1_[29] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[21] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\alu_out_q[30]_i_11_n_1 ),
        .O(\alu_out_q[21]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[21]_i_8 
       (.I0(\alu_out_q[23]_i_16_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[27]_i_8_n_1 ),
        .I3(\alu_out_q[21]_i_9_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[21]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[21]_i_9 
       (.I0(\reg_op1_reg_n_1_[6] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[14] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[25]_i_8_n_1 ),
        .O(\alu_out_q[21]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[22]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_10 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[22]_i_2_n_1 ),
        .I3(\alu_out_q[22]_i_3_n_1 ),
        .I4(\alu_out_q[22]_i_4_n_1 ),
        .O(\alu_out_q[22]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[22]_i_10 
       (.I0(\alu_out_q[31]_i_19_n_1 ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[22]_i_17_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[22]_i_18_n_1 ),
        .O(\alu_out_q[22]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[22]_i_11 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[29] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[22]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[22]_i_12 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[25] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[22]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[22]_i_13 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[27] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[22]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFF1B)) 
    \alu_out_q[22]_i_14 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[23] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[22]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[22]_i_15 
       (.I0(\alu_out_q[24]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[28]_i_8_n_1 ),
        .I3(\alu_out_q[22]_i_19_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[22]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[22]_i_16 
       (.I0(\reg_op1_reg_n_1_[24] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[22]_i_16_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[22]_i_17 
       (.I0(\reg_op1_reg_n_1_[26] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[22]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[22]_i_18 
       (.I0(\reg_op1_reg_n_1_[30] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[22] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\alu_out_q[30]_i_11_n_1 ),
        .O(\alu_out_q[22]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[22]_i_19 
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[15] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[26]_i_8_n_1 ),
        .O(\alu_out_q[22]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[22]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_1 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_1_[22] ),
        .I4(\reg_op2_reg_n_1_[22] ),
        .I5(is_compare),
        .O(\alu_out_q[22]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[22]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[22]_i_6_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[22]_i_7_n_1 ),
        .I5(\alu_out_q[22]_i_8_n_1 ),
        .O(\alu_out_q[22]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[22]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[22] ),
        .I4(\reg_op2_reg_n_1_[22] ),
        .O(\alu_out_q[22]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[22]_i_5 
       (.I0(instr_xor),
        .I1(instr_xori),
        .O(\alu_out_q[22]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[22]_i_6 
       (.I0(\alu_out_q[22]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[22]_i_10_n_1 ),
        .O(\alu_out_q[22]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[22]_i_7 
       (.I0(\alu_out_q[22]_i_11_n_1 ),
        .I1(\alu_out_q[22]_i_12_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[22]_i_13_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[22]_i_14_n_1 ),
        .O(\alu_out_q[22]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h47474700FFFFFFFF)) 
    \alu_out_q[22]_i_8 
       (.I0(\alu_out_q[22]_i_15_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[23]_i_15_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[22]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \alu_out_q[22]_i_9 
       (.I0(\alu_out_q[28]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[31]_i_19_n_1 ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\alu_out_q[22]_i_16_n_1 ),
        .O(\alu_out_q[22]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[23]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_9 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[23]_i_3_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[23]_i_4_n_1 ),
        .O(\alu_out_q[23]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_10 
       (.I0(\reg_op2_reg_n_1_[18] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[18] ),
        .O(\alu_out_q[23]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_11 
       (.I0(\reg_op2_reg_n_1_[17] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[17] ),
        .O(\alu_out_q[23]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_12 
       (.I0(\reg_op2_reg_n_1_[16] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[16] ),
        .O(\alu_out_q[23]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \alu_out_q[23]_i_13 
       (.I0(\alu_out_q[22]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[24]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[23]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'h000EEE0E)) 
    \alu_out_q[23]_i_14 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[24]_i_6_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[23]_i_15_n_1 ),
        .O(\alu_out_q[23]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[23]_i_15 
       (.I0(\alu_out_q[23]_i_16_n_1 ),
        .I1(\alu_out_q[27]_i_8_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[25]_i_8_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[29]_i_8_n_1 ),
        .O(\alu_out_q[23]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[23]_i_16 
       (.I0(\reg_op1_reg_n_1_[8] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[16] ),
        .O(\alu_out_q[23]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[23]_i_3 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[23] ),
        .I5(\reg_op2_reg_n_1_[23] ),
        .O(\alu_out_q[23]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111F000)) 
    \alu_out_q[23]_i_4 
       (.I0(\alu_out_q[23]_i_13_n_1 ),
        .I1(\alu_out_q[23]_i_14_n_1 ),
        .I2(\reg_op2_reg_n_1_[23] ),
        .I3(\reg_op1_reg_n_1_[23] ),
        .I4(pcpi_mul_n_86),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[23]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_5 
       (.I0(\reg_op2_reg_n_1_[23] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[23] ),
        .O(\alu_out_q[23]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_6 
       (.I0(\reg_op2_reg_n_1_[22] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[22] ),
        .O(\alu_out_q[23]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_7 
       (.I0(\reg_op2_reg_n_1_[21] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[21] ),
        .O(\alu_out_q[23]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_8 
       (.I0(\reg_op2_reg_n_1_[20] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[20] ),
        .O(\alu_out_q[23]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_9 
       (.I0(\reg_op2_reg_n_1_[19] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[19] ),
        .O(\alu_out_q[23]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[24]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_16 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[24]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[24]_i_3_n_1 ),
        .O(\alu_out_q[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[24]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[24] ),
        .I5(\reg_op2_reg_n_1_[24] ),
        .O(\alu_out_q[24]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F000)) 
    \alu_out_q[24]_i_3 
       (.I0(\alu_out_q[24]_i_4_n_1 ),
        .I1(\alu_out_q[24]_i_5_n_1 ),
        .I2(\reg_op2_reg_n_1_[24] ),
        .I3(\reg_op1_reg_n_1_[24] ),
        .I4(pcpi_mul_n_86),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[24]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h1D1D1D00)) 
    \alu_out_q[24]_i_4 
       (.I0(\alu_out_q[25]_i_6_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[24]_i_6_n_1 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[24]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[24]_i_5 
       (.I0(\alu_out_q[24]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[25]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[24]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[24]_i_6 
       (.I0(\alu_out_q[24]_i_8_n_1 ),
        .I1(\alu_out_q[28]_i_8_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[26]_i_8_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[30]_i_10_n_1 ),
        .O(\alu_out_q[24]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[24]_i_7 
       (.I0(\alu_out_q[26]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[22]_i_9_n_1 ),
        .O(\alu_out_q[24]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[24]_i_8 
       (.I0(\reg_op1_reg_n_1_[9] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[1] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[17] ),
        .O(\alu_out_q[24]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[25]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_15 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[25]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[25]_i_3_n_1 ),
        .O(\alu_out_q[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[25]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[25] ),
        .I5(\reg_op2_reg_n_1_[25] ),
        .O(\alu_out_q[25]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F000)) 
    \alu_out_q[25]_i_3 
       (.I0(\alu_out_q[25]_i_4_n_1 ),
        .I1(\alu_out_q[25]_i_5_n_1 ),
        .I2(\reg_op2_reg_n_1_[25] ),
        .I3(\reg_op1_reg_n_1_[25] ),
        .I4(pcpi_mul_n_86),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[25]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h47474700)) 
    \alu_out_q[25]_i_4 
       (.I0(\alu_out_q[25]_i_6_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[26]_i_6_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[25]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[25]_i_5 
       (.I0(\alu_out_q[25]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[26]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[25]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[25]_i_6 
       (.I0(\alu_out_q[25]_i_8_n_1 ),
        .I1(\alu_out_q[29]_i_8_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[27]_i_8_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[31]_i_26_n_1 ),
        .O(\alu_out_q[25]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[25]_i_7 
       (.I0(\alu_out_q[22]_i_11_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[22]_i_12_n_1 ),
        .I3(\alu_out_q[27]_i_9_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[25]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[25]_i_8 
       (.I0(\reg_op1_reg_n_1_[10] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[2] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[18] ),
        .O(\alu_out_q[25]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[26]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_14 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[26]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[26]_i_3_n_1 ),
        .O(\alu_out_q[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFF100010001FFFF)) 
    \alu_out_q[26]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(instr_xori),
        .I3(instr_xor),
        .I4(\reg_op2_reg_n_1_[26] ),
        .I5(\reg_op1_reg_n_1_[26] ),
        .O(\alu_out_q[26]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F000)) 
    \alu_out_q[26]_i_3 
       (.I0(\alu_out_q[26]_i_4_n_1 ),
        .I1(\alu_out_q[26]_i_5_n_1 ),
        .I2(\reg_op2_reg_n_1_[26] ),
        .I3(\reg_op1_reg_n_1_[26] ),
        .I4(pcpi_mul_n_86),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[26]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[26]_i_4 
       (.I0(\alu_out_q[26]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[27]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[26]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[26]_i_5 
       (.I0(\alu_out_q[27]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[26]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[26]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[26]_i_6 
       (.I0(\alu_out_q[26]_i_8_n_1 ),
        .I1(\alu_out_q[30]_i_10_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[28]_i_8_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[31]_i_22_n_1 ),
        .O(\alu_out_q[26]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \alu_out_q[26]_i_7 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\alu_out_q[31]_i_19_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\alu_out_q[28]_i_10_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .I5(\alu_out_q[26]_i_9_n_1 ),
        .O(\alu_out_q[26]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[26]_i_8 
       (.I0(\reg_op1_reg_n_1_[11] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[3] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[19] ),
        .O(\alu_out_q[26]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_out_q[26]_i_9 
       (.I0(\alu_out_q[28]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[31]_i_19_n_1 ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\alu_out_q[22]_i_17_n_1 ),
        .O(\alu_out_q[26]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[27]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_13 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[27]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[27]_i_3_n_1 ),
        .O(\alu_out_q[27]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[27]_i_10 
       (.I0(instr_srai),
        .I1(instr_sra),
        .O(\alu_out_q[27]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[27]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_1_[27] ),
        .I5(\reg_op2_reg_n_1_[27] ),
        .O(\alu_out_q[27]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F000)) 
    \alu_out_q[27]_i_3 
       (.I0(\alu_out_q[27]_i_4_n_1 ),
        .I1(\alu_out_q[27]_i_5_n_1 ),
        .I2(\reg_op2_reg_n_1_[27] ),
        .I3(\reg_op1_reg_n_1_[27] ),
        .I4(pcpi_mul_n_86),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[27]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[27]_i_4 
       (.I0(\alu_out_q[27]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[28]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[27]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[27]_i_5 
       (.I0(\alu_out_q[27]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[28]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[27]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[27]_i_6 
       (.I0(\alu_out_q[27]_i_8_n_1 ),
        .I1(\alu_out_q[31]_i_26_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[29]_i_8_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[31]_i_28_n_1 ),
        .O(\alu_out_q[27]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[27]_i_7 
       (.I0(\alu_out_q[29]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[27]_i_9_n_1 ),
        .O(\alu_out_q[27]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[27]_i_8 
       (.I0(\reg_op1_reg_n_1_[12] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[4] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[20] ),
        .O(\alu_out_q[27]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h00FF01EFFFFFCDEF)) 
    \alu_out_q[27]_i_9 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[27] ),
        .I3(\reg_op1_reg_n_1_[31] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\alu_out_q[27]_i_10_n_1 ),
        .O(\alu_out_q[27]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[28]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_12 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[28]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[28]_i_3_n_1 ),
        .O(\alu_out_q[28]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h353535F5)) 
    \alu_out_q[28]_i_10 
       (.I0(\reg_op1_reg_n_1_[28] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .O(\alu_out_q[28]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFFF100010001FFFF)) 
    \alu_out_q[28]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(instr_xori),
        .I3(instr_xor),
        .I4(\reg_op2_reg_n_1_[28] ),
        .I5(\reg_op1_reg_n_1_[28] ),
        .O(\alu_out_q[28]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F000)) 
    \alu_out_q[28]_i_3 
       (.I0(\alu_out_q[28]_i_4_n_1 ),
        .I1(\alu_out_q[28]_i_5_n_1 ),
        .I2(\reg_op2_reg_n_1_[28] ),
        .I3(\reg_op1_reg_n_1_[28] ),
        .I4(pcpi_mul_n_86),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[28]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FC5454)) 
    \alu_out_q[28]_i_4 
       (.I0(\alu_out_q[29]_i_6_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[28]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[28]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[28]_i_5 
       (.I0(\alu_out_q[29]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[28]_i_7_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[28]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[28]_i_6 
       (.I0(\alu_out_q[28]_i_8_n_1 ),
        .I1(\alu_out_q[31]_i_22_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[30]_i_10_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[31]_i_24_n_1 ),
        .O(\alu_out_q[28]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFB08FB0BFB08F808)) 
    \alu_out_q[28]_i_7 
       (.I0(\alu_out_q[28]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\alu_out_q[31]_i_19_n_1 ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .I5(\alu_out_q[28]_i_10_n_1 ),
        .O(\alu_out_q[28]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[28]_i_8 
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[5] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[21] ),
        .O(\alu_out_q[28]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[28]_i_9 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[30] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[28]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[29]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_11 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[29]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[29]_i_3_n_1 ),
        .O(\alu_out_q[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFF100010001FFFF)) 
    \alu_out_q[29]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(instr_xori),
        .I3(instr_xor),
        .I4(\reg_op2_reg_n_1_[29] ),
        .I5(\reg_op1_reg_n_1_[29] ),
        .O(\alu_out_q[29]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F000)) 
    \alu_out_q[29]_i_3 
       (.I0(\alu_out_q[29]_i_4_n_1 ),
        .I1(\alu_out_q[29]_i_5_n_1 ),
        .I2(\reg_op2_reg_n_1_[29] ),
        .I3(\reg_op1_reg_n_1_[29] ),
        .I4(pcpi_mul_n_86),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[29]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h47474700)) 
    \alu_out_q[29]_i_4 
       (.I0(\alu_out_q[29]_i_6_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[30]_i_6_n_1 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[29]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05F53535)) 
    \alu_out_q[29]_i_5 
       (.I0(\alu_out_q[29]_i_7_n_1 ),
        .I1(\alu_out_q[30]_i_7_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[31]_i_19_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .I5(\alu_out_q[30]_i_9_n_1 ),
        .O(\alu_out_q[29]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[29]_i_6 
       (.I0(\alu_out_q[31]_i_26_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[31]_i_27_n_1 ),
        .I3(\alu_out_q[29]_i_8_n_1 ),
        .I4(\alu_out_q[31]_i_28_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[29]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[29]_i_7 
       (.I0(\alu_out_q[30]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[29]_i_9_n_1 ),
        .O(\alu_out_q[29]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[29]_i_8 
       (.I0(\reg_op1_reg_n_1_[14] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[6] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[22] ),
        .O(\alu_out_q[29]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hC8C8C8C8CDCDC8CD)) 
    \alu_out_q[29]_i_9 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\alu_out_q[31]_i_19_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[29] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\alu_out_q[30]_i_11_n_1 ),
        .O(\alu_out_q[29]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[2]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_14 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[2]_i_2_n_1 ),
        .I3(\alu_out_q[2]_i_3_n_1 ),
        .I4(\alu_out_q[2]_i_4_n_1 ),
        .O(\alu_out_q[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00000FE)) 
    \alu_out_q[2]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(\alu_out_q[22]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\reg_op1_reg_n_1_[2] ),
        .I5(is_compare),
        .O(\alu_out_q[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[2]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[2]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[3]_i_5_n_1 ),
        .I5(\alu_out_q[2]_i_6_n_1 ),
        .O(\alu_out_q[2]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[2]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[2] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[2]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[2]_i_5 
       (.I0(\alu_out_q[6]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[4]_i_8_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[2]_i_7_n_1 ),
        .O(\alu_out_q[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h4440EEE0FFFFFFFF)) 
    \alu_out_q[2]_i_6 
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\alu_out_q[3]_i_8_n_1 ),
        .I2(instr_sll),
        .I3(instr_slli),
        .I4(\alu_out_q[2]_i_8_n_1 ),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[2]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[2]_i_7 
       (.I0(\alu_out_q[6]_i_11_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[2]_i_9_n_1 ),
        .O(\alu_out_q[2]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_out_q[2]_i_8 
       (.I0(\reg_op2_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[1] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .O(\alu_out_q[2]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h3333555500FF0F0F)) 
    \alu_out_q[2]_i_9 
       (.I0(\reg_op1_reg_n_1_[10] ),
        .I1(\reg_op1_reg_n_1_[26] ),
        .I2(\reg_op1_reg_n_1_[2] ),
        .I3(\reg_op1_reg_n_1_[18] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[2]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[30]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_10 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[30]_i_2_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[30]_i_3_n_1 ),
        .O(\alu_out_q[30]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[30]_i_10 
       (.I0(\reg_op1_reg_n_1_[15] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op1_reg_n_1_[7] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[23] ),
        .O(\alu_out_q[30]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \alu_out_q[30]_i_11 
       (.I0(instr_sra),
        .I1(instr_srai),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[31] ),
        .O(\alu_out_q[30]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFF100010001FFFF)) 
    \alu_out_q[30]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(instr_xori),
        .I3(instr_xor),
        .I4(\reg_op2_reg_n_1_[30] ),
        .I5(\reg_op1_reg_n_1_[30] ),
        .O(\alu_out_q[30]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F000)) 
    \alu_out_q[30]_i_3 
       (.I0(\alu_out_q[30]_i_4_n_1 ),
        .I1(\alu_out_q[30]_i_5_n_1 ),
        .I2(\reg_op2_reg_n_1_[30] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .I4(pcpi_mul_n_86),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[30]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FC5454)) 
    \alu_out_q[30]_i_4 
       (.I0(\alu_out_q[31]_i_21_n_1 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[30]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[30]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF003F3535)) 
    \alu_out_q[30]_i_5 
       (.I0(\alu_out_q[30]_i_7_n_1 ),
        .I1(\alu_out_q[30]_i_8_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[31]_i_19_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .I5(\alu_out_q[30]_i_9_n_1 ),
        .O(\alu_out_q[30]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[30]_i_6 
       (.I0(\alu_out_q[30]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[31]_i_24_n_1 ),
        .I3(\alu_out_q[31]_i_22_n_1 ),
        .I4(\alu_out_q[31]_i_23_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[30]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hC8C8C8C8CDCDC8CD)) 
    \alu_out_q[30]_i_7 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\alu_out_q[31]_i_19_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\alu_out_q[30]_i_11_n_1 ),
        .O(\alu_out_q[30]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h000000FEFFFFFFFF)) 
    \alu_out_q[30]_i_8 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .I5(\reg_op1_reg_n_1_[31] ),
        .O(\alu_out_q[30]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[30]_i_9 
       (.I0(instr_slli),
        .I1(instr_sll),
        .O(\alu_out_q[30]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \alu_out_q[31]_i_1 
       (.I0(is_compare),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .O(alu_out));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_10 
       (.I0(\reg_op2_reg_n_1_[28] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[28] ),
        .O(\alu_out_q[31]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_11 
       (.I0(\reg_op2_reg_n_1_[27] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[27] ),
        .O(\alu_out_q[31]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_12 
       (.I0(\reg_op2_reg_n_1_[26] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[26] ),
        .O(\alu_out_q[31]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_13 
       (.I0(\reg_op2_reg_n_1_[25] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[25] ),
        .O(\alu_out_q[31]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_14 
       (.I0(\reg_op2_reg_n_1_[24] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[24] ),
        .O(\alu_out_q[31]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    \alu_out_q[31]_i_15 
       (.I0(\reg_op2_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[31]_i_18_n_1 ),
        .I3(\alu_out_q[31]_i_19_n_1 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[31]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'hE2E2E2FF)) 
    \alu_out_q[31]_i_16 
       (.I0(\alu_out_q[31]_i_20_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(\alu_out_q[31]_i_21_n_1 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[31]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \alu_out_q[31]_i_18 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[31]_i_18_n_1 ));
  LUT3 #(
    .INIT(8'h57)) 
    \alu_out_q[31]_i_19 
       (.I0(\reg_op1_reg_n_1_[31] ),
        .I1(instr_sra),
        .I2(instr_srai),
        .O(\alu_out_q[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[31]_i_2 
       (.I0(\alu_out_q_reg[31]_i_3_n_9 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[31]_i_4_n_1 ),
        .I4(\alu_out_q[31]_i_5_n_1 ),
        .I5(\alu_out_q[31]_i_6_n_1 ),
        .O(\alu_out_q[31]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \alu_out_q[31]_i_20 
       (.I0(\alu_out_q[31]_i_22_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[31]_i_23_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[31]_i_24_n_1 ),
        .I5(\alu_out_q[31]_i_25_n_1 ),
        .O(\alu_out_q[31]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \alu_out_q[31]_i_21 
       (.I0(\alu_out_q[31]_i_26_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[31]_i_27_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[31]_i_28_n_1 ),
        .I5(\alu_out_q[31]_i_29_n_1 ),
        .O(\alu_out_q[31]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_22 
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op1_reg_n_1_[17] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[9] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[25] ),
        .O(\alu_out_q[31]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_23 
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op1_reg_n_1_[21] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[29] ),
        .O(\alu_out_q[31]_i_23_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_24 
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(\reg_op1_reg_n_1_[19] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[11] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[27] ),
        .O(\alu_out_q[31]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_25 
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op1_reg_n_1_[23] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[15] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[31] ),
        .O(\alu_out_q[31]_i_25_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_26 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\reg_op1_reg_n_1_[16] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[8] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[24] ),
        .O(\alu_out_q[31]_i_26_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_27 
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(\reg_op1_reg_n_1_[20] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[28] ),
        .O(\alu_out_q[31]_i_27_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_28 
       (.I0(\reg_op1_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[18] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[10] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[26] ),
        .O(\alu_out_q[31]_i_28_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_29 
       (.I0(\reg_op1_reg_n_1_[6] ),
        .I1(\reg_op1_reg_n_1_[22] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[14] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[30] ),
        .O(\alu_out_q[31]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hFFF100010001FFFF)) 
    \alu_out_q[31]_i_4 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(instr_xori),
        .I3(instr_xor),
        .I4(\reg_op2_reg_n_1_[31] ),
        .I5(\reg_op1_reg_n_1_[31] ),
        .O(\alu_out_q[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \alu_out_q[31]_i_5 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_or),
        .I3(instr_ori),
        .I4(is_compare),
        .O(\alu_out_q[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F000)) 
    \alu_out_q[31]_i_6 
       (.I0(\alu_out_q[31]_i_15_n_1 ),
        .I1(\alu_out_q[31]_i_16_n_1 ),
        .I2(\reg_op2_reg_n_1_[31] ),
        .I3(\reg_op1_reg_n_1_[31] ),
        .I4(pcpi_mul_n_86),
        .I5(\alu_out_q[31]_i_5_n_1 ),
        .O(\alu_out_q[31]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_7 
       (.I0(instr_sub),
        .I1(\reg_op2_reg_n_1_[31] ),
        .I2(\reg_op1_reg_n_1_[31] ),
        .O(\alu_out_q[31]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_8 
       (.I0(\reg_op2_reg_n_1_[30] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[30] ),
        .O(\alu_out_q[31]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_9 
       (.I0(\reg_op2_reg_n_1_[29] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[29] ),
        .O(\alu_out_q[31]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[3]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_13 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[3]_i_2_n_1 ),
        .I3(\alu_out_q[3]_i_3_n_1 ),
        .I4(\alu_out_q[3]_i_4_n_1 ),
        .O(\alu_out_q[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00000FE)) 
    \alu_out_q[3]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(\alu_out_q[22]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\reg_op1_reg_n_1_[3] ),
        .I5(is_compare),
        .O(\alu_out_q[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \alu_out_q[3]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[4]_i_6_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[3]_i_5_n_1 ),
        .I5(\alu_out_q[3]_i_6_n_1 ),
        .O(\alu_out_q[3]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[3]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[3] ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[3]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h00F00FFFA3A3A3A3)) 
    \alu_out_q[3]_i_5 
       (.I0(\alu_out_q[7]_i_16_n_1 ),
        .I1(\alu_out_q[3]_i_7_n_1 ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\alu_out_q[9]_i_10_n_1 ),
        .I4(\alu_out_q[5]_i_7_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[3]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hACACAC00FFFFFFFF)) 
    \alu_out_q[3]_i_6 
       (.I0(\alu_out_q[3]_i_8_n_1 ),
        .I1(\alu_out_q[4]_i_7_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(instr_slli),
        .I4(instr_sll),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[3]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_out_q[3]_i_7 
       (.I0(\reg_op1_reg_n_1_[11] ),
        .I1(\reg_op1_reg_n_1_[27] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[19] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[3] ),
        .O(\alu_out_q[3]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \alu_out_q[3]_i_8 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\reg_op1_reg_n_1_[2] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[3]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[4]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_12 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[4]_i_2_n_1 ),
        .I3(\alu_out_q[4]_i_3_n_1 ),
        .I4(\alu_out_q[4]_i_4_n_1 ),
        .O(\alu_out_q[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEBEBEBEBABABABAA)) 
    \alu_out_q[4]_i_2 
       (.I0(is_compare),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[4] ),
        .I3(instr_or),
        .I4(instr_ori),
        .I5(\alu_out_q[22]_i_5_n_1 ),
        .O(\alu_out_q[4]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hA8A8A8AAAAAAA8AA)) 
    \alu_out_q[4]_i_3 
       (.I0(\alu_out_q[4]_i_5_n_1 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\alu_out_q[4]_i_6_n_1 ),
        .I4(\reg_op2_reg_n_1_[0] ),
        .I5(\alu_out_q[5]_i_5_n_1 ),
        .O(\alu_out_q[4]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[4]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .O(\alu_out_q[4]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h1F1F000011FF0000)) 
    \alu_out_q[4]_i_5 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[4]_i_7_n_1 ),
        .I3(\alu_out_q[5]_i_8_n_1 ),
        .I4(pcpi_mul_n_86),
        .I5(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[4]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[4]_i_6 
       (.I0(\alu_out_q[6]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[4]_i_8_n_1 ),
        .I3(\alu_out_q[6]_i_9_n_1 ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[4]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \alu_out_q[4]_i_7 
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\reg_op1_reg_n_1_[3] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[4]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \alu_out_q[4]_i_8 
       (.I0(\reg_op1_reg_n_1_[28] ),
        .I1(\reg_op1_reg_n_1_[12] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[20] ),
        .O(\alu_out_q[4]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[5]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_11 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[5]_i_2_n_1 ),
        .I3(\alu_out_q[5]_i_3_n_1 ),
        .I4(\alu_out_q[5]_i_4_n_1 ),
        .O(\alu_out_q[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00000FE)) 
    \alu_out_q[5]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(\alu_out_q[22]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[5] ),
        .I4(\reg_op1_reg_n_1_[5] ),
        .I5(is_compare),
        .O(\alu_out_q[5]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \alu_out_q[5]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[6]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[5]_i_5_n_1 ),
        .I5(\alu_out_q[5]_i_6_n_1 ),
        .O(\alu_out_q[5]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[5]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[5] ),
        .I4(\reg_op2_reg_n_1_[5] ),
        .O(\alu_out_q[5]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B800CC33FF)) 
    \alu_out_q[5]_i_5 
       (.I0(\alu_out_q[11]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[7]_i_16_n_1 ),
        .I3(\alu_out_q[9]_i_10_n_1 ),
        .I4(\alu_out_q[5]_i_7_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[5]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hACACAC00FFFFFFFF)) 
    \alu_out_q[5]_i_6 
       (.I0(\alu_out_q[5]_i_8_n_1 ),
        .I1(\alu_out_q[6]_i_10_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(instr_slli),
        .I4(instr_sll),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[5]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \alu_out_q[5]_i_7 
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(\reg_op1_reg_n_1_[29] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[21] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[5] ),
        .O(\alu_out_q[5]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \alu_out_q[5]_i_8 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .I5(\alu_out_q[7]_i_19_n_1 ),
        .O(\alu_out_q[5]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[6]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_10 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[6]_i_2_n_1 ),
        .I3(\alu_out_q[6]_i_3_n_1 ),
        .I4(\alu_out_q[6]_i_4_n_1 ),
        .O(\alu_out_q[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \alu_out_q[6]_i_10 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .I4(\reg_op2_reg_n_1_[1] ),
        .I5(\alu_out_q[8]_i_9_n_1 ),
        .O(\alu_out_q[6]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h55335533000FFF0F)) 
    \alu_out_q[6]_i_11 
       (.I0(\reg_op1_reg_n_1_[30] ),
        .I1(\reg_op1_reg_n_1_[14] ),
        .I2(\reg_op1_reg_n_1_[6] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .I4(\reg_op1_reg_n_1_[22] ),
        .I5(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[6]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[6]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_1 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_1_[6] ),
        .I4(\reg_op2_reg_n_1_[6] ),
        .I5(is_compare),
        .O(\alu_out_q[6]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \alu_out_q[6]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[7]_i_14_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[6]_i_5_n_1 ),
        .I5(\alu_out_q[6]_i_6_n_1 ),
        .O(\alu_out_q[6]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[6]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[6] ),
        .I4(\reg_op2_reg_n_1_[6] ),
        .O(\alu_out_q[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_out_q[6]_i_5 
       (.I0(\alu_out_q[6]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[6]_i_8_n_1 ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .I4(\alu_out_q[6]_i_9_n_1 ),
        .O(\alu_out_q[6]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hBBB08880FFFFFFFF)) 
    \alu_out_q[6]_i_6 
       (.I0(\alu_out_q[6]_i_10_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(instr_sll),
        .I3(instr_slli),
        .I4(\alu_out_q[7]_i_18_n_1 ),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[6]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[6]_i_7 
       (.I0(\reg_op1_reg_n_1_[20] ),
        .I1(\alu_out_q[30]_i_11_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[28] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[12] ),
        .O(\alu_out_q[6]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h3030101F3F3F101F)) 
    \alu_out_q[6]_i_8 
       (.I0(\reg_op1_reg_n_1_[16] ),
        .I1(\alu_out_q[30]_i_11_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[8] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[24] ),
        .O(\alu_out_q[6]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \alu_out_q[6]_i_9 
       (.I0(\alu_out_q[18]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\alu_out_q[10]_i_9_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[6]_i_11_n_1 ),
        .O(\alu_out_q[6]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[7]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_9 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[7]_i_3_n_1 ),
        .I3(\alu_out_q[7]_i_4_n_1 ),
        .I4(\alu_out_q[7]_i_5_n_1 ),
        .O(\alu_out_q[7]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_10 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[3] ),
        .O(\alu_out_q[7]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_11 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[2] ),
        .O(\alu_out_q[7]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_12 
       (.I0(\reg_op2_reg_n_1_[1] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[1] ),
        .O(\alu_out_q[7]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[7]_i_14 
       (.I0(\alu_out_q[11]_i_8_n_1 ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\alu_out_q[7]_i_16_n_1 ),
        .I3(\alu_out_q[13]_i_7_n_1 ),
        .I4(\alu_out_q[7]_i_17_n_1 ),
        .I5(\reg_op2_reg_n_1_[1] ),
        .O(\alu_out_q[7]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hEEE02220FFFFFFFF)) 
    \alu_out_q[7]_i_15 
       (.I0(\alu_out_q[8]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[0] ),
        .I2(instr_sll),
        .I3(instr_slli),
        .I4(\alu_out_q[7]_i_18_n_1 ),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[7]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \alu_out_q[7]_i_16 
       (.I0(\reg_op1_reg_n_1_[31] ),
        .I1(\reg_op1_reg_n_1_[15] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[7] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[23] ),
        .O(\alu_out_q[7]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[7]_i_17 
       (.I0(\reg_op1_reg_n_1_[17] ),
        .I1(\alu_out_q[30]_i_11_n_1 ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[25] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[9] ),
        .O(\alu_out_q[7]_i_17_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[7]_i_18 
       (.I0(\alu_out_q[7]_i_19_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[9]_i_12_n_1 ),
        .O(\alu_out_q[7]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[7]_i_19 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[4] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .O(\alu_out_q[7]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00000FE)) 
    \alu_out_q[7]_i_3 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(\alu_out_q[22]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[7] ),
        .I4(\reg_op1_reg_n_1_[7] ),
        .I5(is_compare),
        .O(\alu_out_q[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFEFEEEF)) 
    \alu_out_q[7]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[7]_i_14_n_1 ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[8]_i_6_n_1 ),
        .I5(\alu_out_q[7]_i_15_n_1 ),
        .O(\alu_out_q[7]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[7]_i_5 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[7] ),
        .I4(\reg_op2_reg_n_1_[7] ),
        .O(\alu_out_q[7]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_6 
       (.I0(\reg_op2_reg_n_1_[7] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[7] ),
        .O(\alu_out_q[7]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_7 
       (.I0(\reg_op2_reg_n_1_[6] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[6] ),
        .O(\alu_out_q[7]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_8 
       (.I0(\reg_op2_reg_n_1_[5] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[5] ),
        .O(\alu_out_q[7]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_9 
       (.I0(\reg_op2_reg_n_1_[4] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_1_[4] ),
        .O(\alu_out_q[7]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[8]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_16 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[8]_i_2_n_1 ),
        .I3(\alu_out_q[8]_i_3_n_1 ),
        .I4(\alu_out_q[8]_i_4_n_1 ),
        .O(\alu_out_q[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[8]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_1 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_1_[8] ),
        .I4(\reg_op2_reg_n_1_[8] ),
        .I5(is_compare),
        .O(\alu_out_q[8]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAA8A8A8)) 
    \alu_out_q[8]_i_3 
       (.I0(\alu_out_q[8]_i_5_n_1 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\alu_out_q[9]_i_5_n_1 ),
        .I5(\alu_out_q[8]_i_6_n_1 ),
        .O(\alu_out_q[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[8]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[8] ),
        .I4(\reg_op2_reg_n_1_[8] ),
        .O(\alu_out_q[8]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h1F1F000011FF0000)) 
    \alu_out_q[8]_i_5 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[8]_i_7_n_1 ),
        .I3(\alu_out_q[9]_i_11_n_1 ),
        .I4(pcpi_mul_n_86),
        .I5(\reg_op2_reg_n_1_[0] ),
        .O(\alu_out_q[8]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_out_q[8]_i_6 
       (.I0(\alu_out_q[10]_i_7_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[12]_i_7_n_1 ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .I4(\alu_out_q[8]_i_8_n_1 ),
        .O(\alu_out_q[8]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[8]_i_7 
       (.I0(\alu_out_q[8]_i_9_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[10]_i_10_n_1 ),
        .O(\alu_out_q[8]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[8]_i_8 
       (.I0(\alu_out_q[30]_i_11_n_1 ),
        .I1(\reg_op1_reg_n_1_[16] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[24] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[8] ),
        .O(\alu_out_q[8]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[8]_i_9 
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[5] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .O(\alu_out_q[8]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[9]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_15 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[9]_i_2_n_1 ),
        .I3(\alu_out_q[9]_i_3_n_1 ),
        .I4(\alu_out_q[9]_i_4_n_1 ),
        .O(\alu_out_q[9]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAFAFEFE0A0A0EFE0)) 
    \alu_out_q[9]_i_10 
       (.I0(\alu_out_q[30]_i_11_n_1 ),
        .I1(\reg_op1_reg_n_1_[17] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[9] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[25] ),
        .O(\alu_out_q[9]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[9]_i_11 
       (.I0(\alu_out_q[9]_i_12_n_1 ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\alu_out_q[11]_i_9_n_1 ),
        .O(\alu_out_q[9]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[9]_i_12 
       (.I0(\reg_op1_reg_n_1_[2] ),
        .I1(\reg_op2_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[6] ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .O(\alu_out_q[9]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00000FE)) 
    \alu_out_q[9]_i_2 
       (.I0(instr_ori),
        .I1(instr_or),
        .I2(\alu_out_q[22]_i_5_n_1 ),
        .I3(\reg_op2_reg_n_1_[9] ),
        .I4(\reg_op1_reg_n_1_[9] ),
        .I5(is_compare),
        .O(\alu_out_q[9]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFEFFEEE)) 
    \alu_out_q[9]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\alu_out_q[10]_i_5_n_1 ),
        .I4(\alu_out_q[9]_i_5_n_1 ),
        .I5(\alu_out_q[9]_i_6_n_1 ),
        .O(\alu_out_q[9]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    \alu_out_q[9]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_1 ),
        .I1(instr_and),
        .I2(instr_andi),
        .I3(\reg_op1_reg_n_1_[9] ),
        .I4(\reg_op2_reg_n_1_[9] ),
        .O(\alu_out_q[9]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[9]_i_5 
       (.I0(\alu_out_q[9]_i_7_n_1 ),
        .I1(\alu_out_q[9]_i_8_n_1 ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\alu_out_q[9]_i_9_n_1 ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\alu_out_q[9]_i_10_n_1 ),
        .O(\alu_out_q[9]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hACACAC00FFFFFFFF)) 
    \alu_out_q[9]_i_6 
       (.I0(\alu_out_q[9]_i_11_n_1 ),
        .I1(\alu_out_q[10]_i_8_n_1 ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(instr_slli),
        .I4(instr_sll),
        .I5(pcpi_mul_n_86),
        .O(\alu_out_q[9]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFAFEFE0A0A0EFE0)) 
    \alu_out_q[9]_i_7 
       (.I0(\alu_out_q[30]_i_11_n_1 ),
        .I1(\reg_op1_reg_n_1_[23] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[15] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[31] ),
        .O(\alu_out_q[9]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hAFAFEFE0A0A0EFE0)) 
    \alu_out_q[9]_i_8 
       (.I0(\alu_out_q[30]_i_11_n_1 ),
        .I1(\reg_op1_reg_n_1_[19] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[11] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[27] ),
        .O(\alu_out_q[9]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFAFEFE0A0A0EFE0)) 
    \alu_out_q[9]_i_9 
       (.I0(\alu_out_q[30]_i_11_n_1 ),
        .I1(\reg_op1_reg_n_1_[21] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .I4(\reg_op2_reg_n_1_[4] ),
        .I5(\reg_op1_reg_n_1_[29] ),
        .O(\alu_out_q[9]_i_9_n_1 ));
  FDRE \alu_out_q_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[0]_i_1_n_1 ),
        .Q(alu_out_q[0]),
        .R(\<const0> ));
  FDRE \alu_out_q_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[10]_i_1_n_1 ),
        .Q(alu_out_q[10]),
        .R(alu_out));
  FDRE \alu_out_q_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[11]_i_1_n_1 ),
        .Q(alu_out_q[11]),
        .R(alu_out));
  FDRE \alu_out_q_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[12]_i_1_n_1 ),
        .Q(alu_out_q[12]),
        .R(alu_out));
  FDRE \alu_out_q_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[13]_i_1_n_1 ),
        .Q(alu_out_q[13]),
        .R(alu_out));
  FDRE \alu_out_q_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[14]_i_1_n_1 ),
        .Q(alu_out_q[14]),
        .R(alu_out));
  FDRE \alu_out_q_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[15]_i_1_n_1 ),
        .Q(alu_out_q[15]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \alu_out_q_reg[15]_i_2 
       (.CI(\alu_out_q_reg[7]_i_2_n_1 ),
        .CI_TOP(GND_2),
        .CO({\alu_out_q_reg[15]_i_2_n_1 ,\NLW_alu_out_q_reg[15]_i_2_CO_UNCONNECTED [6:0]}),
        .DI({\reg_op1_reg_n_1_[15] ,\reg_op1_reg_n_1_[14] ,\reg_op1_reg_n_1_[13] ,\reg_op1_reg_n_1_[12] ,\reg_op1_reg_n_1_[11] ,\reg_op1_reg_n_1_[10] ,\reg_op1_reg_n_1_[9] ,\reg_op1_reg_n_1_[8] }),
        .O({\alu_out_q_reg[15]_i_2_n_9 ,\alu_out_q_reg[15]_i_2_n_10 ,\alu_out_q_reg[15]_i_2_n_11 ,\alu_out_q_reg[15]_i_2_n_12 ,\alu_out_q_reg[15]_i_2_n_13 ,\alu_out_q_reg[15]_i_2_n_14 ,\alu_out_q_reg[15]_i_2_n_15 ,\alu_out_q_reg[15]_i_2_n_16 }),
        .S({\alu_out_q[15]_i_6_n_1 ,\alu_out_q[15]_i_7_n_1 ,\alu_out_q[15]_i_8_n_1 ,\alu_out_q[15]_i_9_n_1 ,\alu_out_q[15]_i_10_n_1 ,\alu_out_q[15]_i_11_n_1 ,\alu_out_q[15]_i_12_n_1 ,\alu_out_q[15]_i_13_n_1 }));
  FDRE \alu_out_q_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[16]_i_1_n_1 ),
        .Q(alu_out_q[16]),
        .R(alu_out));
  FDRE \alu_out_q_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[17]_i_1_n_1 ),
        .Q(alu_out_q[17]),
        .R(alu_out));
  FDRE \alu_out_q_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[18]_i_1_n_1 ),
        .Q(alu_out_q[18]),
        .R(alu_out));
  FDRE \alu_out_q_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[19]_i_1_n_1 ),
        .Q(alu_out_q[19]),
        .R(alu_out));
  FDRE \alu_out_q_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[1]_i_1_n_1 ),
        .Q(alu_out_q[1]),
        .R(alu_out));
  FDRE \alu_out_q_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[20]_i_1_n_1 ),
        .Q(alu_out_q[20]),
        .R(alu_out));
  FDRE \alu_out_q_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[21]_i_1_n_1 ),
        .Q(alu_out_q[21]),
        .R(alu_out));
  FDRE \alu_out_q_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[22]_i_1_n_1 ),
        .Q(alu_out_q[22]),
        .R(alu_out));
  FDRE \alu_out_q_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[23]_i_1_n_1 ),
        .Q(alu_out_q[23]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \alu_out_q_reg[23]_i_2 
       (.CI(\alu_out_q_reg[15]_i_2_n_1 ),
        .CI_TOP(GND_2),
        .CO({\alu_out_q_reg[23]_i_2_n_1 ,\NLW_alu_out_q_reg[23]_i_2_CO_UNCONNECTED [6:0]}),
        .DI({\reg_op1_reg_n_1_[23] ,\reg_op1_reg_n_1_[22] ,\reg_op1_reg_n_1_[21] ,\reg_op1_reg_n_1_[20] ,\reg_op1_reg_n_1_[19] ,\reg_op1_reg_n_1_[18] ,\reg_op1_reg_n_1_[17] ,\reg_op1_reg_n_1_[16] }),
        .O({\alu_out_q_reg[23]_i_2_n_9 ,\alu_out_q_reg[23]_i_2_n_10 ,\alu_out_q_reg[23]_i_2_n_11 ,\alu_out_q_reg[23]_i_2_n_12 ,\alu_out_q_reg[23]_i_2_n_13 ,\alu_out_q_reg[23]_i_2_n_14 ,\alu_out_q_reg[23]_i_2_n_15 ,\alu_out_q_reg[23]_i_2_n_16 }),
        .S({\alu_out_q[23]_i_5_n_1 ,\alu_out_q[23]_i_6_n_1 ,\alu_out_q[23]_i_7_n_1 ,\alu_out_q[23]_i_8_n_1 ,\alu_out_q[23]_i_9_n_1 ,\alu_out_q[23]_i_10_n_1 ,\alu_out_q[23]_i_11_n_1 ,\alu_out_q[23]_i_12_n_1 }));
  FDRE \alu_out_q_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[24]_i_1_n_1 ),
        .Q(alu_out_q[24]),
        .R(alu_out));
  FDRE \alu_out_q_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[25]_i_1_n_1 ),
        .Q(alu_out_q[25]),
        .R(alu_out));
  FDRE \alu_out_q_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[26]_i_1_n_1 ),
        .Q(alu_out_q[26]),
        .R(alu_out));
  FDRE \alu_out_q_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[27]_i_1_n_1 ),
        .Q(alu_out_q[27]),
        .R(alu_out));
  FDRE \alu_out_q_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[28]_i_1_n_1 ),
        .Q(alu_out_q[28]),
        .R(alu_out));
  FDRE \alu_out_q_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[29]_i_1_n_1 ),
        .Q(alu_out_q[29]),
        .R(alu_out));
  FDRE \alu_out_q_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[2]_i_1_n_1 ),
        .Q(alu_out_q[2]),
        .R(alu_out));
  FDRE \alu_out_q_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[30]_i_1_n_1 ),
        .Q(alu_out_q[30]),
        .R(alu_out));
  FDRE \alu_out_q_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[31]_i_2_n_1 ),
        .Q(alu_out_q[31]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \alu_out_q_reg[31]_i_3 
       (.CI(\alu_out_q_reg[23]_i_2_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\reg_op1_reg_n_1_[30] ,\reg_op1_reg_n_1_[29] ,\reg_op1_reg_n_1_[28] ,\reg_op1_reg_n_1_[27] ,\reg_op1_reg_n_1_[26] ,\reg_op1_reg_n_1_[25] ,\reg_op1_reg_n_1_[24] }),
        .O({\alu_out_q_reg[31]_i_3_n_9 ,\alu_out_q_reg[31]_i_3_n_10 ,\alu_out_q_reg[31]_i_3_n_11 ,\alu_out_q_reg[31]_i_3_n_12 ,\alu_out_q_reg[31]_i_3_n_13 ,\alu_out_q_reg[31]_i_3_n_14 ,\alu_out_q_reg[31]_i_3_n_15 ,\alu_out_q_reg[31]_i_3_n_16 }),
        .S({\alu_out_q[31]_i_7_n_1 ,\alu_out_q[31]_i_8_n_1 ,\alu_out_q[31]_i_9_n_1 ,\alu_out_q[31]_i_10_n_1 ,\alu_out_q[31]_i_11_n_1 ,\alu_out_q[31]_i_12_n_1 ,\alu_out_q[31]_i_13_n_1 ,\alu_out_q[31]_i_14_n_1 }));
  FDRE \alu_out_q_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[3]_i_1_n_1 ),
        .Q(alu_out_q[3]),
        .R(alu_out));
  FDRE \alu_out_q_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[4]_i_1_n_1 ),
        .Q(alu_out_q[4]),
        .R(alu_out));
  FDRE \alu_out_q_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[5]_i_1_n_1 ),
        .Q(alu_out_q[5]),
        .R(alu_out));
  FDRE \alu_out_q_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[6]_i_1_n_1 ),
        .Q(alu_out_q[6]),
        .R(alu_out));
  FDRE \alu_out_q_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[7]_i_1_n_1 ),
        .Q(alu_out_q[7]),
        .R(alu_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY8 \alu_out_q_reg[7]_i_2 
       (.CI(\reg_op1_reg_n_1_[0] ),
        .CI_TOP(GND_2),
        .CO({\alu_out_q_reg[7]_i_2_n_1 ,\NLW_alu_out_q_reg[7]_i_2_CO_UNCONNECTED [6:0]}),
        .DI({\reg_op1_reg_n_1_[7] ,\reg_op1_reg_n_1_[6] ,\reg_op1_reg_n_1_[5] ,\reg_op1_reg_n_1_[4] ,\reg_op1_reg_n_1_[3] ,\reg_op1_reg_n_1_[2] ,\reg_op1_reg_n_1_[1] ,instr_sub}),
        .O({\alu_out_q_reg[7]_i_2_n_9 ,\alu_out_q_reg[7]_i_2_n_10 ,\alu_out_q_reg[7]_i_2_n_11 ,\alu_out_q_reg[7]_i_2_n_12 ,\alu_out_q_reg[7]_i_2_n_13 ,\alu_out_q_reg[7]_i_2_n_14 ,\alu_out_q_reg[7]_i_2_n_15 ,\alu_out_q_reg[7]_i_2_n_16 }),
        .S({\alu_out_q[7]_i_6_n_1 ,\alu_out_q[7]_i_7_n_1 ,\alu_out_q[7]_i_8_n_1 ,\alu_out_q[7]_i_9_n_1 ,\alu_out_q[7]_i_10_n_1 ,\alu_out_q[7]_i_11_n_1 ,\alu_out_q[7]_i_12_n_1 ,\reg_op2_reg_n_1_[0] }));
  FDRE \alu_out_q_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[8]_i_1_n_1 ),
        .Q(alu_out_q[8]),
        .R(alu_out));
  FDRE \alu_out_q_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[9]_i_1_n_1 ),
        .Q(alu_out_q[9]),
        .R(alu_out));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[0]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[0]),
        .O(slaves_req[0]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[10]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[10]),
        .O(slaves_req[10]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[11]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[11]),
        .O(slaves_req[11]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[12]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[12]),
        .O(slaves_req[12]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[13]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[13]),
        .O(slaves_req[13]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[14]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[14]),
        .O(slaves_req[14]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \bit_duration[15]_i_2 
       (.I0(\mem_wstrb_reg[0]_0 ),
        .I1(p_2_in[4]),
        .I2(wstrb_reg_i_2_n_1),
        .I3(p_2_in[2]),
        .I4(p_2_in[3]),
        .I5(\mem_addr_reg[29]_0 ),
        .O(\mem_addr_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[15]_i_3 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[15]),
        .O(slaves_req[15]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[1]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[1]),
        .O(slaves_req[1]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[2]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[2]),
        .O(slaves_req[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[3]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[3]),
        .O(slaves_req[3]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[4]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[4]),
        .O(slaves_req[4]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[5]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[5]),
        .O(slaves_req[5]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[6]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[6]),
        .O(slaves_req[6]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[7]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[7]),
        .O(slaves_req[7]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[8]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[8]),
        .O(slaves_req[8]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \bit_duration[9]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_1_in[9]),
        .O(slaves_req[9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    boot_i_1
       (.I0(p_1_in[0]),
        .I1(cpu_rst_req_i_2_n_1),
        .I2(\mem_addr_reg[30]_0 ),
        .I3(cpu_d_req__0),
        .I4(boot),
        .O(\mem_wdata_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_cycle[0]_i_2 
       (.I0(\count_cycle_reg_n_1_[0] ),
        .O(\count_cycle[0]_i_2_n_1 ));
  FDRE \count_cycle_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_16 ),
        .Q(\count_cycle_reg_n_1_[0] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_cycle_reg[0]_i_1 
       (.CI(\<const0> ),
        .CI_TOP(GND_2),
        .CO({\count_cycle_reg[0]_i_1_n_1 ,\NLW_count_cycle_reg[0]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\count_cycle_reg[0]_i_1_n_9 ,\count_cycle_reg[0]_i_1_n_10 ,\count_cycle_reg[0]_i_1_n_11 ,\count_cycle_reg[0]_i_1_n_12 ,\count_cycle_reg[0]_i_1_n_13 ,\count_cycle_reg[0]_i_1_n_14 ,\count_cycle_reg[0]_i_1_n_15 ,\count_cycle_reg[0]_i_1_n_16 }),
        .S({\count_cycle_reg_n_1_[7] ,\count_cycle_reg_n_1_[6] ,\count_cycle_reg_n_1_[5] ,\count_cycle_reg_n_1_[4] ,\count_cycle_reg_n_1_[3] ,\count_cycle_reg_n_1_[2] ,\count_cycle_reg_n_1_[1] ,\count_cycle[0]_i_2_n_1 }));
  FDRE \count_cycle_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_14 ),
        .Q(\count_cycle_reg_n_1_[10] ),
        .R(SR));
  FDRE \count_cycle_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_13 ),
        .Q(\count_cycle_reg_n_1_[11] ),
        .R(SR));
  FDRE \count_cycle_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_12 ),
        .Q(\count_cycle_reg_n_1_[12] ),
        .R(SR));
  FDRE \count_cycle_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_11 ),
        .Q(\count_cycle_reg_n_1_[13] ),
        .R(SR));
  FDRE \count_cycle_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_10 ),
        .Q(\count_cycle_reg_n_1_[14] ),
        .R(SR));
  FDRE \count_cycle_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_9 ),
        .Q(\count_cycle_reg_n_1_[15] ),
        .R(SR));
  FDRE \count_cycle_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_16 ),
        .Q(\count_cycle_reg_n_1_[16] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_cycle_reg[16]_i_1 
       (.CI(\count_cycle_reg[8]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_cycle_reg[16]_i_1_n_1 ,\NLW_count_cycle_reg[16]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[16]_i_1_n_9 ,\count_cycle_reg[16]_i_1_n_10 ,\count_cycle_reg[16]_i_1_n_11 ,\count_cycle_reg[16]_i_1_n_12 ,\count_cycle_reg[16]_i_1_n_13 ,\count_cycle_reg[16]_i_1_n_14 ,\count_cycle_reg[16]_i_1_n_15 ,\count_cycle_reg[16]_i_1_n_16 }),
        .S({\count_cycle_reg_n_1_[23] ,\count_cycle_reg_n_1_[22] ,\count_cycle_reg_n_1_[21] ,\count_cycle_reg_n_1_[20] ,\count_cycle_reg_n_1_[19] ,\count_cycle_reg_n_1_[18] ,\count_cycle_reg_n_1_[17] ,\count_cycle_reg_n_1_[16] }));
  FDRE \count_cycle_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_15 ),
        .Q(\count_cycle_reg_n_1_[17] ),
        .R(SR));
  FDRE \count_cycle_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_14 ),
        .Q(\count_cycle_reg_n_1_[18] ),
        .R(SR));
  FDRE \count_cycle_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_13 ),
        .Q(\count_cycle_reg_n_1_[19] ),
        .R(SR));
  FDRE \count_cycle_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_15 ),
        .Q(\count_cycle_reg_n_1_[1] ),
        .R(SR));
  FDRE \count_cycle_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_12 ),
        .Q(\count_cycle_reg_n_1_[20] ),
        .R(SR));
  FDRE \count_cycle_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_11 ),
        .Q(\count_cycle_reg_n_1_[21] ),
        .R(SR));
  FDRE \count_cycle_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_10 ),
        .Q(\count_cycle_reg_n_1_[22] ),
        .R(SR));
  FDRE \count_cycle_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_9 ),
        .Q(\count_cycle_reg_n_1_[23] ),
        .R(SR));
  FDRE \count_cycle_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_16 ),
        .Q(\count_cycle_reg_n_1_[24] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_cycle_reg[24]_i_1 
       (.CI(\count_cycle_reg[16]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_cycle_reg[24]_i_1_n_1 ,\NLW_count_cycle_reg[24]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[24]_i_1_n_9 ,\count_cycle_reg[24]_i_1_n_10 ,\count_cycle_reg[24]_i_1_n_11 ,\count_cycle_reg[24]_i_1_n_12 ,\count_cycle_reg[24]_i_1_n_13 ,\count_cycle_reg[24]_i_1_n_14 ,\count_cycle_reg[24]_i_1_n_15 ,\count_cycle_reg[24]_i_1_n_16 }),
        .S({\count_cycle_reg_n_1_[31] ,\count_cycle_reg_n_1_[30] ,\count_cycle_reg_n_1_[29] ,\count_cycle_reg_n_1_[28] ,\count_cycle_reg_n_1_[27] ,\count_cycle_reg_n_1_[26] ,\count_cycle_reg_n_1_[25] ,\count_cycle_reg_n_1_[24] }));
  FDRE \count_cycle_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_15 ),
        .Q(\count_cycle_reg_n_1_[25] ),
        .R(SR));
  FDRE \count_cycle_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_14 ),
        .Q(\count_cycle_reg_n_1_[26] ),
        .R(SR));
  FDRE \count_cycle_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_13 ),
        .Q(\count_cycle_reg_n_1_[27] ),
        .R(SR));
  FDRE \count_cycle_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_12 ),
        .Q(\count_cycle_reg_n_1_[28] ),
        .R(SR));
  FDRE \count_cycle_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_11 ),
        .Q(\count_cycle_reg_n_1_[29] ),
        .R(SR));
  FDRE \count_cycle_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_14 ),
        .Q(\count_cycle_reg_n_1_[2] ),
        .R(SR));
  FDRE \count_cycle_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_10 ),
        .Q(\count_cycle_reg_n_1_[30] ),
        .R(SR));
  FDRE \count_cycle_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_9 ),
        .Q(\count_cycle_reg_n_1_[31] ),
        .R(SR));
  FDRE \count_cycle_reg[32] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_16 ),
        .Q(data2[0]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_cycle_reg[32]_i_1 
       (.CI(\count_cycle_reg[24]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_cycle_reg[32]_i_1_n_1 ,\NLW_count_cycle_reg[32]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[32]_i_1_n_9 ,\count_cycle_reg[32]_i_1_n_10 ,\count_cycle_reg[32]_i_1_n_11 ,\count_cycle_reg[32]_i_1_n_12 ,\count_cycle_reg[32]_i_1_n_13 ,\count_cycle_reg[32]_i_1_n_14 ,\count_cycle_reg[32]_i_1_n_15 ,\count_cycle_reg[32]_i_1_n_16 }),
        .S(data2[7:0]));
  FDRE \count_cycle_reg[33] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_15 ),
        .Q(data2[1]),
        .R(SR));
  FDRE \count_cycle_reg[34] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_14 ),
        .Q(data2[2]),
        .R(SR));
  FDRE \count_cycle_reg[35] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_13 ),
        .Q(data2[3]),
        .R(SR));
  FDRE \count_cycle_reg[36] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_12 ),
        .Q(data2[4]),
        .R(SR));
  FDRE \count_cycle_reg[37] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_11 ),
        .Q(data2[5]),
        .R(SR));
  FDRE \count_cycle_reg[38] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_10 ),
        .Q(data2[6]),
        .R(SR));
  FDRE \count_cycle_reg[39] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_9 ),
        .Q(data2[7]),
        .R(SR));
  FDRE \count_cycle_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_13 ),
        .Q(\count_cycle_reg_n_1_[3] ),
        .R(SR));
  FDRE \count_cycle_reg[40] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_16 ),
        .Q(data2[8]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_cycle_reg[40]_i_1 
       (.CI(\count_cycle_reg[32]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_cycle_reg[40]_i_1_n_1 ,\NLW_count_cycle_reg[40]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[40]_i_1_n_9 ,\count_cycle_reg[40]_i_1_n_10 ,\count_cycle_reg[40]_i_1_n_11 ,\count_cycle_reg[40]_i_1_n_12 ,\count_cycle_reg[40]_i_1_n_13 ,\count_cycle_reg[40]_i_1_n_14 ,\count_cycle_reg[40]_i_1_n_15 ,\count_cycle_reg[40]_i_1_n_16 }),
        .S(data2[15:8]));
  FDRE \count_cycle_reg[41] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_15 ),
        .Q(data2[9]),
        .R(SR));
  FDRE \count_cycle_reg[42] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_14 ),
        .Q(data2[10]),
        .R(SR));
  FDRE \count_cycle_reg[43] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_13 ),
        .Q(data2[11]),
        .R(SR));
  FDRE \count_cycle_reg[44] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_12 ),
        .Q(data2[12]),
        .R(SR));
  FDRE \count_cycle_reg[45] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_11 ),
        .Q(data2[13]),
        .R(SR));
  FDRE \count_cycle_reg[46] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_10 ),
        .Q(data2[14]),
        .R(SR));
  FDRE \count_cycle_reg[47] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_9 ),
        .Q(data2[15]),
        .R(SR));
  FDRE \count_cycle_reg[48] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_16 ),
        .Q(data2[16]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_cycle_reg[48]_i_1 
       (.CI(\count_cycle_reg[40]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_cycle_reg[48]_i_1_n_1 ,\NLW_count_cycle_reg[48]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[48]_i_1_n_9 ,\count_cycle_reg[48]_i_1_n_10 ,\count_cycle_reg[48]_i_1_n_11 ,\count_cycle_reg[48]_i_1_n_12 ,\count_cycle_reg[48]_i_1_n_13 ,\count_cycle_reg[48]_i_1_n_14 ,\count_cycle_reg[48]_i_1_n_15 ,\count_cycle_reg[48]_i_1_n_16 }),
        .S(data2[23:16]));
  FDRE \count_cycle_reg[49] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_15 ),
        .Q(data2[17]),
        .R(SR));
  FDRE \count_cycle_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_12 ),
        .Q(\count_cycle_reg_n_1_[4] ),
        .R(SR));
  FDRE \count_cycle_reg[50] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_14 ),
        .Q(data2[18]),
        .R(SR));
  FDRE \count_cycle_reg[51] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_13 ),
        .Q(data2[19]),
        .R(SR));
  FDRE \count_cycle_reg[52] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_12 ),
        .Q(data2[20]),
        .R(SR));
  FDRE \count_cycle_reg[53] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_11 ),
        .Q(data2[21]),
        .R(SR));
  FDRE \count_cycle_reg[54] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_10 ),
        .Q(data2[22]),
        .R(SR));
  FDRE \count_cycle_reg[55] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_9 ),
        .Q(data2[23]),
        .R(SR));
  FDRE \count_cycle_reg[56] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_16 ),
        .Q(data2[24]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_cycle_reg[56]_i_1 
       (.CI(\count_cycle_reg[48]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[56]_i_1_n_9 ,\count_cycle_reg[56]_i_1_n_10 ,\count_cycle_reg[56]_i_1_n_11 ,\count_cycle_reg[56]_i_1_n_12 ,\count_cycle_reg[56]_i_1_n_13 ,\count_cycle_reg[56]_i_1_n_14 ,\count_cycle_reg[56]_i_1_n_15 ,\count_cycle_reg[56]_i_1_n_16 }),
        .S(data2[31:24]));
  FDRE \count_cycle_reg[57] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_15 ),
        .Q(data2[25]),
        .R(SR));
  FDRE \count_cycle_reg[58] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_14 ),
        .Q(data2[26]),
        .R(SR));
  FDRE \count_cycle_reg[59] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_13 ),
        .Q(data2[27]),
        .R(SR));
  FDRE \count_cycle_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_11 ),
        .Q(\count_cycle_reg_n_1_[5] ),
        .R(SR));
  FDRE \count_cycle_reg[60] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_12 ),
        .Q(data2[28]),
        .R(SR));
  FDRE \count_cycle_reg[61] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_11 ),
        .Q(data2[29]),
        .R(SR));
  FDRE \count_cycle_reg[62] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_10 ),
        .Q(data2[30]),
        .R(SR));
  FDRE \count_cycle_reg[63] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_9 ),
        .Q(data2[31]),
        .R(SR));
  FDRE \count_cycle_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_10 ),
        .Q(\count_cycle_reg_n_1_[6] ),
        .R(SR));
  FDRE \count_cycle_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_9 ),
        .Q(\count_cycle_reg_n_1_[7] ),
        .R(SR));
  FDRE \count_cycle_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_16 ),
        .Q(\count_cycle_reg_n_1_[8] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_cycle_reg[8]_i_1 
       (.CI(\count_cycle_reg[0]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_cycle_reg[8]_i_1_n_1 ,\NLW_count_cycle_reg[8]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[8]_i_1_n_9 ,\count_cycle_reg[8]_i_1_n_10 ,\count_cycle_reg[8]_i_1_n_11 ,\count_cycle_reg[8]_i_1_n_12 ,\count_cycle_reg[8]_i_1_n_13 ,\count_cycle_reg[8]_i_1_n_14 ,\count_cycle_reg[8]_i_1_n_15 ,\count_cycle_reg[8]_i_1_n_16 }),
        .S({\count_cycle_reg_n_1_[15] ,\count_cycle_reg_n_1_[14] ,\count_cycle_reg_n_1_[13] ,\count_cycle_reg_n_1_[12] ,\count_cycle_reg_n_1_[11] ,\count_cycle_reg_n_1_[10] ,\count_cycle_reg_n_1_[9] ,\count_cycle_reg_n_1_[8] }));
  FDRE \count_cycle_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_15 ),
        .Q(\count_cycle_reg_n_1_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \count_instr[0]_i_1 
       (.I0(Q[1]),
        .I1(\cpu_state_reg_n_1_[7] ),
        .I2(\mem_wordsize[1]_i_3_n_1 ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(decoder_trigger_reg_n_1),
        .O(count_instr));
  LUT1 #(
    .INIT(2'h1)) 
    \count_instr[0]_i_3 
       (.I0(\count_instr_reg_n_1_[0] ),
        .O(\count_instr[0]_i_3_n_1 ));
  FDRE \count_instr_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_16 ),
        .Q(\count_instr_reg_n_1_[0] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_instr_reg[0]_i_2 
       (.CI(\<const0> ),
        .CI_TOP(GND_2),
        .CO({\count_instr_reg[0]_i_2_n_1 ,\NLW_count_instr_reg[0]_i_2_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\count_instr_reg[0]_i_2_n_9 ,\count_instr_reg[0]_i_2_n_10 ,\count_instr_reg[0]_i_2_n_11 ,\count_instr_reg[0]_i_2_n_12 ,\count_instr_reg[0]_i_2_n_13 ,\count_instr_reg[0]_i_2_n_14 ,\count_instr_reg[0]_i_2_n_15 ,\count_instr_reg[0]_i_2_n_16 }),
        .S({\count_instr_reg_n_1_[7] ,\count_instr_reg_n_1_[6] ,\count_instr_reg_n_1_[5] ,\count_instr_reg_n_1_[4] ,\count_instr_reg_n_1_[3] ,\count_instr_reg_n_1_[2] ,\count_instr_reg_n_1_[1] ,\count_instr[0]_i_3_n_1 }));
  FDRE \count_instr_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_14 ),
        .Q(\count_instr_reg_n_1_[10] ),
        .R(SR));
  FDRE \count_instr_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_13 ),
        .Q(\count_instr_reg_n_1_[11] ),
        .R(SR));
  FDRE \count_instr_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_12 ),
        .Q(\count_instr_reg_n_1_[12] ),
        .R(SR));
  FDRE \count_instr_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_11 ),
        .Q(\count_instr_reg_n_1_[13] ),
        .R(SR));
  FDRE \count_instr_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_10 ),
        .Q(\count_instr_reg_n_1_[14] ),
        .R(SR));
  FDRE \count_instr_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_9 ),
        .Q(\count_instr_reg_n_1_[15] ),
        .R(SR));
  FDRE \count_instr_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_16 ),
        .Q(\count_instr_reg_n_1_[16] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_instr_reg[16]_i_1 
       (.CI(\count_instr_reg[8]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_instr_reg[16]_i_1_n_1 ,\NLW_count_instr_reg[16]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[16]_i_1_n_9 ,\count_instr_reg[16]_i_1_n_10 ,\count_instr_reg[16]_i_1_n_11 ,\count_instr_reg[16]_i_1_n_12 ,\count_instr_reg[16]_i_1_n_13 ,\count_instr_reg[16]_i_1_n_14 ,\count_instr_reg[16]_i_1_n_15 ,\count_instr_reg[16]_i_1_n_16 }),
        .S({\count_instr_reg_n_1_[23] ,\count_instr_reg_n_1_[22] ,\count_instr_reg_n_1_[21] ,\count_instr_reg_n_1_[20] ,\count_instr_reg_n_1_[19] ,\count_instr_reg_n_1_[18] ,\count_instr_reg_n_1_[17] ,\count_instr_reg_n_1_[16] }));
  FDRE \count_instr_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_15 ),
        .Q(\count_instr_reg_n_1_[17] ),
        .R(SR));
  FDRE \count_instr_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_14 ),
        .Q(\count_instr_reg_n_1_[18] ),
        .R(SR));
  FDRE \count_instr_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_13 ),
        .Q(\count_instr_reg_n_1_[19] ),
        .R(SR));
  FDRE \count_instr_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_15 ),
        .Q(\count_instr_reg_n_1_[1] ),
        .R(SR));
  FDRE \count_instr_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_12 ),
        .Q(\count_instr_reg_n_1_[20] ),
        .R(SR));
  FDRE \count_instr_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_11 ),
        .Q(\count_instr_reg_n_1_[21] ),
        .R(SR));
  FDRE \count_instr_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_10 ),
        .Q(\count_instr_reg_n_1_[22] ),
        .R(SR));
  FDRE \count_instr_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_9 ),
        .Q(\count_instr_reg_n_1_[23] ),
        .R(SR));
  FDRE \count_instr_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_16 ),
        .Q(\count_instr_reg_n_1_[24] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_instr_reg[24]_i_1 
       (.CI(\count_instr_reg[16]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_instr_reg[24]_i_1_n_1 ,\NLW_count_instr_reg[24]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[24]_i_1_n_9 ,\count_instr_reg[24]_i_1_n_10 ,\count_instr_reg[24]_i_1_n_11 ,\count_instr_reg[24]_i_1_n_12 ,\count_instr_reg[24]_i_1_n_13 ,\count_instr_reg[24]_i_1_n_14 ,\count_instr_reg[24]_i_1_n_15 ,\count_instr_reg[24]_i_1_n_16 }),
        .S({\count_instr_reg_n_1_[31] ,\count_instr_reg_n_1_[30] ,\count_instr_reg_n_1_[29] ,\count_instr_reg_n_1_[28] ,\count_instr_reg_n_1_[27] ,\count_instr_reg_n_1_[26] ,\count_instr_reg_n_1_[25] ,\count_instr_reg_n_1_[24] }));
  FDRE \count_instr_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_15 ),
        .Q(\count_instr_reg_n_1_[25] ),
        .R(SR));
  FDRE \count_instr_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_14 ),
        .Q(\count_instr_reg_n_1_[26] ),
        .R(SR));
  FDRE \count_instr_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_13 ),
        .Q(\count_instr_reg_n_1_[27] ),
        .R(SR));
  FDRE \count_instr_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_12 ),
        .Q(\count_instr_reg_n_1_[28] ),
        .R(SR));
  FDRE \count_instr_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_11 ),
        .Q(\count_instr_reg_n_1_[29] ),
        .R(SR));
  FDRE \count_instr_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_14 ),
        .Q(\count_instr_reg_n_1_[2] ),
        .R(SR));
  FDRE \count_instr_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_10 ),
        .Q(\count_instr_reg_n_1_[30] ),
        .R(SR));
  FDRE \count_instr_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_9 ),
        .Q(\count_instr_reg_n_1_[31] ),
        .R(SR));
  FDRE \count_instr_reg[32] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_16 ),
        .Q(data4[0]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_instr_reg[32]_i_1 
       (.CI(\count_instr_reg[24]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_instr_reg[32]_i_1_n_1 ,\NLW_count_instr_reg[32]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[32]_i_1_n_9 ,\count_instr_reg[32]_i_1_n_10 ,\count_instr_reg[32]_i_1_n_11 ,\count_instr_reg[32]_i_1_n_12 ,\count_instr_reg[32]_i_1_n_13 ,\count_instr_reg[32]_i_1_n_14 ,\count_instr_reg[32]_i_1_n_15 ,\count_instr_reg[32]_i_1_n_16 }),
        .S(data4[7:0]));
  FDRE \count_instr_reg[33] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_15 ),
        .Q(data4[1]),
        .R(SR));
  FDRE \count_instr_reg[34] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_14 ),
        .Q(data4[2]),
        .R(SR));
  FDRE \count_instr_reg[35] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_13 ),
        .Q(data4[3]),
        .R(SR));
  FDRE \count_instr_reg[36] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_12 ),
        .Q(data4[4]),
        .R(SR));
  FDRE \count_instr_reg[37] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_11 ),
        .Q(data4[5]),
        .R(SR));
  FDRE \count_instr_reg[38] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_10 ),
        .Q(data4[6]),
        .R(SR));
  FDRE \count_instr_reg[39] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_9 ),
        .Q(data4[7]),
        .R(SR));
  FDRE \count_instr_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_13 ),
        .Q(\count_instr_reg_n_1_[3] ),
        .R(SR));
  FDRE \count_instr_reg[40] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_16 ),
        .Q(data4[8]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_instr_reg[40]_i_1 
       (.CI(\count_instr_reg[32]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_instr_reg[40]_i_1_n_1 ,\NLW_count_instr_reg[40]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[40]_i_1_n_9 ,\count_instr_reg[40]_i_1_n_10 ,\count_instr_reg[40]_i_1_n_11 ,\count_instr_reg[40]_i_1_n_12 ,\count_instr_reg[40]_i_1_n_13 ,\count_instr_reg[40]_i_1_n_14 ,\count_instr_reg[40]_i_1_n_15 ,\count_instr_reg[40]_i_1_n_16 }),
        .S(data4[15:8]));
  FDRE \count_instr_reg[41] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_15 ),
        .Q(data4[9]),
        .R(SR));
  FDRE \count_instr_reg[42] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_14 ),
        .Q(data4[10]),
        .R(SR));
  FDRE \count_instr_reg[43] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_13 ),
        .Q(data4[11]),
        .R(SR));
  FDRE \count_instr_reg[44] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_12 ),
        .Q(data4[12]),
        .R(SR));
  FDRE \count_instr_reg[45] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_11 ),
        .Q(data4[13]),
        .R(SR));
  FDRE \count_instr_reg[46] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_10 ),
        .Q(data4[14]),
        .R(SR));
  FDRE \count_instr_reg[47] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_9 ),
        .Q(data4[15]),
        .R(SR));
  FDRE \count_instr_reg[48] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_16 ),
        .Q(data4[16]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_instr_reg[48]_i_1 
       (.CI(\count_instr_reg[40]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_instr_reg[48]_i_1_n_1 ,\NLW_count_instr_reg[48]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[48]_i_1_n_9 ,\count_instr_reg[48]_i_1_n_10 ,\count_instr_reg[48]_i_1_n_11 ,\count_instr_reg[48]_i_1_n_12 ,\count_instr_reg[48]_i_1_n_13 ,\count_instr_reg[48]_i_1_n_14 ,\count_instr_reg[48]_i_1_n_15 ,\count_instr_reg[48]_i_1_n_16 }),
        .S(data4[23:16]));
  FDRE \count_instr_reg[49] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_15 ),
        .Q(data4[17]),
        .R(SR));
  FDRE \count_instr_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_12 ),
        .Q(\count_instr_reg_n_1_[4] ),
        .R(SR));
  FDRE \count_instr_reg[50] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_14 ),
        .Q(data4[18]),
        .R(SR));
  FDRE \count_instr_reg[51] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_13 ),
        .Q(data4[19]),
        .R(SR));
  FDRE \count_instr_reg[52] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_12 ),
        .Q(data4[20]),
        .R(SR));
  FDRE \count_instr_reg[53] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_11 ),
        .Q(data4[21]),
        .R(SR));
  FDRE \count_instr_reg[54] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_10 ),
        .Q(data4[22]),
        .R(SR));
  FDRE \count_instr_reg[55] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_9 ),
        .Q(data4[23]),
        .R(SR));
  FDRE \count_instr_reg[56] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_16 ),
        .Q(data4[24]),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_instr_reg[56]_i_1 
       (.CI(\count_instr_reg[48]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[56]_i_1_n_9 ,\count_instr_reg[56]_i_1_n_10 ,\count_instr_reg[56]_i_1_n_11 ,\count_instr_reg[56]_i_1_n_12 ,\count_instr_reg[56]_i_1_n_13 ,\count_instr_reg[56]_i_1_n_14 ,\count_instr_reg[56]_i_1_n_15 ,\count_instr_reg[56]_i_1_n_16 }),
        .S(data4[31:24]));
  FDRE \count_instr_reg[57] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_15 ),
        .Q(data4[25]),
        .R(SR));
  FDRE \count_instr_reg[58] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_14 ),
        .Q(data4[26]),
        .R(SR));
  FDRE \count_instr_reg[59] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_13 ),
        .Q(data4[27]),
        .R(SR));
  FDRE \count_instr_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_11 ),
        .Q(\count_instr_reg_n_1_[5] ),
        .R(SR));
  FDRE \count_instr_reg[60] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_12 ),
        .Q(data4[28]),
        .R(SR));
  FDRE \count_instr_reg[61] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_11 ),
        .Q(data4[29]),
        .R(SR));
  FDRE \count_instr_reg[62] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_10 ),
        .Q(data4[30]),
        .R(SR));
  FDRE \count_instr_reg[63] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_9 ),
        .Q(data4[31]),
        .R(SR));
  FDRE \count_instr_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_10 ),
        .Q(\count_instr_reg_n_1_[6] ),
        .R(SR));
  FDRE \count_instr_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_9 ),
        .Q(\count_instr_reg_n_1_[7] ),
        .R(SR));
  FDRE \count_instr_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_16 ),
        .Q(\count_instr_reg_n_1_[8] ),
        .R(SR));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \count_instr_reg[8]_i_1 
       (.CI(\count_instr_reg[0]_i_2_n_1 ),
        .CI_TOP(GND_2),
        .CO({\count_instr_reg[8]_i_1_n_1 ,\NLW_count_instr_reg[8]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[8]_i_1_n_9 ,\count_instr_reg[8]_i_1_n_10 ,\count_instr_reg[8]_i_1_n_11 ,\count_instr_reg[8]_i_1_n_12 ,\count_instr_reg[8]_i_1_n_13 ,\count_instr_reg[8]_i_1_n_14 ,\count_instr_reg[8]_i_1_n_15 ,\count_instr_reg[8]_i_1_n_16 }),
        .S({\count_instr_reg_n_1_[15] ,\count_instr_reg_n_1_[14] ,\count_instr_reg_n_1_[13] ,\count_instr_reg_n_1_[12] ,\count_instr_reg_n_1_[11] ,\count_instr_reg_n_1_[10] ,\count_instr_reg_n_1_[9] ,\count_instr_reg_n_1_[8] }));
  FDRE \count_instr_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_15 ),
        .Q(\count_instr_reg_n_1_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h1000)) 
    cpu_ready_i_1
       (.I0(\mem_addr_reg[31]_1 [2]),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(cpu_d_req__0),
        .O(boot_ctr_req));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    cpu_rst_req_i_1
       (.I0(p_2_in[30]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(cpu_rst_req_i_2_n_1),
        .I4(p_1_in[1]),
        .I5(cpu_d_req__0),
        .O(cpu_rst_req));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cpu_rst_req_i_2
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .O(cpu_rst_req_i_2_n_1));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \cpu_state[0]_i_1 
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(Q[1]),
        .I2(\cpu_state_reg[7]_1 ),
        .I3(instr_jalr_reg_0),
        .I4(\cpu_state[6]_i_2_n_1 ),
        .I5(is_lui_auipc_jal),
        .O(cpu_state0_out[0]));
  LUT6 #(
    .INIT(64'h0008000800000008)) 
    \cpu_state[1]_i_1 
       (.I0(\cpu_state[1]_i_2_n_1 ),
        .I1(is_sb_sh_sw),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(is_slli_srli_srai),
        .I4(is_lb_lh_lw_lbu_lhu),
        .I5(instr_jalr_reg_0),
        .O(cpu_state0_out[1]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \cpu_state[1]_i_2 
       (.I0(is_lui_auipc_jal),
        .I1(\cpu_state[6]_i_2_n_1 ),
        .I2(instr_jalr_reg_0),
        .I3(boot_reset),
        .I4(reset_IBUF),
        .I5(Q[1]),
        .O(\cpu_state[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    \cpu_state[3]_i_1 
       (.I0(instr_jalr_reg_0),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(\cpu_state[3]_i_2_n_1 ),
        .I3(is_lui_auipc_jal),
        .I4(\cpu_state[3]_i_3_n_1 ),
        .O(cpu_state0_out[3]));
  LUT3 #(
    .INIT(8'h02)) 
    \cpu_state[3]_i_2 
       (.I0(is_sb_sh_sw),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .O(\cpu_state[3]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \cpu_state[3]_i_3 
       (.I0(Q[1]),
        .I1(reset_IBUF),
        .I2(boot_reset),
        .I3(instr_jalr_reg_0),
        .I4(\cpu_state[6]_i_2_n_1 ),
        .O(\cpu_state[3]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cpu_state[6]_i_2 
       (.I0(instr_rdcycleh),
        .I1(instr_rdcycle),
        .I2(instr_rdinstrh),
        .I3(instr_rdinstr),
        .O(\cpu_state[6]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h10001111)) 
    \cpu_state[7]_i_1 
       (.I0(boot_reset),
        .I1(reset_IBUF),
        .I2(mem_do_rinst_reg_n_1),
        .I3(\reg_pc_reg_n_1_[1] ),
        .I4(\cpu_state[7]_i_4_n_1 ),
        .O(\cpu_state[7]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h16)) 
    \cpu_state[7]_i_10 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\cpu_state_reg_n_1_[7] ),
        .O(\cpu_state[7]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \cpu_state[7]_i_11 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\cpu_state_reg_n_1_[7] ),
        .O(\cpu_state[7]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hCECFCECFCECFFFFF)) 
    \cpu_state[7]_i_4 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(mem_do_rdata),
        .I5(mem_do_wdata),
        .O(\cpu_state[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F0F1F1)) 
    \cpu_state[7]_i_6 
       (.I0(mem_do_prefetch_reg_n_1),
        .I1(\mem_wordsize[1]_i_3_n_1 ),
        .I2(Q[0]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(pcpi_mul_n_40),
        .I5(\cpu_state[7]_i_9_n_1 ),
        .O(\cpu_state[7]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \cpu_state[7]_i_7 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(\cpu_state_reg_n_1_[1] ),
        .I2(Q[0]),
        .I3(\cpu_state[7]_i_10_n_1 ),
        .I4(\cpu_state[7]_i_11_n_1 ),
        .O(\cpu_state[7]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cpu_state[7]_i_9 
       (.I0(instr_jal),
        .I1(decoder_trigger_reg_n_1),
        .I2(Q[2]),
        .O(\cpu_state[7]_i_9_n_1 ));
  FDRE \cpu_state_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_37),
        .D(cpu_state0_out[0]),
        .Q(\cpu_state_reg_n_1_[0] ),
        .R(\cpu_state[7]_i_1_n_1 ));
  FDRE \cpu_state_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_37),
        .D(cpu_state0_out[1]),
        .Q(\cpu_state_reg_n_1_[1] ),
        .R(\cpu_state[7]_i_1_n_1 ));
  FDRE \cpu_state_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_37),
        .D(cpu_state0_out[3]),
        .Q(Q[0]),
        .R(\cpu_state[7]_i_1_n_1 ));
  FDRE \cpu_state_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_37),
        .D(\cpu_state_reg[5]_0 ),
        .Q(Q[1]),
        .R(\cpu_state[7]_i_1_n_1 ));
  FDRE \cpu_state_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_37),
        .D(cpu_state0_out[6]),
        .Q(Q[2]),
        .R(\cpu_state[7]_i_1_n_1 ));
  FDSE \cpu_state_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_37),
        .D(cpu_state0_out[7]),
        .Q(\cpu_state_reg_n_1_[7] ),
        .S(\cpu_state[7]_i_1_n_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 cpuregs_reg_r1_0_31_0_13
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(decoded_rs2),
        .ADDRE(decoded_rs2),
        .ADDRF(decoded_rs2),
        .ADDRG(decoded_rs2),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_13_i_2_n_1,cpuregs_reg_r1_0_31_0_13_i_3_n_1}),
        .DIB({cpuregs_reg_r1_0_31_0_13_i_4_n_1,cpuregs_reg_r1_0_31_0_13_i_5_n_1}),
        .DIC({cpuregs_reg_r1_0_31_0_13_i_6_n_1,cpuregs_reg_r1_0_31_0_13_i_7_n_1}),
        .DID({cpuregs_reg_r1_0_31_0_13_i_8_n_1,cpuregs_reg_r1_0_31_0_13_i_9_n_1}),
        .DIE({cpuregs_reg_r1_0_31_0_13_i_10_n_1,cpuregs_reg_r1_0_31_0_13_i_11_n_1}),
        .DIF({cpuregs_reg_r1_0_31_0_13_i_12_n_1,cpuregs_reg_r1_0_31_0_13_i_13_n_1}),
        .DIG({cpuregs_reg_r1_0_31_0_13_i_14_n_1,cpuregs_reg_r1_0_31_0_13_i_15_n_1}),
        .DIH({\<const0> ,\<const0> }),
        .DOA(reg_sh1[1:0]),
        .DOB(reg_sh1[3:2]),
        .DOC(reg_sh1[5:4]),
        .DOD(reg_sh1[7:6]),
        .DOE(reg_sh1[9:8]),
        .DOF(reg_sh1[11:10]),
        .DOG(reg_sh1[13:12]),
        .WCLK(sys_clk_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_1));
  LUT4 #(
    .INIT(16'h2220)) 
    cpuregs_reg_r1_0_31_0_13_i_1
       (.I0(cpuregs_reg_r1_0_31_0_13_i_16_n_1),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_1),
        .I2(latched_store_reg_0),
        .I3(latched_branch_reg_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_10
       (.I0(cpuregs_reg_r1_0_31_0_13_i_19_n_15),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[9]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[9] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_10_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_11
       (.I0(cpuregs_reg_r1_0_31_0_13_i_19_n_16),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[8]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[8] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_11_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_12
       (.I0(cpuregs_reg_r1_0_31_0_13_i_19_n_13),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[11]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[11] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_12_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_13
       (.I0(cpuregs_reg_r1_0_31_0_13_i_19_n_14),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[10]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[10] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_13_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_14
       (.I0(cpuregs_reg_r1_0_31_0_13_i_19_n_11),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[13]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[13] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_14_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_15
       (.I0(cpuregs_reg_r1_0_31_0_13_i_19_n_12),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[12]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[12] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_15_n_1));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    cpuregs_reg_r1_0_31_0_13_i_16
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\mem_wordsize[1]_i_3_n_1 ),
        .I3(\cpu_state_reg_n_1_[7] ),
        .I4(Q[1]),
        .I5(\cpu_state_reg[7]_1 ),
        .O(cpuregs_reg_r1_0_31_0_13_i_16_n_1));
  LUT5 #(
    .INIT(32'h00000001)) 
    cpuregs_reg_r1_0_31_0_13_i_17
       (.I0(latched_rd[0]),
        .I1(latched_rd[2]),
        .I2(latched_rd[4]),
        .I3(latched_rd[3]),
        .I4(latched_rd[1]),
        .O(cpuregs_reg_r1_0_31_0_13_i_17_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY8 cpuregs_reg_r1_0_31_0_13_i_18
       (.CI(\<const0> ),
        .CI_TOP(GND_2),
        .CO({cpuregs_reg_r1_0_31_0_13_i_18_n_1,NLW_cpuregs_reg_r1_0_31_0_13_i_18_CO_UNCONNECTED[6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\reg_pc_reg_n_1_[2] ,\reg_pc_reg_n_1_[1] ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_0_13_i_18_n_9,cpuregs_reg_r1_0_31_0_13_i_18_n_10,cpuregs_reg_r1_0_31_0_13_i_18_n_11,cpuregs_reg_r1_0_31_0_13_i_18_n_12,cpuregs_reg_r1_0_31_0_13_i_18_n_13,cpuregs_reg_r1_0_31_0_13_i_18_n_14,cpuregs_reg_r1_0_31_0_13_i_18_n_15,NLW_cpuregs_reg_r1_0_31_0_13_i_18_O_UNCONNECTED[0]}),
        .S({\reg_pc_reg_n_1_[7] ,\reg_pc_reg_n_1_[6] ,\reg_pc_reg_n_1_[5] ,\reg_pc_reg_n_1_[4] ,\reg_pc_reg_n_1_[3] ,cpuregs_reg_r1_0_31_0_13_i_20_n_1,\reg_pc_reg_n_1_[1] ,\<const0> }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 cpuregs_reg_r1_0_31_0_13_i_19
       (.CI(cpuregs_reg_r1_0_31_0_13_i_18_n_1),
        .CI_TOP(GND_2),
        .CO({cpuregs_reg_r1_0_31_0_13_i_19_n_1,NLW_cpuregs_reg_r1_0_31_0_13_i_19_CO_UNCONNECTED[6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_0_13_i_19_n_9,cpuregs_reg_r1_0_31_0_13_i_19_n_10,cpuregs_reg_r1_0_31_0_13_i_19_n_11,cpuregs_reg_r1_0_31_0_13_i_19_n_12,cpuregs_reg_r1_0_31_0_13_i_19_n_13,cpuregs_reg_r1_0_31_0_13_i_19_n_14,cpuregs_reg_r1_0_31_0_13_i_19_n_15,cpuregs_reg_r1_0_31_0_13_i_19_n_16}),
        .S({\reg_pc_reg_n_1_[15] ,\reg_pc_reg_n_1_[14] ,\reg_pc_reg_n_1_[13] ,\reg_pc_reg_n_1_[12] ,\reg_pc_reg_n_1_[11] ,\reg_pc_reg_n_1_[10] ,\reg_pc_reg_n_1_[9] ,\reg_pc_reg_n_1_[8] }));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_2
       (.I0(cpuregs_reg_r1_0_31_0_13_i_18_n_15),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[1]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[1] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_2_n_1));
  LUT1 #(
    .INIT(2'h1)) 
    cpuregs_reg_r1_0_31_0_13_i_20
       (.I0(\reg_pc_reg_n_1_[2] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_20_n_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    cpuregs_reg_r1_0_31_0_13_i_3
       (.I0(\reg_out_reg_n_1_[0] ),
        .I1(latched_stalu_reg_0),
        .I2(alu_out_q[0]),
        .I3(latched_branch_reg_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_3_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_4
       (.I0(cpuregs_reg_r1_0_31_0_13_i_18_n_13),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[3]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[3] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_4_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_5
       (.I0(cpuregs_reg_r1_0_31_0_13_i_18_n_14),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[2]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[2] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_5_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_6
       (.I0(cpuregs_reg_r1_0_31_0_13_i_18_n_11),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[5]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[5] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_6_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_7
       (.I0(cpuregs_reg_r1_0_31_0_13_i_18_n_12),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[4]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[4] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_7_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_8
       (.I0(cpuregs_reg_r1_0_31_0_13_i_18_n_9),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[7]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[7] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_8_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_13_i_9
       (.I0(cpuregs_reg_r1_0_31_0_13_i_18_n_10),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[6]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[6] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_9_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 cpuregs_reg_r1_0_31_14_27
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(decoded_rs2),
        .ADDRE(decoded_rs2),
        .ADDRF(decoded_rs2),
        .ADDRG(decoded_rs2),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_14_27_i_1_n_1,cpuregs_reg_r1_0_31_14_27_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_14_27_i_3_n_1,cpuregs_reg_r1_0_31_14_27_i_4_n_1}),
        .DIC({cpuregs_reg_r1_0_31_14_27_i_5_n_1,cpuregs_reg_r1_0_31_14_27_i_6_n_1}),
        .DID({cpuregs_reg_r1_0_31_14_27_i_7_n_1,cpuregs_reg_r1_0_31_14_27_i_8_n_1}),
        .DIE({cpuregs_reg_r1_0_31_14_27_i_9_n_1,cpuregs_reg_r1_0_31_14_27_i_10_n_1}),
        .DIF({cpuregs_reg_r1_0_31_14_27_i_11_n_1,cpuregs_reg_r1_0_31_14_27_i_12_n_1}),
        .DIG({cpuregs_reg_r1_0_31_14_27_i_13_n_1,cpuregs_reg_r1_0_31_14_27_i_14_n_1}),
        .DIH({\<const0> ,\<const0> }),
        .DOA(reg_sh1[15:14]),
        .DOB(reg_sh1[17:16]),
        .DOC(reg_sh1[19:18]),
        .DOD(reg_sh1[21:20]),
        .DOE(reg_sh1[23:22]),
        .DOF(reg_sh1[25:24]),
        .DOG(reg_sh1[27:26]),
        .WCLK(sys_clk_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_1
       (.I0(cpuregs_reg_r1_0_31_0_13_i_19_n_9),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[15]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[15] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_10
       (.I0(cpuregs_reg_r1_0_31_14_27_i_15_n_10),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[22]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[22] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_10_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_11
       (.I0(cpuregs_reg_r1_0_31_14_27_i_16_n_15),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[25]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[25] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_11_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_12
       (.I0(cpuregs_reg_r1_0_31_14_27_i_16_n_16),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[24]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[24] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_12_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_13
       (.I0(cpuregs_reg_r1_0_31_14_27_i_16_n_13),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[27]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[27] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_13_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_14
       (.I0(cpuregs_reg_r1_0_31_14_27_i_16_n_14),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[26]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[26] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_14_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 cpuregs_reg_r1_0_31_14_27_i_15
       (.CI(cpuregs_reg_r1_0_31_0_13_i_19_n_1),
        .CI_TOP(GND_2),
        .CO({cpuregs_reg_r1_0_31_14_27_i_15_n_1,NLW_cpuregs_reg_r1_0_31_14_27_i_15_CO_UNCONNECTED[6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_14_27_i_15_n_9,cpuregs_reg_r1_0_31_14_27_i_15_n_10,cpuregs_reg_r1_0_31_14_27_i_15_n_11,cpuregs_reg_r1_0_31_14_27_i_15_n_12,cpuregs_reg_r1_0_31_14_27_i_15_n_13,cpuregs_reg_r1_0_31_14_27_i_15_n_14,cpuregs_reg_r1_0_31_14_27_i_15_n_15,cpuregs_reg_r1_0_31_14_27_i_15_n_16}),
        .S({\reg_pc_reg_n_1_[23] ,\reg_pc_reg_n_1_[22] ,\reg_pc_reg_n_1_[21] ,\reg_pc_reg_n_1_[20] ,\reg_pc_reg_n_1_[19] ,\reg_pc_reg_n_1_[18] ,\reg_pc_reg_n_1_[17] ,\reg_pc_reg_n_1_[16] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 cpuregs_reg_r1_0_31_14_27_i_16
       (.CI(cpuregs_reg_r1_0_31_14_27_i_15_n_1),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_14_27_i_16_n_9,cpuregs_reg_r1_0_31_14_27_i_16_n_10,cpuregs_reg_r1_0_31_14_27_i_16_n_11,cpuregs_reg_r1_0_31_14_27_i_16_n_12,cpuregs_reg_r1_0_31_14_27_i_16_n_13,cpuregs_reg_r1_0_31_14_27_i_16_n_14,cpuregs_reg_r1_0_31_14_27_i_16_n_15,cpuregs_reg_r1_0_31_14_27_i_16_n_16}),
        .S({\reg_pc_reg_n_1_[31] ,\reg_pc_reg_n_1_[30] ,\reg_pc_reg_n_1_[29] ,\reg_pc_reg_n_1_[28] ,\reg_pc_reg_n_1_[27] ,\reg_pc_reg_n_1_[26] ,\reg_pc_reg_n_1_[25] ,\reg_pc_reg_n_1_[24] }));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_2
       (.I0(cpuregs_reg_r1_0_31_0_13_i_19_n_10),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[14]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[14] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_2_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_3
       (.I0(cpuregs_reg_r1_0_31_14_27_i_15_n_15),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[17]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[17] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_3_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_4
       (.I0(cpuregs_reg_r1_0_31_14_27_i_15_n_16),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[16]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[16] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_4_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_5
       (.I0(cpuregs_reg_r1_0_31_14_27_i_15_n_13),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[19]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[19] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_5_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_6
       (.I0(cpuregs_reg_r1_0_31_14_27_i_15_n_14),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[18]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[18] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_6_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_7
       (.I0(cpuregs_reg_r1_0_31_14_27_i_15_n_11),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[21]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[21] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_7_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_8
       (.I0(cpuregs_reg_r1_0_31_14_27_i_15_n_12),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[20]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[20] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_8_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_14_27_i_9
       (.I0(cpuregs_reg_r1_0_31_14_27_i_15_n_9),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[23]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[23] ),
        .O(cpuregs_reg_r1_0_31_14_27_i_9_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "31" *) 
  RAM32M16 cpuregs_reg_r1_0_31_28_31
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(decoded_rs2),
        .ADDRE(decoded_rs2),
        .ADDRF(decoded_rs2),
        .ADDRG(decoded_rs2),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_28_31_i_1_n_1,cpuregs_reg_r1_0_31_28_31_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_28_31_i_3_n_1,cpuregs_reg_r1_0_31_28_31_i_4_n_1}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DIE({\<const0> ,\<const0> }),
        .DIF({\<const0> ,\<const0> }),
        .DIG({\<const0> ,\<const0> }),
        .DIH({\<const0> ,\<const0> }),
        .DOA(reg_sh1[29:28]),
        .DOB(reg_sh1[31:30]),
        .WCLK(sys_clk_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_28_31_i_1
       (.I0(cpuregs_reg_r1_0_31_14_27_i_16_n_11),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[29]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[29] ),
        .O(cpuregs_reg_r1_0_31_28_31_i_1_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_28_31_i_2
       (.I0(cpuregs_reg_r1_0_31_14_27_i_16_n_12),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[28]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[28] ),
        .O(cpuregs_reg_r1_0_31_28_31_i_2_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_28_31_i_3
       (.I0(cpuregs_reg_r1_0_31_14_27_i_16_n_9),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[31]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[31] ),
        .O(cpuregs_reg_r1_0_31_28_31_i_3_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_28_31_i_4
       (.I0(cpuregs_reg_r1_0_31_14_27_i_16_n_10),
        .I1(latched_branch_reg_0),
        .I2(alu_out_q[30]),
        .I3(latched_stalu_reg_0),
        .I4(\reg_out_reg_n_1_[30] ),
        .O(cpuregs_reg_r1_0_31_28_31_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 cpuregs_reg_r2_0_31_0_13
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(decoded_rs1__0),
        .ADDRE(decoded_rs1__0),
        .ADDRF(decoded_rs1__0),
        .ADDRG(decoded_rs1__0),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_13_i_2_n_1,cpuregs_reg_r1_0_31_0_13_i_3_n_1}),
        .DIB({cpuregs_reg_r1_0_31_0_13_i_4_n_1,cpuregs_reg_r1_0_31_0_13_i_5_n_1}),
        .DIC({cpuregs_reg_r1_0_31_0_13_i_6_n_1,cpuregs_reg_r1_0_31_0_13_i_7_n_1}),
        .DID({cpuregs_reg_r1_0_31_0_13_i_8_n_1,cpuregs_reg_r1_0_31_0_13_i_9_n_1}),
        .DIE({cpuregs_reg_r1_0_31_0_13_i_10_n_1,cpuregs_reg_r1_0_31_0_13_i_11_n_1}),
        .DIF({cpuregs_reg_r1_0_31_0_13_i_12_n_1,cpuregs_reg_r1_0_31_0_13_i_13_n_1}),
        .DIG({cpuregs_reg_r1_0_31_0_13_i_14_n_1,cpuregs_reg_r1_0_31_0_13_i_15_n_1}),
        .DIH({\<const0> ,\<const0> }),
        .DOA(reg_op11[1:0]),
        .DOB(reg_op11[3:2]),
        .DOC(reg_op11[5:4]),
        .DOD(reg_op11[7:6]),
        .DOE(reg_op11[9:8]),
        .DOF(reg_op11[11:10]),
        .DOG(reg_op11[13:12]),
        .WCLK(sys_clk_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 cpuregs_reg_r2_0_31_14_27
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(decoded_rs1__0),
        .ADDRE(decoded_rs1__0),
        .ADDRF(decoded_rs1__0),
        .ADDRG(decoded_rs1__0),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_14_27_i_1_n_1,cpuregs_reg_r1_0_31_14_27_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_14_27_i_3_n_1,cpuregs_reg_r1_0_31_14_27_i_4_n_1}),
        .DIC({cpuregs_reg_r1_0_31_14_27_i_5_n_1,cpuregs_reg_r1_0_31_14_27_i_6_n_1}),
        .DID({cpuregs_reg_r1_0_31_14_27_i_7_n_1,cpuregs_reg_r1_0_31_14_27_i_8_n_1}),
        .DIE({cpuregs_reg_r1_0_31_14_27_i_9_n_1,cpuregs_reg_r1_0_31_14_27_i_10_n_1}),
        .DIF({cpuregs_reg_r1_0_31_14_27_i_11_n_1,cpuregs_reg_r1_0_31_14_27_i_12_n_1}),
        .DIG({cpuregs_reg_r1_0_31_14_27_i_13_n_1,cpuregs_reg_r1_0_31_14_27_i_14_n_1}),
        .DIH({\<const0> ,\<const0> }),
        .DOA(reg_op11[15:14]),
        .DOB(reg_op11[17:16]),
        .DOC(reg_op11[19:18]),
        .DOD(reg_op11[21:20]),
        .DOE(reg_op11[23:22]),
        .DOF(reg_op11[25:24]),
        .DOG(reg_op11[27:26]),
        .WCLK(sys_clk_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "31" *) 
  RAM32M16 cpuregs_reg_r2_0_31_28_31
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(decoded_rs1__0),
        .ADDRE(decoded_rs1__0),
        .ADDRF(decoded_rs1__0),
        .ADDRG(decoded_rs1__0),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_28_31_i_1_n_1,cpuregs_reg_r1_0_31_28_31_i_2_n_1}),
        .DIB({cpuregs_reg_r1_0_31_28_31_i_3_n_1,cpuregs_reg_r1_0_31_28_31_i_4_n_1}),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DIE({\<const0> ,\<const0> }),
        .DIF({\<const0> ,\<const0> }),
        .DIG({\<const0> ,\<const0> }),
        .DIH({\<const0> ,\<const0> }),
        .DOA(reg_op11[29:28]),
        .DOB(reg_op11[31:30]),
        .WCLK(sys_clk_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_1));
  LUT5 #(
    .INIT(32'h04045404)) 
    \decoded_imm[0]_i_1 
       (.I0(instr_jal_reg_0),
        .I1(\mem_rdata_q_reg_n_1_[20] ),
        .I2(\decoded_imm[31]_i_3_n_1 ),
        .I3(\mem_rdata_q_reg[7]_0 ),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\decoded_imm[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[10]_i_1 
       (.I0(decoded_imm_uj[10]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[30] ),
        .O(\decoded_imm[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h8F8F8F88888F8888)) 
    \decoded_imm[11]_i_1 
       (.I0(decoded_imm_uj[11]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\decoded_imm[11]_i_2_n_1 ),
        .I4(\mem_rdata_q_reg_n_1_[31] ),
        .I5(\mem_rdata_q_reg[7]_0 ),
        .O(\decoded_imm[11]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \decoded_imm[11]_i_2 
       (.I0(instr_jalr),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_alu_reg_imm),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\decoded_imm[11]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[12]_i_1 
       (.I0(\mem_rdata_q_reg[14]_0 [4]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[12]),
        .O(\decoded_imm[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[13]_i_1 
       (.I0(\mem_rdata_q_reg[14]_0 [5]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[13]),
        .O(\decoded_imm[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[14]_i_1 
       (.I0(\mem_rdata_q_reg[14]_0 [6]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[14]),
        .O(\decoded_imm[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[15]_i_1 
       (.I0(\mem_rdata_q_reg[15]_0 ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[0]),
        .O(\decoded_imm[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[16]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[16] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[1]),
        .O(\decoded_imm[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[17]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[17] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[2]),
        .O(\decoded_imm[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[18]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[18] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[3]),
        .O(\decoded_imm[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[19]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[19] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[4]),
        .O(\decoded_imm[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h8F8F8F88888F8888)) 
    \decoded_imm[1]_i_1 
       (.I0(decoded_imm_uj[1]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\decoded_imm[31]_i_3_n_1 ),
        .I4(\mem_rdata_q_reg_n_1_[21] ),
        .I5(\mem_rdata_q_reg[8]_0 ),
        .O(\decoded_imm[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[20]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[20] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[21]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[21] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[22]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[22] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[23]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[23] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[24]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[24] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[25]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[25] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[26]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[26] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[27]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[27] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[28]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[28] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[29]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[2]_i_1 
       (.I0(decoded_imm_uj[2]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\mem_rdata_q_reg[9]_0 ),
        .I4(\decoded_imm[31]_i_3_n_1 ),
        .I5(\mem_rdata_q_reg_n_1_[22] ),
        .O(\decoded_imm[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[30]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_1_[30] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \decoded_imm[31]_i_1 
       (.I0(instr_jal_reg_0),
        .I1(\decoded_imm[31]_i_3_n_1 ),
        .I2(decoder_pseudo_trigger_reg_n_1),
        .I3(decoder_trigger_reg_n_1),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .I5(is_sb_sh_sw),
        .O(\decoded_imm[31]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm[31]_i_2 
       (.I0(decoded_imm_uj[29]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .O(\decoded_imm[31]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \decoded_imm[31]_i_3 
       (.I0(is_alu_reg_imm),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(instr_jalr),
        .O(\decoded_imm[31]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8F8F8F88888F8888)) 
    \decoded_imm[3]_i_1 
       (.I0(decoded_imm_uj[3]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\decoded_imm[31]_i_3_n_1 ),
        .I4(\mem_rdata_q_reg_n_1_[23] ),
        .I5(\mem_rdata_q_reg[10]_0 ),
        .O(\decoded_imm[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[4]_i_1 
       (.I0(decoded_imm_uj[4]),
        .I1(instr_jal),
        .I2(instr_jal_reg_0),
        .I3(\mem_rdata_q_reg[11]_0 ),
        .I4(\decoded_imm[31]_i_3_n_1 ),
        .I5(\mem_rdata_q_reg_n_1_[24] ),
        .O(\decoded_imm[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[5]_i_1 
       (.I0(decoded_imm_uj[5]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[25] ),
        .O(\decoded_imm[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[6]_i_1 
       (.I0(decoded_imm_uj[6]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[26] ),
        .O(\decoded_imm[6]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[7]_i_1 
       (.I0(decoded_imm_uj[7]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[27] ),
        .O(\decoded_imm[7]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[8]_i_1 
       (.I0(decoded_imm_uj[8]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[28] ),
        .O(\decoded_imm[8]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[9]_i_1 
       (.I0(decoded_imm_uj[9]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_1_[29] ),
        .O(\decoded_imm[9]_i_1_n_1 ));
  FDRE \decoded_imm_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[0]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \decoded_imm_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[10]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[10] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[11]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[11] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[12]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[12] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[13]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[13] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[14]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[14] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[15]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[15] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[16]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[16] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[17]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[17] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[18]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[18] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[19]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[19] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[1]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[1] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[20]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[20] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[21]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[21] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[22]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[22] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[23]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[23] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[24]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[24] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[25]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[25] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[26]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[26] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[27]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[27] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[28]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[28] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[29]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[29] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[2]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[2] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[30]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[30] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[31]_i_2_n_1 ),
        .Q(\decoded_imm_reg_n_1_[31] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[3]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[3] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[4]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[4] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[5]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[5] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[6]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[6] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[7]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[7] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[8]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[8] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  FDRE \decoded_imm_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[9]_i_1_n_1 ),
        .Q(\decoded_imm_reg_n_1_[9] ),
        .R(\decoded_imm[31]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[10]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[30] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[30]_i_1_n_1 ),
        .O(\decoded_imm_uj[10]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[29]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[31] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[31]_i_2_n_1 ),
        .O(p_0_in0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[5]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[25] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[25]_i_1_n_1 ),
        .O(\decoded_imm_uj[5]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[6]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[26] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[26]_i_1_n_1 ),
        .O(\decoded_imm_uj[6]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[7]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[27] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[27]_i_1_n_1 ),
        .O(\decoded_imm_uj[7]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[8]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[28] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[28]_i_1_n_1 ),
        .O(\decoded_imm_uj[8]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[9]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[29] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[29]_i_1_n_1 ),
        .O(\decoded_imm_uj[9]_i_1_n_1 ));
  FDRE \decoded_imm_uj_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_imm_uj[10]_i_1_n_1 ),
        .Q(decoded_imm_uj[10]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(p_1_in_0[0]),
        .Q(decoded_imm_uj[11]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[14]_0 [1]),
        .Q(decoded_imm_uj[12]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[14]_0 [2]),
        .Q(decoded_imm_uj[13]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_imm_uj_reg[14]_0 [3]),
        .Q(decoded_imm_uj[14]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(p_1_in_0[1]),
        .Q(decoded_imm_uj[1]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(p_0_in0),
        .Q(decoded_imm_uj[29]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(p_1_in_0[2]),
        .Q(decoded_imm_uj[2]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(p_1_in_0[3]),
        .Q(decoded_imm_uj[3]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(p_1_in_0[4]),
        .Q(decoded_imm_uj[4]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_imm_uj[5]_i_1_n_1 ),
        .Q(decoded_imm_uj[5]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_imm_uj[6]_i_1_n_1 ),
        .Q(decoded_imm_uj[6]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_imm_uj[7]_i_1_n_1 ),
        .Q(decoded_imm_uj[7]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_imm_uj[8]_i_1_n_1 ),
        .Q(decoded_imm_uj[8]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_imm_uj[9]_i_1_n_1 ),
        .Q(decoded_imm_uj[9]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rd_reg[4]_0 [0]),
        .Q(decoded_rd[0]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rd_reg[4]_0 [1]),
        .Q(decoded_rd[1]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rd_reg[4]_0 [2]),
        .Q(decoded_rd[2]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rd_reg[4]_0 [3]),
        .Q(decoded_rd[3]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rd_reg[4]_0 [4]),
        .Q(decoded_rd[4]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(D),
        .Q(decoded_rs1[0]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rs1_rep[1]_i_1_n_1 ),
        .Q(decoded_rs1[1]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rs1_rep[2]_i_1_n_1 ),
        .Q(decoded_rs1[2]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rs1_rep[3]_i_1_n_1 ),
        .Q(decoded_rs1[3]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rs1_rep[4]_i_1_n_1 ),
        .Q(decoded_rs1[4]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[0] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(D),
        .Q(decoded_rs1__0[0]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[1] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rs1_rep[1]_i_1_n_1 ),
        .Q(decoded_rs1__0[1]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[2] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rs1_rep[2]_i_1_n_1 ),
        .Q(decoded_rs1__0[2]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[3] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rs1_rep[3]_i_1_n_1 ),
        .Q(decoded_rs1__0[3]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[4] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(\decoded_rs1_rep[4]_i_1_n_1 ),
        .Q(decoded_rs1__0[4]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[1]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[16] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[16]_i_1_n_1 ),
        .O(\decoded_rs1_rep[1]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[2]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[17] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[17]_i_1_n_1 ),
        .O(\decoded_rs1_rep[2]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[3]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[18] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[18]_i_1_n_1 ),
        .O(\decoded_rs1_rep[3]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[4]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[19] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[19]_i_1_n_1 ),
        .O(\decoded_rs1_rep[4]_i_1_n_1 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[0] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(p_1_in_0[0]),
        .Q(decoded_rs2[0]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[1] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(p_1_in_0[1]),
        .Q(decoded_rs2[1]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[2] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(p_1_in_0[2]),
        .Q(decoded_rs2[2]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[3] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(p_1_in_0[3]),
        .Q(decoded_rs2[3]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[4] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(p_1_in_0[4]),
        .Q(decoded_rs2[4]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[0]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[20] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[20]_i_1_n_1 ),
        .O(p_1_in_0[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[1]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[21] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[21]_i_1_n_1 ),
        .O(p_1_in_0[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[2]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[22] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[22]_i_1_n_1 ),
        .O(p_1_in_0[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[3]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[23] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[23]_i_1_n_1 ),
        .O(p_1_in_0[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[4]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[24] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[24]_i_1_n_1 ),
        .O(p_1_in_0[4]));
  LUT6 #(
    .INIT(64'h0000000000000440)) 
    decoder_pseudo_trigger_i_1
       (.I0(\cpu_state_reg[6]_0 ),
        .I1(decoder_pseudo_trigger_i_3_n_1),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(\cpu_state_reg_n_1_[1] ),
        .I4(pcpi_mul_n_40),
        .I5(mem_do_prefetch_reg_n_1),
        .O(decoder_pseudo_trigger));
  LUT2 #(
    .INIT(4'hE)) 
    decoder_pseudo_trigger_i_2
       (.I0(Q[2]),
        .I1(\cpu_state_reg_n_1_[7] ),
        .O(\cpu_state_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    decoder_pseudo_trigger_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(decoder_pseudo_trigger_i_3_n_1));
  FDRE decoder_pseudo_trigger_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(decoder_pseudo_trigger),
        .Q(decoder_pseudo_trigger_reg_n_1),
        .R(SR));
  LUT6 #(
    .INIT(64'hEEEEEEEEE0EEEEEE)) 
    decoder_trigger_i_1
       (.I0(decoder_pseudo_trigger),
        .I1(E),
        .I2(is_beq_bne_blt_bge_bltu_bgeu_reg_0),
        .I3(\cpu_state_reg[1]_0 ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(decoder_trigger_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_12
       (.I0(\reg_op1_reg_n_1_[22] ),
        .I1(\reg_op2_reg_n_1_[22] ),
        .I2(\reg_op1_reg_n_1_[23] ),
        .I3(\reg_op2_reg_n_1_[23] ),
        .I4(\reg_op2_reg_n_1_[21] ),
        .I5(\reg_op1_reg_n_1_[21] ),
        .O(decoder_trigger_i_12_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_13
       (.I0(\reg_op1_reg_n_1_[19] ),
        .I1(\reg_op2_reg_n_1_[19] ),
        .I2(\reg_op1_reg_n_1_[18] ),
        .I3(\reg_op2_reg_n_1_[18] ),
        .I4(\reg_op2_reg_n_1_[20] ),
        .I5(\reg_op1_reg_n_1_[20] ),
        .O(decoder_trigger_i_13_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_14
       (.I0(\reg_op1_reg_n_1_[16] ),
        .I1(\reg_op2_reg_n_1_[16] ),
        .I2(\reg_op1_reg_n_1_[17] ),
        .I3(\reg_op2_reg_n_1_[17] ),
        .I4(\reg_op2_reg_n_1_[15] ),
        .I5(\reg_op1_reg_n_1_[15] ),
        .O(decoder_trigger_i_14_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_15
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(\reg_op2_reg_n_1_[13] ),
        .I2(\reg_op1_reg_n_1_[12] ),
        .I3(\reg_op2_reg_n_1_[12] ),
        .I4(\reg_op2_reg_n_1_[14] ),
        .I5(\reg_op1_reg_n_1_[14] ),
        .O(decoder_trigger_i_15_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_16
       (.I0(\reg_op1_reg_n_1_[10] ),
        .I1(\reg_op2_reg_n_1_[10] ),
        .I2(\reg_op1_reg_n_1_[11] ),
        .I3(\reg_op2_reg_n_1_[11] ),
        .I4(\reg_op2_reg_n_1_[9] ),
        .I5(\reg_op1_reg_n_1_[9] ),
        .O(decoder_trigger_i_16_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_17
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[7] ),
        .I2(\reg_op1_reg_n_1_[6] ),
        .I3(\reg_op2_reg_n_1_[6] ),
        .I4(\reg_op2_reg_n_1_[8] ),
        .I5(\reg_op1_reg_n_1_[8] ),
        .O(decoder_trigger_i_17_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_18
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(\reg_op2_reg_n_1_[4] ),
        .I2(\reg_op1_reg_n_1_[5] ),
        .I3(\reg_op2_reg_n_1_[5] ),
        .I4(\reg_op2_reg_n_1_[3] ),
        .I5(\reg_op1_reg_n_1_[3] ),
        .O(decoder_trigger_i_18_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_19
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[2] ),
        .I5(\reg_op1_reg_n_1_[2] ),
        .O(decoder_trigger_i_19_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    decoder_trigger_i_2
       (.I0(decoder_trigger_i_3_n_1),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .O(is_beq_bne_blt_bge_bltu_bgeu_reg_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    decoder_trigger_i_21
       (.I0(\reg_op2_reg_n_1_[30] ),
        .I1(\reg_op1_reg_n_1_[30] ),
        .I2(\reg_op2_reg_n_1_[31] ),
        .I3(\reg_op1_reg_n_1_[31] ),
        .O(decoder_trigger_i_21_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_22
       (.I0(\reg_op1_reg_n_1_[29] ),
        .I1(\reg_op2_reg_n_1_[29] ),
        .I2(\reg_op2_reg_n_1_[28] ),
        .I3(\reg_op1_reg_n_1_[28] ),
        .O(decoder_trigger_i_22_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_23
       (.I0(\reg_op1_reg_n_1_[27] ),
        .I1(\reg_op2_reg_n_1_[27] ),
        .I2(\reg_op2_reg_n_1_[26] ),
        .I3(\reg_op1_reg_n_1_[26] ),
        .O(decoder_trigger_i_23_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_24
       (.I0(\reg_op1_reg_n_1_[25] ),
        .I1(\reg_op2_reg_n_1_[25] ),
        .I2(\reg_op2_reg_n_1_[24] ),
        .I3(\reg_op1_reg_n_1_[24] ),
        .O(decoder_trigger_i_24_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_25
       (.I0(\reg_op1_reg_n_1_[23] ),
        .I1(\reg_op2_reg_n_1_[23] ),
        .I2(\reg_op2_reg_n_1_[22] ),
        .I3(\reg_op1_reg_n_1_[22] ),
        .O(decoder_trigger_i_25_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_26
       (.I0(\reg_op1_reg_n_1_[21] ),
        .I1(\reg_op2_reg_n_1_[21] ),
        .I2(\reg_op2_reg_n_1_[20] ),
        .I3(\reg_op1_reg_n_1_[20] ),
        .O(decoder_trigger_i_26_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_27
       (.I0(\reg_op1_reg_n_1_[19] ),
        .I1(\reg_op2_reg_n_1_[19] ),
        .I2(\reg_op2_reg_n_1_[18] ),
        .I3(\reg_op1_reg_n_1_[18] ),
        .O(decoder_trigger_i_27_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_28
       (.I0(\reg_op1_reg_n_1_[17] ),
        .I1(\reg_op2_reg_n_1_[17] ),
        .I2(\reg_op2_reg_n_1_[16] ),
        .I3(\reg_op1_reg_n_1_[16] ),
        .O(decoder_trigger_i_28_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_29
       (.I0(\reg_op2_reg_n_1_[31] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[30] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .O(decoder_trigger_i_29_n_1));
  LUT4 #(
    .INIT(16'h6762)) 
    decoder_trigger_i_3
       (.I0(instr_beq),
        .I1(alu_eq),
        .I2(instr_bne),
        .I3(decoder_trigger_i_5_n_1),
        .O(decoder_trigger_i_3_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_30
       (.I0(\reg_op2_reg_n_1_[29] ),
        .I1(\reg_op1_reg_n_1_[29] ),
        .I2(\reg_op2_reg_n_1_[28] ),
        .I3(\reg_op1_reg_n_1_[28] ),
        .O(decoder_trigger_i_30_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_31
       (.I0(\reg_op2_reg_n_1_[26] ),
        .I1(\reg_op1_reg_n_1_[26] ),
        .I2(\reg_op2_reg_n_1_[27] ),
        .I3(\reg_op1_reg_n_1_[27] ),
        .O(decoder_trigger_i_31_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_32
       (.I0(\reg_op2_reg_n_1_[24] ),
        .I1(\reg_op1_reg_n_1_[24] ),
        .I2(\reg_op2_reg_n_1_[25] ),
        .I3(\reg_op1_reg_n_1_[25] ),
        .O(decoder_trigger_i_32_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_33
       (.I0(\reg_op2_reg_n_1_[23] ),
        .I1(\reg_op1_reg_n_1_[23] ),
        .I2(\reg_op2_reg_n_1_[22] ),
        .I3(\reg_op1_reg_n_1_[22] ),
        .O(decoder_trigger_i_33_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_34
       (.I0(\reg_op2_reg_n_1_[20] ),
        .I1(\reg_op1_reg_n_1_[20] ),
        .I2(\reg_op2_reg_n_1_[21] ),
        .I3(\reg_op1_reg_n_1_[21] ),
        .O(decoder_trigger_i_34_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_35
       (.I0(\reg_op2_reg_n_1_[18] ),
        .I1(\reg_op1_reg_n_1_[18] ),
        .I2(\reg_op2_reg_n_1_[19] ),
        .I3(\reg_op1_reg_n_1_[19] ),
        .O(decoder_trigger_i_35_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_36
       (.I0(\reg_op2_reg_n_1_[17] ),
        .I1(\reg_op1_reg_n_1_[17] ),
        .I2(\reg_op2_reg_n_1_[16] ),
        .I3(\reg_op1_reg_n_1_[16] ),
        .O(decoder_trigger_i_36_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_38
       (.I0(\reg_op1_reg_n_1_[31] ),
        .I1(\reg_op2_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[30] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .O(decoder_trigger_i_38_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_39
       (.I0(\reg_op1_reg_n_1_[29] ),
        .I1(\reg_op2_reg_n_1_[29] ),
        .I2(\reg_op2_reg_n_1_[28] ),
        .I3(\reg_op1_reg_n_1_[28] ),
        .O(decoder_trigger_i_39_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_40
       (.I0(\reg_op1_reg_n_1_[27] ),
        .I1(\reg_op2_reg_n_1_[27] ),
        .I2(\reg_op2_reg_n_1_[26] ),
        .I3(\reg_op1_reg_n_1_[26] ),
        .O(decoder_trigger_i_40_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_41
       (.I0(\reg_op1_reg_n_1_[25] ),
        .I1(\reg_op2_reg_n_1_[25] ),
        .I2(\reg_op2_reg_n_1_[24] ),
        .I3(\reg_op1_reg_n_1_[24] ),
        .O(decoder_trigger_i_41_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_42
       (.I0(\reg_op1_reg_n_1_[23] ),
        .I1(\reg_op2_reg_n_1_[23] ),
        .I2(\reg_op2_reg_n_1_[22] ),
        .I3(\reg_op1_reg_n_1_[22] ),
        .O(decoder_trigger_i_42_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_43
       (.I0(\reg_op1_reg_n_1_[21] ),
        .I1(\reg_op2_reg_n_1_[21] ),
        .I2(\reg_op2_reg_n_1_[20] ),
        .I3(\reg_op1_reg_n_1_[20] ),
        .O(decoder_trigger_i_43_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_44
       (.I0(\reg_op1_reg_n_1_[19] ),
        .I1(\reg_op2_reg_n_1_[19] ),
        .I2(\reg_op2_reg_n_1_[18] ),
        .I3(\reg_op1_reg_n_1_[18] ),
        .O(decoder_trigger_i_44_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_45
       (.I0(\reg_op1_reg_n_1_[17] ),
        .I1(\reg_op2_reg_n_1_[17] ),
        .I2(\reg_op2_reg_n_1_[16] ),
        .I3(\reg_op1_reg_n_1_[16] ),
        .O(decoder_trigger_i_45_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_46
       (.I0(\reg_op2_reg_n_1_[31] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[30] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .O(decoder_trigger_i_46_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_47
       (.I0(\reg_op2_reg_n_1_[29] ),
        .I1(\reg_op1_reg_n_1_[29] ),
        .I2(\reg_op2_reg_n_1_[28] ),
        .I3(\reg_op1_reg_n_1_[28] ),
        .O(decoder_trigger_i_47_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_48
       (.I0(\reg_op2_reg_n_1_[26] ),
        .I1(\reg_op1_reg_n_1_[26] ),
        .I2(\reg_op2_reg_n_1_[27] ),
        .I3(\reg_op1_reg_n_1_[27] ),
        .O(decoder_trigger_i_48_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_49
       (.I0(\reg_op2_reg_n_1_[24] ),
        .I1(\reg_op1_reg_n_1_[24] ),
        .I2(\reg_op2_reg_n_1_[25] ),
        .I3(\reg_op1_reg_n_1_[25] ),
        .O(decoder_trigger_i_49_n_1));
  LUT6 #(
    .INIT(64'hDDDD989D88889D9D)) 
    decoder_trigger_i_5
       (.I0(instr_bge),
        .I1(alu_lts),
        .I2(is_slti_blt_slt),
        .I3(is_sltiu_bltu_sltu),
        .I4(instr_bgeu),
        .I5(alu_ltu),
        .O(decoder_trigger_i_5_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_50
       (.I0(\reg_op2_reg_n_1_[23] ),
        .I1(\reg_op1_reg_n_1_[23] ),
        .I2(\reg_op2_reg_n_1_[22] ),
        .I3(\reg_op1_reg_n_1_[22] ),
        .O(decoder_trigger_i_50_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_51
       (.I0(\reg_op2_reg_n_1_[20] ),
        .I1(\reg_op1_reg_n_1_[20] ),
        .I2(\reg_op2_reg_n_1_[21] ),
        .I3(\reg_op1_reg_n_1_[21] ),
        .O(decoder_trigger_i_51_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_52
       (.I0(\reg_op2_reg_n_1_[18] ),
        .I1(\reg_op1_reg_n_1_[18] ),
        .I2(\reg_op2_reg_n_1_[19] ),
        .I3(\reg_op1_reg_n_1_[19] ),
        .O(decoder_trigger_i_52_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_53
       (.I0(\reg_op2_reg_n_1_[17] ),
        .I1(\reg_op1_reg_n_1_[17] ),
        .I2(\reg_op2_reg_n_1_[16] ),
        .I3(\reg_op1_reg_n_1_[16] ),
        .O(decoder_trigger_i_53_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_54
       (.I0(\reg_op1_reg_n_1_[15] ),
        .I1(\reg_op2_reg_n_1_[15] ),
        .I2(\reg_op2_reg_n_1_[14] ),
        .I3(\reg_op1_reg_n_1_[14] ),
        .O(decoder_trigger_i_54_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_55
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(\reg_op2_reg_n_1_[13] ),
        .I2(\reg_op2_reg_n_1_[12] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .O(decoder_trigger_i_55_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_56
       (.I0(\reg_op1_reg_n_1_[11] ),
        .I1(\reg_op2_reg_n_1_[11] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .I3(\reg_op1_reg_n_1_[10] ),
        .O(decoder_trigger_i_56_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_57
       (.I0(\reg_op1_reg_n_1_[9] ),
        .I1(\reg_op2_reg_n_1_[9] ),
        .I2(\reg_op2_reg_n_1_[8] ),
        .I3(\reg_op1_reg_n_1_[8] ),
        .O(decoder_trigger_i_57_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_58
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[7] ),
        .I2(\reg_op2_reg_n_1_[6] ),
        .I3(\reg_op1_reg_n_1_[6] ),
        .O(decoder_trigger_i_58_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_59
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op2_reg_n_1_[5] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[4] ),
        .O(decoder_trigger_i_59_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_60
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\reg_op1_reg_n_1_[2] ),
        .O(decoder_trigger_i_60_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_61
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[0] ),
        .O(decoder_trigger_i_61_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_62
       (.I0(\reg_op2_reg_n_1_[14] ),
        .I1(\reg_op1_reg_n_1_[14] ),
        .I2(\reg_op2_reg_n_1_[15] ),
        .I3(\reg_op1_reg_n_1_[15] ),
        .O(decoder_trigger_i_62_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_63
       (.I0(\reg_op2_reg_n_1_[12] ),
        .I1(\reg_op1_reg_n_1_[12] ),
        .I2(\reg_op2_reg_n_1_[13] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .O(decoder_trigger_i_63_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_64
       (.I0(\reg_op2_reg_n_1_[11] ),
        .I1(\reg_op1_reg_n_1_[11] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .I3(\reg_op1_reg_n_1_[10] ),
        .O(decoder_trigger_i_64_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_65
       (.I0(\reg_op2_reg_n_1_[8] ),
        .I1(\reg_op1_reg_n_1_[8] ),
        .I2(\reg_op2_reg_n_1_[9] ),
        .I3(\reg_op1_reg_n_1_[9] ),
        .O(decoder_trigger_i_65_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_66
       (.I0(\reg_op2_reg_n_1_[6] ),
        .I1(\reg_op1_reg_n_1_[6] ),
        .I2(\reg_op2_reg_n_1_[7] ),
        .I3(\reg_op1_reg_n_1_[7] ),
        .O(decoder_trigger_i_66_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_67
       (.I0(\reg_op2_reg_n_1_[5] ),
        .I1(\reg_op1_reg_n_1_[5] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[4] ),
        .O(decoder_trigger_i_67_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_68
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[3] ),
        .O(decoder_trigger_i_68_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_69
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\reg_op1_reg_n_1_[0] ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .O(decoder_trigger_i_69_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_7
       (.I0(\reg_op2_reg_n_1_[31] ),
        .I1(\reg_op1_reg_n_1_[31] ),
        .I2(\reg_op2_reg_n_1_[30] ),
        .I3(\reg_op1_reg_n_1_[30] ),
        .O(decoder_trigger_i_7_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_70
       (.I0(\reg_op1_reg_n_1_[15] ),
        .I1(\reg_op2_reg_n_1_[15] ),
        .I2(\reg_op2_reg_n_1_[14] ),
        .I3(\reg_op1_reg_n_1_[14] ),
        .O(decoder_trigger_i_70_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_71
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(\reg_op2_reg_n_1_[13] ),
        .I2(\reg_op2_reg_n_1_[12] ),
        .I3(\reg_op1_reg_n_1_[12] ),
        .O(decoder_trigger_i_71_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_72
       (.I0(\reg_op1_reg_n_1_[11] ),
        .I1(\reg_op2_reg_n_1_[11] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .I3(\reg_op1_reg_n_1_[10] ),
        .O(decoder_trigger_i_72_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_73
       (.I0(\reg_op1_reg_n_1_[9] ),
        .I1(\reg_op2_reg_n_1_[9] ),
        .I2(\reg_op2_reg_n_1_[8] ),
        .I3(\reg_op1_reg_n_1_[8] ),
        .O(decoder_trigger_i_73_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_74
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(\reg_op2_reg_n_1_[7] ),
        .I2(\reg_op2_reg_n_1_[6] ),
        .I3(\reg_op1_reg_n_1_[6] ),
        .O(decoder_trigger_i_74_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_75
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(\reg_op2_reg_n_1_[5] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[4] ),
        .O(decoder_trigger_i_75_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_76
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(\reg_op2_reg_n_1_[3] ),
        .I2(\reg_op2_reg_n_1_[2] ),
        .I3(\reg_op1_reg_n_1_[2] ),
        .O(decoder_trigger_i_76_n_1));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_77
       (.I0(\reg_op1_reg_n_1_[1] ),
        .I1(\reg_op2_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[0] ),
        .O(decoder_trigger_i_77_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_78
       (.I0(\reg_op2_reg_n_1_[14] ),
        .I1(\reg_op1_reg_n_1_[14] ),
        .I2(\reg_op2_reg_n_1_[15] ),
        .I3(\reg_op1_reg_n_1_[15] ),
        .O(decoder_trigger_i_78_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_79
       (.I0(\reg_op2_reg_n_1_[12] ),
        .I1(\reg_op1_reg_n_1_[12] ),
        .I2(\reg_op2_reg_n_1_[13] ),
        .I3(\reg_op1_reg_n_1_[13] ),
        .O(decoder_trigger_i_79_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_8
       (.I0(\reg_op1_reg_n_1_[28] ),
        .I1(\reg_op2_reg_n_1_[28] ),
        .I2(\reg_op1_reg_n_1_[29] ),
        .I3(\reg_op2_reg_n_1_[29] ),
        .I4(\reg_op2_reg_n_1_[27] ),
        .I5(\reg_op1_reg_n_1_[27] ),
        .O(decoder_trigger_i_8_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_80
       (.I0(\reg_op2_reg_n_1_[11] ),
        .I1(\reg_op1_reg_n_1_[11] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .I3(\reg_op1_reg_n_1_[10] ),
        .O(decoder_trigger_i_80_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_81
       (.I0(\reg_op2_reg_n_1_[8] ),
        .I1(\reg_op1_reg_n_1_[8] ),
        .I2(\reg_op2_reg_n_1_[9] ),
        .I3(\reg_op1_reg_n_1_[9] ),
        .O(decoder_trigger_i_81_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_82
       (.I0(\reg_op2_reg_n_1_[6] ),
        .I1(\reg_op1_reg_n_1_[6] ),
        .I2(\reg_op2_reg_n_1_[7] ),
        .I3(\reg_op1_reg_n_1_[7] ),
        .O(decoder_trigger_i_82_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_83
       (.I0(\reg_op2_reg_n_1_[5] ),
        .I1(\reg_op1_reg_n_1_[5] ),
        .I2(\reg_op2_reg_n_1_[4] ),
        .I3(\reg_op1_reg_n_1_[4] ),
        .O(decoder_trigger_i_83_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_84
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\reg_op1_reg_n_1_[2] ),
        .I2(\reg_op2_reg_n_1_[3] ),
        .I3(\reg_op1_reg_n_1_[3] ),
        .O(decoder_trigger_i_84_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_85
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\reg_op1_reg_n_1_[0] ),
        .I2(\reg_op2_reg_n_1_[1] ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .O(decoder_trigger_i_85_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_9
       (.I0(\reg_op1_reg_n_1_[25] ),
        .I1(\reg_op2_reg_n_1_[25] ),
        .I2(\reg_op1_reg_n_1_[24] ),
        .I3(\reg_op2_reg_n_1_[24] ),
        .I4(\reg_op2_reg_n_1_[26] ),
        .I5(\reg_op1_reg_n_1_[26] ),
        .O(decoder_trigger_i_9_n_1));
  FDRE decoder_trigger_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(decoder_trigger_i_1_n_1),
        .Q(decoder_trigger_reg_n_1),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 decoder_trigger_reg_i_10
       (.CI(decoder_trigger_reg_i_20_n_1),
        .CI_TOP(GND_2),
        .CO({alu_lts,NLW_decoder_trigger_reg_i_10_CO_UNCONNECTED[6:0]}),
        .DI({decoder_trigger_i_21_n_1,decoder_trigger_i_22_n_1,decoder_trigger_i_23_n_1,decoder_trigger_i_24_n_1,decoder_trigger_i_25_n_1,decoder_trigger_i_26_n_1,decoder_trigger_i_27_n_1,decoder_trigger_i_28_n_1}),
        .S({decoder_trigger_i_29_n_1,decoder_trigger_i_30_n_1,decoder_trigger_i_31_n_1,decoder_trigger_i_32_n_1,decoder_trigger_i_33_n_1,decoder_trigger_i_34_n_1,decoder_trigger_i_35_n_1,decoder_trigger_i_36_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 decoder_trigger_reg_i_11
       (.CI(decoder_trigger_reg_i_37_n_1),
        .CI_TOP(GND_2),
        .CO({alu_ltu,NLW_decoder_trigger_reg_i_11_CO_UNCONNECTED[6:0]}),
        .DI({decoder_trigger_i_38_n_1,decoder_trigger_i_39_n_1,decoder_trigger_i_40_n_1,decoder_trigger_i_41_n_1,decoder_trigger_i_42_n_1,decoder_trigger_i_43_n_1,decoder_trigger_i_44_n_1,decoder_trigger_i_45_n_1}),
        .S({decoder_trigger_i_46_n_1,decoder_trigger_i_47_n_1,decoder_trigger_i_48_n_1,decoder_trigger_i_49_n_1,decoder_trigger_i_50_n_1,decoder_trigger_i_51_n_1,decoder_trigger_i_52_n_1,decoder_trigger_i_53_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 decoder_trigger_reg_i_20
       (.CI(\<const0> ),
        .CI_TOP(GND_2),
        .CO({decoder_trigger_reg_i_20_n_1,NLW_decoder_trigger_reg_i_20_CO_UNCONNECTED[6:0]}),
        .DI({decoder_trigger_i_54_n_1,decoder_trigger_i_55_n_1,decoder_trigger_i_56_n_1,decoder_trigger_i_57_n_1,decoder_trigger_i_58_n_1,decoder_trigger_i_59_n_1,decoder_trigger_i_60_n_1,decoder_trigger_i_61_n_1}),
        .S({decoder_trigger_i_62_n_1,decoder_trigger_i_63_n_1,decoder_trigger_i_64_n_1,decoder_trigger_i_65_n_1,decoder_trigger_i_66_n_1,decoder_trigger_i_67_n_1,decoder_trigger_i_68_n_1,decoder_trigger_i_69_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 decoder_trigger_reg_i_37
       (.CI(\<const0> ),
        .CI_TOP(GND_2),
        .CO({decoder_trigger_reg_i_37_n_1,NLW_decoder_trigger_reg_i_37_CO_UNCONNECTED[6:0]}),
        .DI({decoder_trigger_i_70_n_1,decoder_trigger_i_71_n_1,decoder_trigger_i_72_n_1,decoder_trigger_i_73_n_1,decoder_trigger_i_74_n_1,decoder_trigger_i_75_n_1,decoder_trigger_i_76_n_1,decoder_trigger_i_77_n_1}),
        .S({decoder_trigger_i_78_n_1,decoder_trigger_i_79_n_1,decoder_trigger_i_80_n_1,decoder_trigger_i_81_n_1,decoder_trigger_i_82_n_1,decoder_trigger_i_83_n_1,decoder_trigger_i_84_n_1,decoder_trigger_i_85_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY8 decoder_trigger_reg_i_4
       (.CI(decoder_trigger_reg_i_6_n_1),
        .CI_TOP(GND_2),
        .CO({alu_eq,NLW_decoder_trigger_reg_i_4_CO_UNCONNECTED[1:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> }),
        .S({decoder_trigger_i_7_n_1,decoder_trigger_i_8_n_1,decoder_trigger_i_9_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 decoder_trigger_reg_i_6
       (.CI(\<const1> ),
        .CI_TOP(GND_2),
        .CO({decoder_trigger_reg_i_6_n_1,NLW_decoder_trigger_reg_i_6_CO_UNCONNECTED[6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({decoder_trigger_i_12_n_1,decoder_trigger_i_13_n_1,decoder_trigger_i_14_n_1,decoder_trigger_i_15_n_1,decoder_trigger_i_16_n_1,decoder_trigger_i_17_n_1,decoder_trigger_i_18_n_1,decoder_trigger_i_19_n_1}));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    instr_add_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .I3(\mem_rdata_q_reg[14]_0 [4]),
        .I4(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_add0));
  FDRE instr_add_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_add0),
        .Q(instr_add),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    instr_addi_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg[14]_0 [6]),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_addi0));
  FDRE instr_addi_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_addi0),
        .Q(instr_addi),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    instr_and_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .I3(\mem_rdata_q_reg[14]_0 [4]),
        .I4(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_and0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    instr_and_i_2
       (.I0(\mem_rdata_q_reg_n_1_[30] ),
        .I1(\mem_rdata_q_reg_n_1_[31] ),
        .I2(\mem_rdata_q_reg_n_1_[27] ),
        .I3(\mem_rdata_q_reg_n_1_[26] ),
        .I4(\mem_rdata_q_reg_n_1_[25] ),
        .I5(instr_and_i_3_n_1),
        .O(instr_and_i_2_n_1));
  LUT2 #(
    .INIT(4'h1)) 
    instr_and_i_3
       (.I0(\mem_rdata_q_reg_n_1_[28] ),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .O(instr_and_i_3_n_1));
  FDRE instr_and_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_and0),
        .Q(instr_and),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_andi_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg[14]_0 [6]),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_andi0));
  FDRE instr_andi_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_andi0),
        .Q(instr_andi),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    instr_auipc_i_1
       (.I0(\mem_rdata_q_reg[5]_0 [1]),
        .I1(\mem_rdata_q_reg[5]_0 [2]),
        .I2(instr_auipc_i_2_n_1),
        .I3(\mem_rdata_q_reg[5]_0 [0]),
        .O(instr_auipc_i_1_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    instr_auipc_i_2
       (.I0(\mem_rdata_q[1]_i_1_n_1 ),
        .I1(is_beq_bne_blt_bge_bltu_bgeu_reg_3),
        .I2(\decoded_imm_uj_reg[29]_0 ),
        .I3(\mem_rdata_q_reg[14]_0 [0]),
        .I4(\mem_rdata_q[3]_i_1_n_1 ),
        .I5(\mem_rdata_q[6]_i_1_n_1 ),
        .O(instr_auipc_i_2_n_1));
  FDRE instr_auipc_reg
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(instr_auipc_i_1_n_1),
        .Q(instr_auipc),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    instr_beq_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg[14]_0 [6]),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_beq0));
  FDRE instr_beq_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_beq0),
        .Q(instr_beq),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    instr_bge_i_1
       (.I0(\mem_rdata_q_reg[14]_0 [5]),
        .I1(\mem_rdata_q_reg[14]_0 [4]),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_bge_i_1_n_1));
  FDRE instr_bge_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bge_i_1_n_1),
        .Q(instr_bge),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_bgeu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg[14]_0 [6]),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_bgeu0));
  FDRE instr_bgeu_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bgeu0),
        .Q(instr_bgeu),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_blt_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg[14]_0 [4]),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_blt0));
  FDRE instr_blt_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_blt0),
        .Q(instr_blt),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_bltu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg[14]_0 [5]),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_bltu0));
  FDRE instr_bltu_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bltu0),
        .Q(instr_bltu),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_bne_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\mem_rdata_q_reg[14]_0 [5]),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_bne0));
  FDRE instr_bne_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bne0),
        .Q(instr_bne),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    instr_ecall_ebreak_i_1
       (.I0(instr_rdinstr_i_2_n_1),
        .I1(instr_rdinstrh_i_3_n_1),
        .I2(instr_ecall_ebreak_i_2_n_1),
        .I3(instr_ecall_ebreak_i_3_n_1),
        .I4(instr_ecall_ebreak_i_4_n_1),
        .I5(instr_sub_i_3_n_1),
        .O(instr_ecall_ebreak0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    instr_ecall_ebreak_i_2
       (.I0(\mem_rdata_q_reg[9]_0 ),
        .I1(\mem_rdata_q_reg[10]_0 ),
        .I2(\mem_rdata_q_reg[7]_0 ),
        .I3(\mem_rdata_q_reg[8]_0 ),
        .I4(\mem_rdata_q_reg[11]_0 ),
        .I5(instr_ecall_ebreak_i_5_n_1),
        .O(instr_ecall_ebreak_i_2_n_1));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_ecall_ebreak_i_3
       (.I0(\mem_rdata_q_reg[15]_0 ),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .I2(\mem_rdata_q_reg_n_1_[28] ),
        .O(instr_ecall_ebreak_i_3_n_1));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_ecall_ebreak_i_4
       (.I0(\mem_rdata_q_reg_n_1_[21] ),
        .I1(\mem_rdata_q_reg_n_1_[23] ),
        .I2(\mem_rdata_q_reg_n_1_[22] ),
        .O(instr_ecall_ebreak_i_4_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    instr_ecall_ebreak_i_5
       (.I0(\mem_rdata_q_reg_n_1_[31] ),
        .I1(\mem_rdata_q_reg_n_1_[30] ),
        .O(instr_ecall_ebreak_i_5_n_1));
  FDRE instr_ecall_ebreak_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_ecall_ebreak0),
        .Q(instr_ecall_ebreak),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'h2)) 
    instr_jal_i_1
       (.I0(mem_do_rinst_reg_n_1),
        .I1(pcpi_mul_n_40),
        .O(E));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    instr_jal_i_4
       (.I0(\mem_rdata_q_reg[5]_0 [2]),
        .I1(\mem_rdata_q_reg[14]_0 [3]),
        .I2(\decoded_imm_uj_reg[29]_0 ),
        .I3(instr_jalr_reg_1),
        .I4(\mem_rdata_q_reg[5]_0 [0]),
        .I5(\mem_rdata_q_reg[5]_0 [1]),
        .O(\mem_rdata_q_reg[6]_0 ));
  FDRE instr_jal_reg
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(instr_jal_reg_1),
        .Q(instr_jal),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h5404500004040000)) 
    instr_jalr_i_2
       (.I0(\mem_rdata_q[3]_i_1_n_1 ),
        .I1(\mem_rdata_q_reg[14]_0 [0]),
        .I2(\decoded_imm_uj_reg[29]_0 ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu_reg_3),
        .I4(\mem_rdata_q_reg[14]_0 [1]),
        .I5(is_beq_bne_blt_bge_bltu_bgeu_reg_4),
        .O(\mem_rdata_q_reg[0]_0 ));
  FDRE instr_jalr_reg
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(instr_jalr0),
        .Q(instr_jalr),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'h01)) 
    instr_lb_i_1
       (.I0(\mem_rdata_q_reg[14]_0 [6]),
        .I1(\mem_rdata_q_reg[14]_0 [4]),
        .I2(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_lb_i_1_n_1));
  FDRE instr_lb_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lb_i_1_n_1),
        .Q(instr_lb),
        .R(instr_lhu_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h04)) 
    instr_lbu_i_1
       (.I0(\mem_rdata_q_reg[14]_0 [4]),
        .I1(\mem_rdata_q_reg[14]_0 [6]),
        .I2(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_lbu_i_1_n_1));
  FDRE instr_lbu_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lbu_i_1_n_1),
        .Q(instr_lbu),
        .R(instr_lhu_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h04)) 
    instr_lh_i_1
       (.I0(\mem_rdata_q_reg[14]_0 [5]),
        .I1(\mem_rdata_q_reg[14]_0 [4]),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_lh_i_1_n_1));
  FDRE instr_lh_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lh_i_1_n_1),
        .Q(instr_lh),
        .R(instr_lhu_i_1_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    instr_lhu_i_1
       (.I0(decoder_pseudo_trigger_reg_n_1),
        .I1(decoder_trigger_reg_n_1),
        .I2(is_lb_lh_lw_lbu_lhu),
        .O(instr_lhu_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h08)) 
    instr_lhu_i_2
       (.I0(\mem_rdata_q_reg[14]_0 [6]),
        .I1(\mem_rdata_q_reg[14]_0 [4]),
        .I2(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_lhu_i_2_n_1));
  FDRE instr_lhu_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lhu_i_2_n_1),
        .Q(instr_lhu),
        .R(instr_lhu_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_lui_i_1
       (.I0(\mem_rdata_q_reg[5]_0 [2]),
        .I1(\mem_rdata_q_reg[5]_0 [1]),
        .I2(instr_auipc_i_2_n_1),
        .I3(\mem_rdata_q_reg[5]_0 [0]),
        .O(instr_lui_i_1_n_1));
  FDRE instr_lui_reg
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(instr_lui_i_1_n_1),
        .Q(instr_lui),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h02)) 
    instr_lw_i_1
       (.I0(\mem_rdata_q_reg[14]_0 [5]),
        .I1(\mem_rdata_q_reg[14]_0 [6]),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .O(instr_lw_i_1_n_1));
  FDRE instr_lw_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lw_i_1_n_1),
        .Q(instr_lw),
        .R(instr_lhu_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    instr_or_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[14]_0 [5]),
        .I3(\mem_rdata_q_reg[14]_0 [4]),
        .I4(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_or0));
  FDRE instr_or_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_or0),
        .Q(instr_or),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_ori_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg[14]_0 [5]),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_ori0));
  FDRE instr_ori_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_ori0),
        .Q(instr_ori),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    instr_rdcycle_i_1
       (.I0(instr_rdinstr_i_2_n_1),
        .I1(instr_rdcycle_i_2_n_1),
        .I2(\mem_rdata_q_reg[15]_0 ),
        .I3(\mem_rdata_q_reg_n_1_[22] ),
        .I4(\mem_rdata_q_reg_n_1_[23] ),
        .I5(\mem_rdata_q_reg_n_1_[21] ),
        .O(instr_rdcycle0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    instr_rdcycle_i_2
       (.I0(instr_rdinstrh_i_3_n_1),
        .I1(\mem_rdata_q_reg[14]_0 [4]),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .I4(\mem_rdata_q_reg_n_1_[31] ),
        .I5(instr_rdcycle_i_3_n_1),
        .O(instr_rdcycle_i_2_n_1));
  LUT3 #(
    .INIT(8'hFD)) 
    instr_rdcycle_i_3
       (.I0(\mem_rdata_q_reg_n_1_[30] ),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .I2(\mem_rdata_q_reg_n_1_[28] ),
        .O(instr_rdcycle_i_3_n_1));
  FDRE instr_rdcycle_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycle0),
        .Q(instr_rdcycle),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    instr_rdcycleh_i_1
       (.I0(instr_rdcycleh_i_2_n_1),
        .I1(instr_rdcycleh_i_3_n_1),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .I3(\mem_rdata_q_reg_n_1_[25] ),
        .I4(\mem_rdata_q_reg_n_1_[26] ),
        .I5(\mem_rdata_q_reg_n_1_[24] ),
        .O(instr_rdcycleh0));
  LUT6 #(
    .INIT(64'h000040FF00004040)) 
    instr_rdcycleh_i_2
       (.I0(\mem_rdata_q_reg[15]_0 ),
        .I1(\mem_rdata_q_reg_n_1_[20] ),
        .I2(instr_rdinstrh_i_5_n_1),
        .I3(instr_rdinstrh_i_8_n_1),
        .I4(instr_ecall_ebreak_i_4_n_1),
        .I5(instr_rdinstr_i_3_n_1),
        .O(instr_rdcycleh_i_2_n_1));
  LUT4 #(
    .INIT(16'h2000)) 
    instr_rdcycleh_i_3
       (.I0(\mem_rdata_q_reg_n_1_[27] ),
        .I1(instr_rdinstrh_i_3_n_1),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_rdcycleh_i_3_n_1));
  FDRE instr_rdcycleh_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycleh0),
        .Q(instr_rdcycleh),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    instr_rdinstr_i_1
       (.I0(instr_rdinstr_i_2_n_1),
        .I1(instr_rdinstr_i_3_n_1),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .I3(\mem_rdata_q_reg_n_1_[21] ),
        .I4(instr_rdinstr_i_4_n_1),
        .I5(instr_rdinstr_i_5_n_1),
        .O(instr_rdinstr0));
  LUT5 #(
    .INIT(32'h00000001)) 
    instr_rdinstr_i_2
       (.I0(instr_rdinstrh_i_8_n_1),
        .I1(\mem_rdata_q_reg_n_1_[24] ),
        .I2(\mem_rdata_q_reg_n_1_[26] ),
        .I3(\mem_rdata_q_reg_n_1_[25] ),
        .I4(\mem_rdata_q_reg_n_1_[27] ),
        .O(instr_rdinstr_i_2_n_1));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    instr_rdinstr_i_3
       (.I0(\mem_rdata_q_reg_n_1_[28] ),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .I2(\mem_rdata_q_reg[15]_0 ),
        .I3(\mem_rdata_q_reg_n_1_[20] ),
        .I4(\mem_rdata_q_reg_n_1_[30] ),
        .I5(\mem_rdata_q_reg[14]_0 [4]),
        .O(instr_rdinstr_i_3_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    instr_rdinstr_i_4
       (.I0(\mem_rdata_q_reg_n_1_[22] ),
        .I1(\mem_rdata_q_reg_n_1_[23] ),
        .O(instr_rdinstr_i_4_n_1));
  LUT3 #(
    .INIT(8'hF7)) 
    instr_rdinstr_i_5
       (.I0(\mem_rdata_q_reg[14]_0 [5]),
        .I1(\mem_rdata_q_reg_n_1_[31] ),
        .I2(instr_rdinstrh_i_3_n_1),
        .O(instr_rdinstr_i_5_n_1));
  FDRE instr_rdinstr_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstr0),
        .Q(instr_rdinstr),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'h2)) 
    instr_rdinstrh_i_1
       (.I0(decoder_trigger_reg_n_1),
        .I1(decoder_pseudo_trigger_reg_n_1),
        .O(is_lui_auipc_jal_jalr_addi_add_sub0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    instr_rdinstrh_i_2
       (.I0(\mem_rdata_q_reg[14]_0 [5]),
        .I1(\mem_rdata_q_reg_n_1_[31] ),
        .I2(instr_rdinstrh_i_3_n_1),
        .I3(\mem_rdata_q_reg_n_1_[27] ),
        .I4(instr_rdinstrh_i_4_n_1),
        .I5(instr_rdinstrh_i_5_n_1),
        .O(instr_rdinstrh0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    instr_rdinstrh_i_3
       (.I0(\mem_rdata_q_reg_n_1_[5] ),
        .I1(\mem_rdata_q_reg_n_1_[2] ),
        .I2(\mem_rdata_q_reg_n_1_[4] ),
        .I3(instr_rdinstrh_i_6_n_1),
        .O(instr_rdinstrh_i_3_n_1));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    instr_rdinstrh_i_4
       (.I0(instr_rdinstrh_i_7_n_1),
        .I1(\mem_rdata_q_reg_n_1_[20] ),
        .I2(\mem_rdata_q_reg_n_1_[21] ),
        .I3(\mem_rdata_q_reg[15]_0 ),
        .I4(\mem_rdata_q_reg_n_1_[22] ),
        .I5(\mem_rdata_q_reg_n_1_[23] ),
        .O(instr_rdinstrh_i_4_n_1));
  LUT5 #(
    .INIT(32'h00000010)) 
    instr_rdinstrh_i_5
       (.I0(\mem_rdata_q_reg_n_1_[28] ),
        .I1(\mem_rdata_q_reg_n_1_[29] ),
        .I2(\mem_rdata_q_reg_n_1_[30] ),
        .I3(instr_rdinstrh_i_8_n_1),
        .I4(\mem_rdata_q_reg[14]_0 [4]),
        .O(instr_rdinstrh_i_5_n_1));
  LUT4 #(
    .INIT(16'hFF7F)) 
    instr_rdinstrh_i_6
       (.I0(\mem_rdata_q_reg[14]_0 [1]),
        .I1(\mem_rdata_q_reg[14]_0 [0]),
        .I2(\mem_rdata_q_reg[14]_0 [3]),
        .I3(\mem_rdata_q_reg[14]_0 [2]),
        .O(instr_rdinstrh_i_6_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdinstrh_i_7
       (.I0(\mem_rdata_q_reg[14]_0 [6]),
        .I1(\mem_rdata_q_reg_n_1_[25] ),
        .I2(\mem_rdata_q_reg_n_1_[26] ),
        .I3(\mem_rdata_q_reg_n_1_[24] ),
        .O(instr_rdinstrh_i_7_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdinstrh_i_8
       (.I0(\mem_rdata_q_reg_n_1_[19] ),
        .I1(\mem_rdata_q_reg_n_1_[18] ),
        .I2(\mem_rdata_q_reg_n_1_[17] ),
        .I3(\mem_rdata_q_reg_n_1_[16] ),
        .O(instr_rdinstrh_i_8_n_1));
  FDRE instr_rdinstrh_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstrh0),
        .Q(instr_rdinstrh),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'h0002)) 
    instr_sb_i_1
       (.I0(is_sb_sh_sw),
        .I1(\mem_rdata_q_reg[14]_0 [6]),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_sb0));
  FDRE instr_sb_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sb0),
        .Q(instr_sb),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_sh_i_1
       (.I0(is_sb_sh_sw),
        .I1(\mem_rdata_q_reg[14]_0 [5]),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_sh0));
  FDRE instr_sh_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sh0),
        .Q(instr_sh),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    instr_sll_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[14]_0 [5]),
        .I3(\mem_rdata_q_reg[14]_0 [4]),
        .I4(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_sll0));
  FDRE instr_sll_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sll0),
        .Q(instr_sll),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    instr_slli_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_imm),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .I4(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_slli0));
  FDRE instr_slli_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slli0),
        .Q(instr_slli),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    instr_slt_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[14]_0 [5]),
        .I3(\mem_rdata_q_reg[14]_0 [6]),
        .I4(\mem_rdata_q_reg[14]_0 [4]),
        .O(instr_slt0));
  FDRE instr_slt_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slt0),
        .Q(instr_slt),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_slti_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg[14]_0 [5]),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .I3(\mem_rdata_q_reg[14]_0 [4]),
        .O(instr_slti0));
  FDRE instr_slti_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slti0),
        .Q(instr_slti),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_sltiu_i_1
       (.I0(\mem_rdata_q_reg[14]_0 [4]),
        .I1(\mem_rdata_q_reg[14]_0 [5]),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .I3(is_alu_reg_imm),
        .O(instr_sltiu_i_1_n_1));
  FDRE instr_sltiu_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltiu_i_1_n_1),
        .Q(instr_sltiu),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    instr_sltu_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .I4(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_sltu0));
  FDRE instr_sltu_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltu0),
        .Q(instr_sltu),
        .R(SR));
  LUT5 #(
    .INIT(32'h08000000)) 
    instr_sra_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_sra_i_2_n_1),
        .I2(\mem_rdata_q_reg[14]_0 [5]),
        .I3(\mem_rdata_q_reg[14]_0 [4]),
        .I4(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_sra_i_1_n_1));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    instr_sra_i_2
       (.I0(\mem_rdata_q_reg_n_1_[27] ),
        .I1(\mem_rdata_q_reg_n_1_[26] ),
        .I2(\mem_rdata_q_reg_n_1_[25] ),
        .I3(instr_and_i_3_n_1),
        .I4(\mem_rdata_q_reg_n_1_[30] ),
        .I5(\mem_rdata_q_reg_n_1_[31] ),
        .O(instr_sra_i_2_n_1));
  FDRE instr_sra_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sra_i_1_n_1),
        .Q(instr_sra),
        .R(SR));
  LUT5 #(
    .INIT(32'h00008000)) 
    instr_srai_i_1
       (.I0(instr_sra_i_2_n_1),
        .I1(\mem_rdata_q_reg[14]_0 [6]),
        .I2(is_alu_reg_imm),
        .I3(\mem_rdata_q_reg[14]_0 [4]),
        .I4(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_srai0));
  FDRE instr_srai_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srai0),
        .Q(instr_srai),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    instr_srl_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[14]_0 [5]),
        .I3(\mem_rdata_q_reg[14]_0 [4]),
        .I4(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_srl_i_1_n_1));
  FDRE instr_srl_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srl_i_1_n_1),
        .Q(instr_srl),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    instr_srli_i_1
       (.I0(\mem_rdata_q_reg[14]_0 [6]),
        .I1(is_alu_reg_imm),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .I4(instr_and_i_2_n_1),
        .O(instr_srli0));
  FDRE instr_srli_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srli0),
        .Q(instr_srli),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'h00000080)) 
    instr_sub_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_sub_i_2_n_1),
        .I2(\mem_rdata_q_reg_n_1_[30] ),
        .I3(\mem_rdata_q_reg_n_1_[31] ),
        .I4(instr_sub_i_3_n_1),
        .O(instr_sub0));
  LUT5 #(
    .INIT(32'h00000001)) 
    instr_sub_i_2
       (.I0(\mem_rdata_q_reg_n_1_[29] ),
        .I1(\mem_rdata_q_reg_n_1_[28] ),
        .I2(\mem_rdata_q_reg_n_1_[25] ),
        .I3(\mem_rdata_q_reg_n_1_[26] ),
        .I4(\mem_rdata_q_reg_n_1_[27] ),
        .O(instr_sub_i_2_n_1));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_sub_i_3
       (.I0(\mem_rdata_q_reg[14]_0 [5]),
        .I1(\mem_rdata_q_reg[14]_0 [4]),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .O(instr_sub_i_3_n_1));
  FDRE instr_sub_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sub0),
        .Q(instr_sub),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_sw_i_1
       (.I0(is_sb_sh_sw),
        .I1(\mem_rdata_q_reg[14]_0 [5]),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .I3(\mem_rdata_q_reg[14]_0 [4]),
        .O(instr_sw0));
  FDRE instr_sw_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sw0),
        .Q(instr_sw),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    instr_xor_i_1
       (.I0(instr_and_i_2_n_1),
        .I1(is_alu_reg_reg),
        .I2(\mem_rdata_q_reg[14]_0 [4]),
        .I3(\mem_rdata_q_reg[14]_0 [6]),
        .I4(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_xor0));
  FDRE instr_xor_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xor0),
        .Q(instr_xor),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_xori_i_1
       (.I0(is_alu_reg_imm),
        .I1(\mem_rdata_q_reg[14]_0 [4]),
        .I2(\mem_rdata_q_reg[14]_0 [6]),
        .I3(\mem_rdata_q_reg[14]_0 [5]),
        .O(instr_xori0));
  FDRE instr_xori_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xori0),
        .Q(instr_xori),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    is_alu_reg_imm_i_1
       (.I0(\mem_rdata_q_reg[5]_0 [1]),
        .I1(\mem_rdata_q_reg[5]_0 [2]),
        .I2(instr_auipc_i_2_n_1),
        .I3(\mem_rdata_q_reg[5]_0 [0]),
        .O(is_alu_reg_imm_i_1_n_1));
  FDRE is_alu_reg_imm_reg
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(is_alu_reg_imm_i_1_n_1),
        .Q(is_alu_reg_imm),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    is_alu_reg_reg_i_1
       (.I0(\mem_rdata_q_reg[5]_0 [2]),
        .I1(\mem_rdata_q_reg[5]_0 [1]),
        .I2(instr_auipc_i_2_n_1),
        .I3(\mem_rdata_q_reg[5]_0 [0]),
        .O(is_alu_reg_reg_i_1_n_1));
  FDRE is_alu_reg_reg_reg
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(is_alu_reg_reg_i_1_n_1),
        .Q(is_alu_reg_reg),
        .R(\<const0> ));
  FDRE is_beq_bne_blt_bge_bltu_bgeu_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(is_beq_bne_blt_bge_bltu_bgeu_reg_2),
        .Q(is_beq_bne_blt_bge_bltu_bgeu),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    is_compare_i_1
       (.I0(instr_slti),
        .I1(instr_sltiu),
        .I2(is_beq_bne_blt_bge_bltu_bgeu),
        .I3(is_compare_i_2_n_1),
        .I4(\cpu_state_reg[7]_1 ),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub0),
        .O(is_compare_i_1_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    is_compare_i_2
       (.I0(instr_slt),
        .I1(instr_sltu),
        .O(is_compare_i_2_n_1));
  FDRE is_compare_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(is_compare_i_1_n_1),
        .Q(is_compare),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hEAEE)) 
    is_jalr_addi_slti_sltiu_xori_ori_andi_i_1
       (.I0(instr_jalr),
        .I1(is_alu_reg_imm),
        .I2(\mem_rdata_q_reg[14]_0 [5]),
        .I3(\mem_rdata_q_reg[14]_0 [4]),
        .O(is_jalr_addi_slti_sltiu_xori_ori_andi0));
  FDRE is_jalr_addi_slti_sltiu_xori_ori_andi_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_jalr_addi_slti_sltiu_xori_ori_andi0),
        .Q(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    is_lb_lh_lw_lbu_lhu_i_1
       (.I0(\mem_rdata_q_reg[5]_0 [2]),
        .I1(\mem_rdata_q_reg[5]_0 [0]),
        .I2(instr_auipc_i_2_n_1),
        .I3(\mem_rdata_q_reg[5]_0 [1]),
        .O(is_lb_lh_lw_lbu_lhu_i_1_n_1));
  FDRE is_lb_lh_lw_lbu_lhu_reg
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(is_lb_lh_lw_lbu_lhu_i_1_n_1),
        .Q(is_lb_lh_lw_lbu_lhu),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lbu_lhu_lw_i_1
       (.I0(instr_lw),
        .I1(instr_lbu),
        .I2(instr_lhu),
        .O(is_lbu_lhu_lw_i_1_n_1));
  FDRE is_lbu_lhu_lw_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(is_lbu_lhu_lw_i_1_n_1),
        .Q(is_lbu_lhu_lw),
        .R(\<const0> ));
  FDRE is_lui_auipc_jal_jalr_addi_add_sub_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(is_lui_auipc_jal_jalr_addi_add_sub_reg_0),
        .Q(is_lui_auipc_jal_jalr_addi_add_sub),
        .R(\<const0> ));
  FDRE is_lui_auipc_jal_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(instr_jal_reg_0),
        .Q(is_lui_auipc_jal),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    is_sb_sh_sw_i_1
       (.I0(\mem_rdata_q_reg[5]_0 [2]),
        .I1(\mem_rdata_q_reg[5]_0 [0]),
        .I2(instr_auipc_i_2_n_1),
        .I3(\mem_rdata_q_reg[5]_0 [1]),
        .O(is_sb_sh_sw_i_1_n_1));
  FDRE is_sb_sh_sw_reg
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(is_sb_sh_sw_i_1_n_1),
        .Q(is_sb_sh_sw),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h000000000B000000)) 
    is_slli_srli_srai_i_1
       (.I0(\mem_rdata_q_reg[14]_0 [6]),
        .I1(\mem_rdata_q_reg_n_1_[30] ),
        .I2(\mem_rdata_q_reg_n_1_[31] ),
        .I3(instr_sub_i_2_n_1),
        .I4(is_alu_reg_imm),
        .I5(is_slli_srli_srai_i_2_n_1),
        .O(is_slli_srli_srai0));
  LUT2 #(
    .INIT(4'hB)) 
    is_slli_srli_srai_i_2
       (.I0(\mem_rdata_q_reg[14]_0 [5]),
        .I1(\mem_rdata_q_reg[14]_0 [4]),
        .O(is_slli_srli_srai_i_2_n_1));
  FDRE is_slli_srli_srai_reg
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_slli_srli_srai0),
        .Q(is_slli_srli_srai),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_slti_blt_slt_i_1
       (.I0(instr_slt),
        .I1(instr_slti),
        .I2(instr_blt),
        .O(is_slti_blt_slt_i_1_n_1));
  FDRE is_slti_blt_slt_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(is_slti_blt_slt_i_1_n_1),
        .Q(is_slti_blt_slt),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_sltiu_bltu_sltu_i_1
       (.I0(instr_sltu),
        .I1(instr_sltiu),
        .I2(instr_bltu),
        .O(is_sltiu_bltu_sltu_i_1_n_1));
  FDRE is_sltiu_bltu_sltu_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(is_sltiu_bltu_sltu_i_1_n_1),
        .Q(is_sltiu_bltu_sltu),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'hB)) 
    latched_branch_i_2
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(instr_jalr),
        .O(is_beq_bne_blt_bge_bltu_bgeu_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    latched_branch_i_3
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .O(decoder_trigger_reg_0));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    latched_branch_i_4
       (.I0(Q[1]),
        .I1(\cpu_state_reg_n_1_[7] ),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(\cpu_state_reg_n_1_[1] ),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(latched_branch));
  FDRE latched_branch_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(latched_branch_reg_1),
        .Q(latched_branch_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    latched_is_lh_i_1
       (.I0(Q[2]),
        .I1(\cpu_state_reg_n_1_[0] ),
        .I2(latched_is_lh_i_3_n_1),
        .I3(decoder_pseudo_trigger_i_3_n_1),
        .I4(\cpu_state_reg_n_1_[1] ),
        .I5(\cpu_state_reg_n_1_[7] ),
        .O(latched_is_lu));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    latched_is_lh_i_2
       (.I0(instr_lh),
        .I1(Q[2]),
        .O(latched_is_lh));
  LUT4 #(
    .INIT(16'h0015)) 
    latched_is_lh_i_3
       (.I0(Q[2]),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(pcpi_mul_n_40),
        .I3(mem_do_rdata),
        .O(latched_is_lh_i_3_n_1));
  FDRE latched_is_lh_reg
       (.C(sys_clk_BUFG),
        .CE(latched_is_lu),
        .D(latched_is_lh),
        .Q(latched_is_lh_reg_n_1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    latched_is_lu_i_1
       (.I0(is_lbu_lhu_lw),
        .I1(Q[2]),
        .O(latched_is_lu_i_1_n_1));
  FDRE latched_is_lu_reg
       (.C(sys_clk_BUFG),
        .CE(latched_is_lu),
        .D(latched_is_lu_i_1_n_1),
        .Q(latched_is_lu_reg_n_1),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \latched_rd[4]_i_1 
       (.I0(\cpu_state_reg[1]_0 ),
        .I1(reset_IBUF),
        .I2(boot_reset),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\latched_rd[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0002020000020000)) 
    \latched_rd[4]_i_2 
       (.I0(\cpu_state_reg[1]_0 ),
        .I1(reset_IBUF),
        .I2(boot_reset),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\latched_rd[4]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \latched_rd[4]_i_3 
       (.I0(\cpu_state_reg_n_1_[1] ),
        .I1(\cpu_state_reg_n_1_[0] ),
        .I2(\cpu_state_reg_n_1_[7] ),
        .I3(Q[1]),
        .O(\cpu_state_reg[1]_0 ));
  FDRE \latched_rd_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\latched_rd[4]_i_2_n_1 ),
        .D(decoded_rd[0]),
        .Q(latched_rd[0]),
        .R(\latched_rd[4]_i_1_n_1 ));
  FDRE \latched_rd_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\latched_rd[4]_i_2_n_1 ),
        .D(decoded_rd[1]),
        .Q(latched_rd[1]),
        .R(\latched_rd[4]_i_1_n_1 ));
  FDRE \latched_rd_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\latched_rd[4]_i_2_n_1 ),
        .D(decoded_rd[2]),
        .Q(latched_rd[2]),
        .R(\latched_rd[4]_i_1_n_1 ));
  FDRE \latched_rd_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\latched_rd[4]_i_2_n_1 ),
        .D(decoded_rd[3]),
        .Q(latched_rd[3]),
        .R(\latched_rd[4]_i_1_n_1 ));
  FDRE \latched_rd_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\latched_rd[4]_i_2_n_1 ),
        .D(decoded_rd[4]),
        .Q(latched_rd[4]),
        .R(\latched_rd[4]_i_1_n_1 ));
  FDRE latched_stalu_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(latched_stalu_reg_1),
        .Q(latched_stalu_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    latched_store_i_2
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(decoder_trigger_i_3_n_1),
        .I2(is_beq_bne_blt_bge_bltu_bgeu),
        .I3(Q[0]),
        .O(\cpu_state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    latched_store_i_3
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\cpu_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEE)) 
    latched_store_i_5
       (.I0(\cpu_state_reg_n_1_[7] ),
        .I1(\cpu_state_reg_n_1_[1] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\cpu_state_reg[7]_0 ));
  FDRE latched_store_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(latched_store_reg_1),
        .Q(latched_store_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[10]_i_1 
       (.I0(\reg_op1_reg_n_1_[10] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[10]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[10] ),
        .O(\mem_addr[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[11]_i_1 
       (.I0(\reg_op1_reg_n_1_[11] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[11]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[11] ),
        .O(\mem_addr[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[12]_i_1 
       (.I0(\reg_op1_reg_n_1_[12] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[12]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[12] ),
        .O(\mem_addr[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[13]_i_1 
       (.I0(\reg_op1_reg_n_1_[13] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[13]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[13] ),
        .O(\mem_addr[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[29]_i_1 
       (.I0(\reg_op1_reg_n_1_[29] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[29]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[29] ),
        .O(\mem_addr[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[2]_i_1 
       (.I0(\reg_op1_reg_n_1_[2] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[2]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[2] ),
        .O(\mem_addr[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[30]_i_1 
       (.I0(\reg_op1_reg_n_1_[30] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[30]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[30] ),
        .O(\mem_addr[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000EF00)) 
    \mem_addr[31]_i_1 
       (.I0(mem_do_rdata),
        .I1(mem_do_wdata),
        .I2(\mem_addr[31]_i_3_n_1 ),
        .I3(\mem_wstrb_reg[0]_1 ),
        .I4(\mem_state_reg_n_1_[1] ),
        .I5(\mem_state_reg_n_1_[0] ),
        .O(\mem_addr[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[31]_i_2 
       (.I0(\reg_op1_reg_n_1_[31] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[31]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[31] ),
        .O(\mem_addr[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_addr[31]_i_3 
       (.I0(mem_do_prefetch_reg_n_1),
        .I1(mem_do_rinst_reg_n_1),
        .O(\mem_addr[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mem_addr[31]_i_5 
       (.I0(latched_store_reg_0),
        .I1(latched_branch_reg_0),
        .O(\mem_addr[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[3]_i_1 
       (.I0(\reg_op1_reg_n_1_[3] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[3]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[3] ),
        .O(\mem_addr[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[4]_i_1 
       (.I0(\reg_op1_reg_n_1_[4] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[4]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[4] ),
        .O(\mem_addr[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[5]_i_1 
       (.I0(\reg_op1_reg_n_1_[5] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[5]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[5] ),
        .O(\mem_addr[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[6]_i_1 
       (.I0(\reg_op1_reg_n_1_[6] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[6]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[6] ),
        .O(\mem_addr[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[7]_i_1 
       (.I0(\reg_op1_reg_n_1_[7] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[7]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[7] ),
        .O(\mem_addr[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[8]_i_1 
       (.I0(\reg_op1_reg_n_1_[8] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[8]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[8] ),
        .O(\mem_addr[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[9]_i_1 
       (.I0(\reg_op1_reg_n_1_[9] ),
        .I1(mem_do_prefetch_reg_n_1),
        .I2(mem_do_rinst_reg_n_1),
        .I3(reg_next_pc_reg[9]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(\reg_out_reg_n_1_[9] ),
        .O(\mem_addr[9]_i_1_n_1 ));
  FDRE \mem_addr_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[10]_i_1_n_1 ),
        .Q(p_2_in[10]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[11]_i_1_n_1 ),
        .Q(p_2_in[11]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[12]_i_1_n_1 ),
        .Q(\mem_addr_reg[31]_1 [0]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[13]_i_1_n_1 ),
        .Q(\mem_addr_reg[31]_1 [1]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[29]_i_1_n_1 ),
        .Q(p_2_in[29]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[2]_i_1_n_1 ),
        .Q(p_2_in[2]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[30]_i_1_n_1 ),
        .Q(p_2_in[30]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[31]_i_2_n_1 ),
        .Q(\mem_addr_reg[31]_1 [2]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[3]_i_1_n_1 ),
        .Q(p_2_in[3]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[4]_i_1_n_1 ),
        .Q(p_2_in[4]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[5]_i_1_n_1 ),
        .Q(p_2_in[5]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[6]_i_1_n_1 ),
        .Q(p_2_in[6]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[7]_i_1_n_1 ),
        .Q(p_2_in[7]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[8]_i_1_n_1 ),
        .Q(p_2_in[8]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_addr[9]_i_1_n_1 ),
        .Q(p_2_in[9]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h00000000AA2AAAEA)) 
    mem_do_prefetch_i_1
       (.I0(mem_do_prefetch_reg_n_1),
        .I1(cpuregs_reg_r1_0_31_0_13_i_16_n_1),
        .I2(decoder_trigger_reg_n_1),
        .I3(instr_jal),
        .I4(instr_jalr),
        .I5(mem_do_rinst0),
        .O(mem_do_prefetch_i_1_n_1));
  FDRE mem_do_prefetch_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(mem_do_prefetch_i_1_n_1),
        .Q(mem_do_prefetch_reg_n_1),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_do_rdata_i_2
       (.I0(Q[0]),
        .I1(reset_IBUF),
        .I2(boot_reset),
        .I3(\cpu_state_reg_n_1_[7] ),
        .O(\cpu_state_reg[3]_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h171717171F1F1FFF)) 
    mem_do_rdata_i_4
       (.I0(\mem_state_reg_n_1_[0] ),
        .I1(\mem_state_reg_n_1_[1] ),
        .I2(\decoded_imm_uj_reg[29]_0 ),
        .I3(mem_do_wdata),
        .I4(mem_do_rdata),
        .I5(mem_do_rinst_reg_n_1),
        .O(\mem_state_reg[0]_0 ));
  FDRE mem_do_rdata_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(mem_do_rdata_reg_0),
        .Q(mem_do_rdata),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'h8A)) 
    mem_do_rinst_i_3
       (.I0(Q[2]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(mem_do_rinst_i_3_n_1));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    mem_do_rinst_i_5
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(decoder_trigger_i_3_n_1),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\cpu_state_reg[7]_1 ),
        .I5(\cpu_state_reg[1]_0 ),
        .O(mem_do_rinst_i_5_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF57)) 
    mem_do_rinst_i_6
       (.I0(\cpu_state_reg[1]_1 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\cpu_state_reg_n_1_[7] ),
        .I4(boot_reset),
        .I5(reset_IBUF),
        .O(mem_do_rinst_i_6_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD0000)) 
    mem_do_rinst_i_7
       (.I0(pcpi_mul_n_82),
        .I1(mem_do_rinst_i_8_n_1),
        .I2(pcpi_mul_n_84),
        .I3(pcpi_mul_n_85),
        .I4(is_lb_lh_lw_lbu_lhu),
        .I5(\cpu_state[3]_i_2_n_1 ),
        .O(mem_do_rinst_i_7_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_do_rinst_i_8
       (.I0(instr_jalr),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(instr_jal),
        .O(mem_do_rinst_i_8_n_1));
  FDRE mem_do_rinst_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(pcpi_div_n_4),
        .Q(mem_do_rinst_reg_n_1),
        .R(\<const0> ));
  FDRE mem_do_wdata_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(mem_do_wdata_reg_0),
        .Q(mem_do_wdata),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'h54)) 
    mem_instr_i_1
       (.I0(mem_do_wdata),
        .I1(mem_do_rinst_reg_n_1),
        .I2(mem_do_prefetch_reg_n_1),
        .O(mem_instr_i_1_n_1));
  FDRE mem_instr_reg
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(mem_instr_i_1_n_1),
        .Q(mem_instr_reg_0),
        .R(\<const0> ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[0] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[0] ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[10] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[10]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[10]_i_1 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .O(\mem_la_wdata_reg[10]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[11] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[11]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[11]_i_1 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[11] ),
        .O(\mem_la_wdata_reg[11]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[12] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[12]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[12] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[12]_i_1 
       (.I0(\reg_op2_reg_n_1_[4] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[12] ),
        .O(\mem_la_wdata_reg[12]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[13] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[13]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[13] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[13]_i_1 
       (.I0(\reg_op2_reg_n_1_[5] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[13] ),
        .O(\mem_la_wdata_reg[13]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[14] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[14]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[14]_i_1 
       (.I0(\reg_op2_reg_n_1_[6] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[14] ),
        .O(\mem_la_wdata_reg[14]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[15] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[15]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[15]_i_1 
       (.I0(\reg_op2_reg_n_1_[7] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[15] ),
        .O(\mem_la_wdata_reg[15]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[16] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[16]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[16] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[16]_i_1 
       (.I0(\reg_op2_reg_n_1_[16] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[0] ),
        .O(\mem_la_wdata_reg[16]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[17] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[17]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[17] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[17]_i_1 
       (.I0(\reg_op2_reg_n_1_[17] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[1] ),
        .O(\mem_la_wdata_reg[17]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[18] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[18]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[18] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[18]_i_1 
       (.I0(\reg_op2_reg_n_1_[18] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[2] ),
        .O(\mem_la_wdata_reg[18]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[19] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[19]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[19] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[19]_i_1 
       (.I0(\reg_op2_reg_n_1_[19] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[3] ),
        .O(\mem_la_wdata_reg[19]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[1] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[1] ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[20] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[20]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[20] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[20]_i_1 
       (.I0(\reg_op2_reg_n_1_[20] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[4] ),
        .O(\mem_la_wdata_reg[20]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[21] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[21]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[21] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[21]_i_1 
       (.I0(\reg_op2_reg_n_1_[21] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[5] ),
        .O(\mem_la_wdata_reg[21]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[22] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[22]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[22] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[22]_i_1 
       (.I0(\reg_op2_reg_n_1_[22] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[6] ),
        .O(\mem_la_wdata_reg[22]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[23] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[23]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[23] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[23]_i_1 
       (.I0(\reg_op2_reg_n_1_[23] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op2_reg_n_1_[7] ),
        .O(\mem_la_wdata_reg[23]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[24] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[24]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[24] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[24]_i_1 
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[8] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[24] ),
        .O(\mem_la_wdata_reg[24]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[25] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[25]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[25] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[25]_i_1 
       (.I0(\reg_op2_reg_n_1_[1] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[9] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[25] ),
        .O(\mem_la_wdata_reg[25]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[26] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[26]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[26] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[26]_i_1 
       (.I0(\reg_op2_reg_n_1_[2] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[10] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[26] ),
        .O(\mem_la_wdata_reg[26]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[27] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[27]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[27] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[27]_i_1 
       (.I0(\reg_op2_reg_n_1_[3] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[11] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[27] ),
        .O(\mem_la_wdata_reg[27]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[28] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[28]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[28] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[28]_i_1 
       (.I0(\reg_op2_reg_n_1_[4] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[12] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[28] ),
        .O(\mem_la_wdata_reg[28]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[29] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[29]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[29] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[29]_i_1 
       (.I0(\reg_op2_reg_n_1_[5] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[13] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[29] ),
        .O(\mem_la_wdata_reg[29]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[2] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[2] ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[30] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[30]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[30] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[30]_i_1 
       (.I0(\reg_op2_reg_n_1_[6] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[14] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[30] ),
        .O(\mem_la_wdata_reg[30]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[31] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[31]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[31] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[31]_i_1 
       (.I0(\reg_op2_reg_n_1_[7] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[15] ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op2_reg_n_1_[31] ),
        .O(\mem_la_wdata_reg[31]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[3] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[3] ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[4] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[4] ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[5] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[5] ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[6] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[6] ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[7] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_1_[7] ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[8] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[8]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[8]_i_1 
       (.I0(\reg_op2_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[8] ),
        .O(\mem_la_wdata_reg[8]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[9] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[9]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_1_[9] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[9]_i_1 
       (.I0(\reg_op2_reg_n_1_[1] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\reg_op2_reg_n_1_[9] ),
        .O(\mem_la_wdata_reg[9]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[0] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[0]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_1_[0] ));
  LUT4 #(
    .INIT(16'h03F7)) 
    \mem_la_wstrb_reg[0]_i_1 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .O(\mem_la_wstrb_reg[0]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[1] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[1]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_1_[1] ));
  LUT4 #(
    .INIT(16'h03FB)) 
    \mem_la_wstrb_reg[1]_i_1 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .O(\mem_la_wstrb_reg[1]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[2] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[2]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_1_[2] ));
  LUT4 #(
    .INIT(16'hD0F3)) 
    \mem_la_wstrb_reg[2]_i_1 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\reg_op1_reg_n_1_[1] ),
        .I3(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_la_wstrb_reg[2]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[3] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[3]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_1_[3] ));
  LUT4 #(
    .INIT(16'hE0F3)) 
    \mem_la_wstrb_reg[3]_i_1 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\reg_op1_reg_n_1_[1] ),
        .I3(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_la_wstrb_reg[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[10]_i_2 
       (.I0(\mem_addr_reg[3]_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(\mem_rdata_q_reg[15]_1 ),
        .I3(\mem_rdata_q_reg[15]_2 [2]),
        .I4(\mem_rdata_q_reg[31]_0 [40]),
        .I5(\mem_addr_reg[3]_0 ),
        .O(\counter_reg_reg[15] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[11]_i_2 
       (.I0(\mem_addr_reg[3]_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [10]),
        .I2(\mem_rdata_q_reg[15]_1 ),
        .I3(\mem_rdata_q_reg[15]_2 [3]),
        .I4(\mem_rdata_q_reg[31]_0 [41]),
        .I5(\mem_addr_reg[3]_0 ),
        .O(\counter_reg_reg[15] [4]));
  LUT3 #(
    .INIT(8'h01)) 
    \mem_rdata_q[15]_i_3 
       (.I0(mem_instr_reg_0),
        .I1(\mem_rdata_q_reg[6]_2 ),
        .I2(\mem_rdata_q_reg[8]_1 ),
        .O(mem_instr_reg_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[15]_i_4 
       (.I0(\mem_addr_reg[3]_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [14]),
        .I2(\mem_rdata_q_reg[15]_1 ),
        .I3(\mem_rdata_q_reg[15]_2 [7]),
        .I4(\mem_rdata_q_reg[31]_0 [45]),
        .I5(\mem_addr_reg[3]_0 ),
        .O(\counter_reg_reg[15] [8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[16]_i_1 
       (.I0(\mem_rdata_q_reg[16]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [46]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [15]),
        .O(\mem_rdata_q[16]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[17]_i_1 
       (.I0(\mem_rdata_q_reg[17]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [47]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [16]),
        .O(\mem_rdata_q[17]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[18]_i_1 
       (.I0(\mem_rdata_q_reg[18]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [48]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [17]),
        .O(\mem_rdata_q[18]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[19]_i_1 
       (.I0(\mem_rdata_q_reg[19]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [49]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [18]),
        .O(\mem_rdata_q[19]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hE2E2E2E2EEE2E2E2)) 
    \mem_rdata_q[1]_i_1 
       (.I0(\mem_rdata_q_reg[14]_0 [1]),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[1]_1 ),
        .I3(pbus_resp[2]),
        .I4(\mem_rdata_q_reg[6]_2 ),
        .I5(mem_instr_reg_0),
        .O(\mem_rdata_q[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[1]_i_3 
       (.I0(\mem_rdata_q_reg[1]_0 ),
        .I1(\mem_addr_reg[3]_0 ),
        .I2(\mem_rdata_q_reg[31]_0 [32]),
        .I3(\mem_addr_reg[3]_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [1]),
        .O(pbus_resp[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[20]_i_1 
       (.I0(\mem_rdata_q_reg[20]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [50]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [19]),
        .O(\mem_rdata_q[20]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[21]_i_1 
       (.I0(\mem_rdata_q_reg[21]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [51]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [20]),
        .O(\mem_rdata_q[21]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[22]_i_1 
       (.I0(\mem_rdata_q_reg[22]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [52]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [21]),
        .O(\mem_rdata_q[22]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[23]_i_1 
       (.I0(\mem_rdata_q_reg[23]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [53]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [22]),
        .O(\mem_rdata_q[23]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[24]_i_1 
       (.I0(\mem_rdata_q_reg[24]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [54]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [23]),
        .O(\mem_rdata_q[24]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[25]_i_1 
       (.I0(\mem_rdata_q_reg[25]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [55]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [24]),
        .O(\mem_rdata_q[25]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[26]_i_1 
       (.I0(\mem_rdata_q_reg[26]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [56]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [25]),
        .O(\mem_rdata_q[26]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[27]_i_1 
       (.I0(\mem_rdata_q_reg[27]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [57]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [26]),
        .O(\mem_rdata_q[27]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[28]_i_1 
       (.I0(\mem_rdata_q_reg[28]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [58]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [27]),
        .O(\mem_rdata_q[28]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[29]_i_1 
       (.I0(\mem_rdata_q_reg[29]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [59]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [28]),
        .O(\mem_rdata_q[29]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hE2E2E2E2EEE2E2E2)) 
    \mem_rdata_q[2]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[2] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[2]_1 ),
        .I3(\counter_reg_reg[15] [0]),
        .I4(\mem_rdata_q_reg[6]_2 ),
        .I5(mem_instr_reg_0),
        .O(\mem_rdata_q_reg[5]_0 [0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[2]_i_3 
       (.I0(\mem_rdata_q_reg[2]_0 ),
        .I1(\mem_addr_reg[3]_0 ),
        .I2(\mem_rdata_q_reg[31]_0 [33]),
        .I3(\mem_addr_reg[3]_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [2]),
        .O(\counter_reg_reg[15] [0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[30]_i_1 
       (.I0(\mem_rdata_q_reg[30]_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [60]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [29]),
        .O(\mem_rdata_q[30]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[31]_i_2 
       (.I0(\mem_rdata_q_reg[31]_1 ),
        .I1(\mem_rdata_q[31]_i_4_n_1 ),
        .I2(\mem_rdata_q_reg[31]_0 [61]),
        .I3(\mem_rdata_q[31]_i_5_n_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [30]),
        .O(\mem_rdata_q[31]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem_rdata_q[31]_i_4 
       (.I0(\TIMER_SAMPLE[0]_i_2_n_1 ),
        .I1(p_2_in[3]),
        .I2(p_2_in[2]),
        .I3(p_2_in[4]),
        .I4(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem_rdata_q[31]_i_5 
       (.I0(\TIMER_SAMPLE[0]_i_2_n_1 ),
        .I1(p_2_in[3]),
        .I2(p_2_in[4]),
        .I3(p_2_in[2]),
        .I4(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[31]_i_5_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hE2E2E2E2EEE2E2E2)) 
    \mem_rdata_q[3]_i_1 
       (.I0(\mem_rdata_q_reg[14]_0 [2]),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[3]_1 ),
        .I3(pbus_resp[4]),
        .I4(\mem_rdata_q_reg[6]_2 ),
        .I5(mem_instr_reg_0),
        .O(\mem_rdata_q[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[3]_i_3 
       (.I0(\mem_rdata_q_reg[3]_0 ),
        .I1(\mem_addr_reg[3]_0 ),
        .I2(\mem_rdata_q_reg[31]_0 [34]),
        .I3(\mem_addr_reg[3]_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [3]),
        .O(pbus_resp[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hE2E2E2E2EEE2E2E2)) 
    \mem_rdata_q[4]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[4] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[4]_1 ),
        .I3(pbus_resp[5]),
        .I4(\mem_rdata_q_reg[6]_2 ),
        .I5(mem_instr_reg_0),
        .O(\mem_rdata_q_reg[5]_0 [1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[4]_i_3 
       (.I0(\mem_rdata_q_reg[4]_0 ),
        .I1(\mem_addr_reg[3]_0 ),
        .I2(\mem_rdata_q_reg[31]_0 [35]),
        .I3(\mem_addr_reg[3]_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [4]),
        .O(pbus_resp[5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hE2E2E2E2EEE2E2E2)) 
    \mem_rdata_q[5]_i_1 
       (.I0(\mem_rdata_q_reg_n_1_[5] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[5]_2 ),
        .I3(pbus_resp[6]),
        .I4(\mem_rdata_q_reg[6]_2 ),
        .I5(mem_instr_reg_0),
        .O(\mem_rdata_q_reg[5]_0 [2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[5]_i_3 
       (.I0(\mem_rdata_q_reg[5]_1 ),
        .I1(\mem_addr_reg[3]_0 ),
        .I2(\mem_rdata_q_reg[31]_0 [36]),
        .I3(\mem_addr_reg[3]_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [5]),
        .O(pbus_resp[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hE2E2E2E2EEE2E2E2)) 
    \mem_rdata_q[6]_i_1 
       (.I0(\mem_rdata_q_reg[14]_0 [3]),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[6]_3 ),
        .I3(pbus_resp[7]),
        .I4(\mem_rdata_q_reg[6]_2 ),
        .I5(mem_instr_reg_0),
        .O(\mem_rdata_q[6]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \mem_rdata_q[6]_i_3 
       (.I0(\mem_rdata_q_reg[6]_1 ),
        .I1(\mem_addr_reg[3]_0 ),
        .I2(\mem_rdata_q_reg[31]_0 [37]),
        .I3(\mem_addr_reg[3]_1 ),
        .I4(\mem_rdata_q_reg[31]_0 [6]),
        .O(pbus_resp[7]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \mem_rdata_q[6]_i_5 
       (.I0(\TIMER_SAMPLE[0]_i_2_n_1 ),
        .I1(p_2_in[3]),
        .I2(p_2_in[2]),
        .I3(p_2_in[4]),
        .I4(\mem_rdata_word_reg[1]_i_4 [1]),
        .I5(\mem_rdata_word_reg[1]_i_4 [0]),
        .O(\mem_addr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \mem_rdata_q[6]_i_6 
       (.I0(\TIMER_SAMPLE[0]_i_2_n_1 ),
        .I1(p_2_in[3]),
        .I2(p_2_in[4]),
        .I3(p_2_in[2]),
        .I4(\mem_rdata_word_reg[1]_i_4 [1]),
        .I5(\mem_rdata_word_reg[1]_i_4 [0]),
        .O(\mem_addr_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[8]_i_2 
       (.I0(\mem_addr_reg[3]_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [7]),
        .I2(\mem_rdata_q_reg[15]_1 ),
        .I3(\mem_rdata_q_reg[15]_2 [0]),
        .I4(\mem_rdata_q_reg[31]_0 [38]),
        .I5(\mem_addr_reg[3]_0 ),
        .O(\counter_reg_reg[15] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[9]_i_2 
       (.I0(\mem_addr_reg[3]_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [8]),
        .I2(\mem_rdata_q_reg[15]_1 ),
        .I3(\mem_rdata_q_reg[15]_2 [1]),
        .I4(\mem_rdata_q_reg[31]_0 [39]),
        .I5(\mem_addr_reg[3]_0 ),
        .O(\counter_reg_reg[15] [2]));
  FDRE \mem_rdata_q_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\decoded_imm_uj_reg[14]_0 [0]),
        .Q(\mem_rdata_q_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[10]_1 ),
        .Q(\mem_rdata_q_reg[10]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[11]_1 ),
        .Q(\mem_rdata_q_reg[11]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\decoded_imm_uj_reg[14]_0 [1]),
        .Q(\mem_rdata_q_reg[14]_0 [4]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\decoded_imm_uj_reg[14]_0 [2]),
        .Q(\mem_rdata_q_reg[14]_0 [5]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\decoded_imm_uj_reg[14]_0 [3]),
        .Q(\mem_rdata_q_reg[14]_0 [6]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[15]_3 ),
        .Q(\mem_rdata_q_reg[15]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[16]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[17]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[18]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[19]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[1]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[20]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[21]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[22]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[23]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[23] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[24]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[24] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[25]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[26]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[27]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[28]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[29]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q_reg[5]_0 [0]),
        .Q(\mem_rdata_q_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[30]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[31]_i_2_n_1 ),
        .Q(\mem_rdata_q_reg_n_1_[31] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[3]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg[14]_0 [2]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q_reg[5]_0 [1]),
        .Q(\mem_rdata_q_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q_reg[5]_0 [2]),
        .Q(\mem_rdata_q_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[6]_i_1_n_1 ),
        .Q(\mem_rdata_q_reg[14]_0 [3]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[7]_1 ),
        .Q(\mem_rdata_q_reg[7]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[8]_2 ),
        .Q(\mem_rdata_q_reg[8]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[9]_1 ),
        .Q(\mem_rdata_q_reg[9]_0 ),
        .R(\<const0> ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[0] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[0]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[0]_i_1 
       (.I0(\mem_rdata_word_reg[0]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[16]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(is_beq_bne_blt_bge_bltu_bgeu_reg_3),
        .O(\mem_rdata_word_reg[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h000AC00000000000)) 
    \mem_rdata_word_reg[0]_i_10 
       (.I0(\mem_rdata_q_reg[31]_0 [0]),
        .I1(\mem_rdata_q_reg[31]_0 [31]),
        .I2(slaves_req__0[108]),
        .I3(slaves_req__0[107]),
        .I4(slaves_req__0[109]),
        .I5(\mem_rdata_word_reg[0]_i_4 ),
        .O(\counter_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \mem_rdata_word_reg[0]_i_12 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_2_in[3]),
        .O(slaves_req__0[108]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \mem_rdata_word_reg[0]_i_13 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_2_in[2]),
        .O(slaves_req__0[107]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \mem_rdata_word_reg[0]_i_14 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .I3(p_2_in[29]),
        .I4(p_2_in[4]),
        .O(slaves_req__0[109]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[0]_i_2 
       (.I0(\mem_rdata_q[16]_i_1_n_1 ),
        .I1(\mem_rdata_q[24]_i_1_n_1 ),
        .I2(is_beq_bne_blt_bge_bltu_bgeu_reg_3),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_q_reg[8]_2 ),
        .O(\mem_rdata_word_reg[0]_i_2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[10] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[10]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[10]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[10]_i_1 
       (.I0(\mem_rdata_q_reg[10]_1 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[26]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[10]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[11] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[11]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[11]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[11]_i_1 
       (.I0(\mem_rdata_q_reg[11]_1 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[27]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[11]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[12] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[12]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[12]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[12]_i_1 
       (.I0(\mem_rdata_word_reg[4]_i_1_0 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[28]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[12]_i_3 
       (.I0(\mem_addr_reg[3]_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [11]),
        .I2(\mem_rdata_q_reg[15]_1 ),
        .I3(\mem_rdata_q_reg[15]_2 [4]),
        .I4(\mem_rdata_q_reg[31]_0 [42]),
        .I5(\mem_addr_reg[3]_0 ),
        .O(\counter_reg_reg[15] [5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[13] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[13]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[13]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[13]_i_1 
       (.I0(\mem_rdata_word_reg[5]_i_1_0 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[29]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[13]_i_3 
       (.I0(\mem_addr_reg[3]_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [12]),
        .I2(\mem_rdata_q_reg[15]_1 ),
        .I3(\mem_rdata_q_reg[15]_2 [5]),
        .I4(\mem_rdata_q_reg[31]_0 [43]),
        .I5(\mem_addr_reg[3]_0 ),
        .O(\counter_reg_reg[15] [6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[14] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[14]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[14]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[14]_i_1 
       (.I0(\mem_rdata_word_reg[6]_i_1_0 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[30]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_word_reg[14]_i_3 
       (.I0(\mem_addr_reg[3]_1 ),
        .I1(\mem_rdata_q_reg[31]_0 [13]),
        .I2(\mem_rdata_q_reg[15]_1 ),
        .I3(\mem_rdata_q_reg[15]_2 [6]),
        .I4(\mem_rdata_q_reg[31]_0 [44]),
        .I5(\mem_addr_reg[3]_0 ),
        .O(\counter_reg_reg[15] [7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[15] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[15]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[15]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[15]_i_1 
       (.I0(\mem_rdata_q_reg[15]_3 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[31]_i_2_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[15]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[16] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[16]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[16]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[16]_i_1 
       (.I0(\mem_rdata_q[16]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[16]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[17] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[17]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[17]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[17]_i_1 
       (.I0(\mem_rdata_q[17]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[17]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[18] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[18]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[18]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[18]_i_1 
       (.I0(\mem_rdata_q[18]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[18]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[19] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[19]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[19]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[19]_i_1 
       (.I0(\mem_rdata_q[19]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[19]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[1] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[1]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[1]_i_1 
       (.I0(\mem_rdata_word_reg[1]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[17]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(is_beq_bne_blt_bge_bltu_bgeu_reg_4),
        .O(\mem_rdata_word_reg[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[1]_i_2 
       (.I0(\mem_rdata_q[17]_i_1_n_1 ),
        .I1(\mem_rdata_q[25]_i_1_n_1 ),
        .I2(is_beq_bne_blt_bge_bltu_bgeu_reg_4),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_q_reg[9]_1 ),
        .O(\mem_rdata_word_reg[1]_i_2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[20] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[20]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[20]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[20]_i_1 
       (.I0(\mem_rdata_q[20]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[20]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[21] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[21]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[21]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[21]_i_1 
       (.I0(\mem_rdata_q[21]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[21]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[22] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[22]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[22]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[22]_i_1 
       (.I0(\mem_rdata_q[22]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[22]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[23] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[23]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[23]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[23]_i_1 
       (.I0(\mem_rdata_q[23]_i_1_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .I2(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[23]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[24] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[24]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[24]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[24]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[24]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[24]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[25] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[25]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[25]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[25]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[25]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[25]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[26] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[26]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[26]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[26]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[26]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[26]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[27] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[27]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[27]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[27]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[27]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[27]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[28] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[28]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[28]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[28]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[28]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[28]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[29] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[29]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[29]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[29]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[29]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[29]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[2] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[2]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[2]_i_1 
       (.I0(\mem_rdata_word_reg[2]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[18]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_word_reg[2]_0 ),
        .O(\mem_rdata_word_reg[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[2]_i_2 
       (.I0(\mem_rdata_q[18]_i_1_n_1 ),
        .I1(\mem_rdata_q[26]_i_1_n_1 ),
        .I2(\mem_rdata_word_reg[2]_0 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_q_reg[10]_1 ),
        .O(\mem_rdata_word_reg[2]_i_2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[30] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[30]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[30]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[30]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[30]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[31] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[31]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[31]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[31]_i_1 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[31]_i_2_n_1 ),
        .O(\mem_rdata_word_reg[31]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[3] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[3]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[3]_i_1 
       (.I0(\mem_rdata_word_reg[3]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[19]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_word_reg[3]_0 ),
        .O(\mem_rdata_word_reg[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[3]_i_2 
       (.I0(\mem_rdata_q[19]_i_1_n_1 ),
        .I1(\mem_rdata_q[27]_i_1_n_1 ),
        .I2(\mem_rdata_word_reg[3]_0 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_q_reg[11]_1 ),
        .O(\mem_rdata_word_reg[3]_i_2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[4] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[4]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[4]_i_1 
       (.I0(\mem_rdata_word_reg[4]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[20]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_word_reg[4]_0 ),
        .O(\mem_rdata_word_reg[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[4]_i_2 
       (.I0(\mem_rdata_q[20]_i_1_n_1 ),
        .I1(\mem_rdata_q[28]_i_1_n_1 ),
        .I2(\mem_rdata_word_reg[4]_0 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_word_reg[4]_i_1_0 ),
        .O(\mem_rdata_word_reg[4]_i_2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[5] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[5]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[5]_i_1 
       (.I0(\mem_rdata_word_reg[5]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[21]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(\mem_rdata_word_reg[5]_0 ),
        .O(\mem_rdata_word_reg[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[5]_i_2 
       (.I0(\mem_rdata_q[21]_i_1_n_1 ),
        .I1(\mem_rdata_q[29]_i_1_n_1 ),
        .I2(\mem_rdata_word_reg[5]_0 ),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_word_reg[5]_i_1_0 ),
        .O(\mem_rdata_word_reg[5]_i_2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[6] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[6]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[6]_i_1 
       (.I0(\mem_rdata_word_reg[6]_i_2_n_1 ),
        .I1(\mem_wordsize_reg_n_1_[1] ),
        .I2(\mem_rdata_q[22]_i_1_n_1 ),
        .I3(\mem_wordsize_reg_n_1_[0] ),
        .I4(\reg_op1_reg_n_1_[1] ),
        .I5(instr_jalr_reg_1),
        .O(\mem_rdata_word_reg[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[6]_i_2 
       (.I0(\mem_rdata_q[22]_i_1_n_1 ),
        .I1(\mem_rdata_q[30]_i_1_n_1 ),
        .I2(instr_jalr_reg_1),
        .I3(\reg_op1_reg_n_1_[1] ),
        .I4(\reg_op1_reg_n_1_[0] ),
        .I5(\mem_rdata_word_reg[6]_i_1_0 ),
        .O(\mem_rdata_word_reg[6]_i_2_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[7] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[7]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[7]));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \mem_rdata_word_reg[7]_i_1 
       (.I0(\mem_rdata_word_reg[7]_i_2_n_1 ),
        .I1(\mem_rdata_q_reg[7]_1 ),
        .I2(\mem_rdata_word_reg[7]_i_3_n_1 ),
        .I3(\mem_rdata_word_reg[7]_i_4_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .I5(\mem_rdata_word_reg[7]_i_5_n_1 ),
        .O(\mem_rdata_word_reg[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h8C80)) 
    \mem_rdata_word_reg[7]_i_2 
       (.I0(\mem_rdata_q[31]_i_2_n_1 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\reg_op1_reg_n_1_[0] ),
        .I3(\mem_rdata_q[23]_i_1_n_1 ),
        .O(\mem_rdata_word_reg[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_rdata_word_reg[7]_i_3 
       (.I0(\reg_op1_reg_n_1_[0] ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[7]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mem_rdata_word_reg[7]_i_4 
       (.I0(\mem_rdata_q_reg[15]_3 ),
        .I1(\reg_op1_reg_n_1_[0] ),
        .I2(\reg_op1_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8BBB8B8B8)) 
    \mem_rdata_word_reg[7]_i_5 
       (.I0(\mem_rdata_q[23]_i_1_n_1 ),
        .I1(\mem_rdata_word_reg[7]_i_6_n_1 ),
        .I2(\mem_rdata_word_reg[7]_i_1_0 ),
        .I3(\mem_rdata_word_reg[7]_i_1_1 ),
        .I4(\mem_rdata_q_reg[6]_2 ),
        .I5(mem_instr_reg_0),
        .O(\mem_rdata_word_reg[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_word_reg[7]_i_6 
       (.I0(\mem_wordsize_reg_n_1_[0] ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[7]_i_6_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[8] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[8]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[8]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[8]_i_1 
       (.I0(\mem_rdata_q_reg[8]_2 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[24]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[8]_i_1_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[9] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[9]_i_1_n_1 ),
        .G(\mem_wstrb_reg[3]_1 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[9]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[9]_i_1 
       (.I0(\mem_rdata_q_reg[9]_1 ),
        .I1(\reg_op1_reg_n_1_[1] ),
        .I2(\mem_wordsize_reg_n_1_[0] ),
        .I3(\mem_rdata_q[25]_i_1_n_1 ),
        .I4(\mem_wordsize_reg_n_1_[1] ),
        .O(\mem_rdata_word_reg[9]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0000111D)) 
    \mem_state[0]_i_1 
       (.I0(mem_do_wdata),
        .I1(\mem_state_reg_n_1_[0] ),
        .I2(mem_do_rdata),
        .I3(mem_do_rinst_reg_n_1),
        .I4(\mem_state_reg_n_1_[1] ),
        .O(\mem_state[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \mem_state[1]_i_1 
       (.I0(mem_valid15_out),
        .I1(\cpu_state_reg[7]_1 ),
        .I2(trap_reg_0),
        .I3(mem_do_rinst_reg_n_1),
        .I4(\mem_state_reg_n_1_[0] ),
        .I5(\mem_state_reg_n_1_[1] ),
        .O(mem_state));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0000222E)) 
    \mem_state[1]_i_2 
       (.I0(mem_do_wdata),
        .I1(\mem_state_reg_n_1_[0] ),
        .I2(mem_do_rdata),
        .I3(mem_do_rinst_reg_n_1),
        .I4(\mem_state_reg_n_1_[1] ),
        .O(\mem_state[1]_i_2_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h4040444044404040)) 
    \mem_state[1]_i_3 
       (.I0(trap_reg_0),
        .I1(\cpu_state_reg[7]_1 ),
        .I2(mem_valid_i_3_n_1),
        .I3(\decoded_imm_uj_reg[29]_0 ),
        .I4(\mem_state_reg_n_1_[0] ),
        .I5(\mem_state_reg_n_1_[1] ),
        .O(mem_valid15_out));
  FDRE \mem_state_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(mem_state),
        .D(\mem_state[0]_i_1_n_1 ),
        .Q(\mem_state_reg_n_1_[0] ),
        .R(SR));
  FDRE \mem_state_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(mem_state),
        .D(\mem_state[1]_i_2_n_1 ),
        .Q(\mem_state_reg_n_1_[1] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h7077700000000000)) 
    mem_valid_i_1
       (.I0(mem_valid_reg_0),
        .I1(trap_reg_0),
        .I2(mem_valid_i_3_n_1),
        .I3(mem_valid15_out),
        .I4(cpu_valid),
        .I5(\cpu_state_reg[7]_1 ),
        .O(mem_valid_i_1_n_1));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    mem_valid_i_3
       (.I0(\mem_state_reg_n_1_[0] ),
        .I1(\mem_state_reg_n_1_[1] ),
        .I2(mem_do_rdata),
        .I3(mem_do_wdata),
        .I4(mem_do_prefetch_reg_n_1),
        .I5(mem_do_rinst_reg_n_1),
        .O(mem_valid_i_3_n_1));
  FDRE mem_valid_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(mem_valid_i_1_n_1),
        .Q(cpu_valid),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \mem_wdata[31]_i_1 
       (.I0(trap_reg_0),
        .I1(\mem_state_reg_n_1_[1] ),
        .I2(boot_reset),
        .I3(reset_IBUF),
        .I4(\mem_state_reg_n_1_[0] ),
        .I5(mem_do_wdata),
        .O(\mem_wdata[31]_i_1_n_1 ));
  FDRE \mem_wdata_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[0] ),
        .Q(p_1_in[0]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[10] ),
        .Q(p_1_in[10]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[11] ),
        .Q(p_1_in[11]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[12] ),
        .Q(p_1_in[12]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[13] ),
        .Q(p_1_in[13]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[14] ),
        .Q(p_1_in[14]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[15] ),
        .Q(p_1_in[15]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[16] ),
        .Q(p_1_in[16]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[17] ),
        .Q(p_1_in[17]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[18] ),
        .Q(p_1_in[18]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[19] ),
        .Q(p_1_in[19]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[1] ),
        .Q(p_1_in[1]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[20] ),
        .Q(p_1_in[20]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[21] ),
        .Q(p_1_in[21]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[22] ),
        .Q(p_1_in[22]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[23] ),
        .Q(p_1_in[23]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[24] ),
        .Q(p_1_in[24]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[25] ),
        .Q(p_1_in[25]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[26] ),
        .Q(p_1_in[26]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[27] ),
        .Q(p_1_in[27]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[28] ),
        .Q(p_1_in[28]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[29] ),
        .Q(p_1_in[29]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[2] ),
        .Q(p_1_in[2]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[30] ),
        .Q(p_1_in[30]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[31] ),
        .Q(p_1_in[31]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[3] ),
        .Q(p_1_in[3]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[4] ),
        .Q(p_1_in[4]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[5] ),
        .Q(p_1_in[5]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[6] ),
        .Q(p_1_in[6]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[7] ),
        .Q(p_1_in[7]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[8] ),
        .Q(p_1_in[8]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wdata[31]_i_1_n_1 ),
        .D(\mem_la_wdata_reg_n_1_[9] ),
        .Q(p_1_in[9]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    \mem_wordsize[0]_i_1 
       (.I0(\mem_wordsize[0]_i_2_n_1 ),
        .I1(\mem_wordsize[0]_i_3_n_1 ),
        .I2(\cpu_state_reg_n_1_[0] ),
        .I3(Q[2]),
        .I4(instr_sh),
        .I5(instr_sb),
        .O(mem_wordsize[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_wordsize[0]_i_2 
       (.I0(instr_lbu),
        .I1(instr_lb),
        .O(\mem_wordsize[0]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_wordsize[0]_i_3 
       (.I0(instr_lhu),
        .I1(instr_lh),
        .O(\mem_wordsize[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8F88)) 
    \mem_wordsize[1]_i_1 
       (.I0(Q[2]),
        .I1(\mem_wordsize[1]_i_3_n_1 ),
        .I2(\mem_wordsize[1]_i_4_n_1 ),
        .I3(mem_do_prefetch_reg_0),
        .I4(\mem_wordsize[1]_i_5_n_1 ),
        .I5(\mem_wordsize[1]_i_6_n_1 ),
        .O(\mem_wordsize[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFF02222)) 
    \mem_wordsize[1]_i_2 
       (.I0(instr_sb),
        .I1(Q[2]),
        .I2(instr_lbu),
        .I3(instr_lb),
        .I4(\cpu_state_reg_n_1_[0] ),
        .O(mem_wordsize[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_wordsize[1]_i_3 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(\cpu_state_reg_n_1_[1] ),
        .O(\mem_wordsize[1]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \mem_wordsize[1]_i_4 
       (.I0(Q[2]),
        .I1(instr_sh),
        .I2(instr_sw),
        .I3(instr_sb),
        .O(\mem_wordsize[1]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h00000015)) 
    \mem_wordsize[1]_i_5 
       (.I0(mem_do_rdata),
        .I1(pcpi_mul_n_40),
        .I2(mem_do_prefetch_reg_n_1),
        .I3(Q[2]),
        .I4(\mem_wordsize[1]_i_7_n_1 ),
        .O(\mem_wordsize[1]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_wordsize[1]_i_6 
       (.I0(Q[1]),
        .I1(\cpu_state_reg_n_1_[7] ),
        .I2(boot_reset),
        .I3(reset_IBUF),
        .I4(Q[0]),
        .O(\mem_wordsize[1]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hDDDDDDDFDDDDDDDD)) 
    \mem_wordsize[1]_i_7 
       (.I0(\cpu_state_reg_n_1_[0] ),
        .I1(\cpu_state_reg_n_1_[1] ),
        .I2(instr_lw),
        .I3(instr_lh),
        .I4(instr_lhu),
        .I5(\mem_wordsize[0]_i_2_n_1 ),
        .O(\mem_wordsize[1]_i_7_n_1 ));
  FDRE \mem_wordsize_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wordsize[1]_i_1_n_1 ),
        .D(mem_wordsize[0]),
        .Q(\mem_wordsize_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \mem_wordsize_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\mem_wordsize[1]_i_1_n_1 ),
        .D(mem_wordsize[1]),
        .Q(\mem_wordsize_reg_n_1_[1] ),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \mem_wstrb[3]_i_1 
       (.I0(\mem_wstrb[3]_i_2_n_1 ),
        .I1(mem_do_rdata),
        .I2(mem_do_rinst_reg_n_1),
        .I3(mem_do_prefetch_reg_n_1),
        .I4(\mem_addr[31]_i_1_n_1 ),
        .O(\mem_wstrb[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \mem_wstrb[3]_i_2 
       (.I0(mem_do_wdata),
        .I1(\mem_state_reg_n_1_[0] ),
        .I2(reset_IBUF),
        .I3(boot_reset),
        .I4(\mem_state_reg_n_1_[1] ),
        .O(\mem_wstrb[3]_i_2_n_1 ));
  FDRE \mem_wstrb_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_la_wstrb_reg_n_1_[0] ),
        .Q(p_0_in[0]),
        .R(\mem_wstrb[3]_i_1_n_1 ));
  FDRE \mem_wstrb_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_la_wstrb_reg_n_1_[1] ),
        .Q(p_0_in[1]),
        .R(\mem_wstrb[3]_i_1_n_1 ));
  FDRE \mem_wstrb_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_la_wstrb_reg_n_1_[2] ),
        .Q(p_0_in[2]),
        .R(\mem_wstrb[3]_i_1_n_1 ));
  FDRE \mem_wstrb_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\mem_addr[31]_i_1_n_1 ),
        .D(\mem_la_wstrb_reg_n_1_[3] ),
        .Q(p_0_in[3]),
        .R(\mem_wstrb[3]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    n_0_996_BUFG_inst_i_1
       (.I0(\mem_wordsize_reg_n_1_[1] ),
        .I1(\mem_wordsize_reg_n_1_[0] ),
        .O(n_0_996_BUFG_inst_n_1));
  picorv32_pcpi_div pcpi_div
       (.D(cpu_state0_out[7:6]),
        .Q(Q),
        .SS(pcpi_div_n_7),
        .boot_reset(boot_reset),
        .\cpu_state_reg[3] (\cpu_state_reg[3]_0 ),
        .\cpu_state_reg[6] (\cpu_state[6]_i_2_n_1 ),
        .\cpu_state_reg[6]_0 (\cpu_state_reg[7]_1 ),
        .\cpu_state_reg[6]_1 (\cpu_state_reg[1]_1 ),
        .\cpu_state_reg[7] (instr_jalr_reg_0),
        .\cpu_state_reg[7]_0 (pcpi_mul_ready),
        .\dividend_reg[31]_0 ({\reg_op1_reg_n_1_[31] ,\reg_op1_reg_n_1_[30] ,\reg_op1_reg_n_1_[29] ,\reg_op1_reg_n_1_[28] ,\reg_op1_reg_n_1_[27] ,\reg_op1_reg_n_1_[26] ,\reg_op1_reg_n_1_[25] ,\reg_op1_reg_n_1_[24] ,\reg_op1_reg_n_1_[23] ,\reg_op1_reg_n_1_[22] ,\reg_op1_reg_n_1_[21] ,\reg_op1_reg_n_1_[20] ,\reg_op1_reg_n_1_[19] ,\reg_op1_reg_n_1_[18] ,\reg_op1_reg_n_1_[17] ,\reg_op1_reg_n_1_[16] ,\reg_op1_reg_n_1_[15] ,\reg_op1_reg_n_1_[14] ,\reg_op1_reg_n_1_[13] ,\reg_op1_reg_n_1_[12] ,\reg_op1_reg_n_1_[11] ,\reg_op1_reg_n_1_[10] ,\reg_op1_reg_n_1_[9] ,\reg_op1_reg_n_1_[8] ,\reg_op1_reg_n_1_[7] ,\reg_op1_reg_n_1_[6] ,\reg_op1_reg_n_1_[5] ,\reg_op1_reg_n_1_[4] ,\reg_op1_reg_n_1_[3] ,\reg_op1_reg_n_1_[2] ,\reg_op1_reg_n_1_[1] ,\reg_op1_reg_n_1_[0] }),
        .\divisor_reg[62]_0 ({\reg_op2_reg_n_1_[31] ,\reg_op2_reg_n_1_[30] ,\reg_op2_reg_n_1_[29] ,\reg_op2_reg_n_1_[28] ,\reg_op2_reg_n_1_[27] ,\reg_op2_reg_n_1_[26] ,\reg_op2_reg_n_1_[25] ,\reg_op2_reg_n_1_[24] ,\reg_op2_reg_n_1_[23] ,\reg_op2_reg_n_1_[22] ,\reg_op2_reg_n_1_[21] ,\reg_op2_reg_n_1_[20] ,\reg_op2_reg_n_1_[19] ,\reg_op2_reg_n_1_[18] ,\reg_op2_reg_n_1_[17] ,\reg_op2_reg_n_1_[16] ,\reg_op2_reg_n_1_[15] ,\reg_op2_reg_n_1_[14] ,\reg_op2_reg_n_1_[13] ,\reg_op2_reg_n_1_[12] ,\reg_op2_reg_n_1_[11] ,\reg_op2_reg_n_1_[10] ,\reg_op2_reg_n_1_[9] ,\reg_op2_reg_n_1_[8] ,\reg_op2_reg_n_1_[7] ,\reg_op2_reg_n_1_[6] ,\reg_op2_reg_n_1_[5] ,\reg_op2_reg_n_1_[4] ,\reg_op2_reg_n_1_[3] ,\reg_op2_reg_n_1_[2] ,\reg_op2_reg_n_1_[1] ,\reg_op2_reg_n_1_[0] }),
        .instr_remu_reg_0({\pcpi_insn_reg_n_1_[31] ,\pcpi_insn_reg_n_1_[30] ,\pcpi_insn_reg_n_1_[29] ,\pcpi_insn_reg_n_1_[28] ,\pcpi_insn_reg_n_1_[27] ,\pcpi_insn_reg_n_1_[26] ,\pcpi_insn_reg_n_1_[25] ,\pcpi_insn_reg_n_1_[14] ,\pcpi_insn_reg_n_1_[13] ,\pcpi_insn_reg_n_1_[12] ,\pcpi_insn_reg_n_1_[6] ,\pcpi_insn_reg_n_1_[5] ,\pcpi_insn_reg_n_1_[4] ,\pcpi_insn_reg_n_1_[3] ,\pcpi_insn_reg_n_1_[2] ,\pcpi_insn_reg[1]_0 }),
        .is_lui_auipc_jal(is_lui_auipc_jal),
        .mem_do_rinst0(mem_do_rinst0),
        .mem_do_rinst_reg(pcpi_div_n_4),
        .mem_do_rinst_reg_0(mem_do_rinst_reg_n_1),
        .mem_do_rinst_reg_1(mem_do_rinst_i_3_n_1),
        .mem_do_rinst_reg_2(mem_do_rinst_i_5_n_1),
        .mem_do_rinst_reg_3(mem_do_rinst_i_6_n_1),
        .mem_do_rinst_reg_4(mem_do_rinst_i_7_n_1),
        .mem_do_rinst_reg_5(mem_do_prefetch_reg_n_1),
        .pcpi_div_ready(pcpi_div_ready),
        .\pcpi_rd_reg[31]_0 ({pcpi_div_n_8,pcpi_div_n_9,pcpi_div_n_10,pcpi_div_n_11,pcpi_div_n_12,pcpi_div_n_13,pcpi_div_n_14,pcpi_div_n_15,pcpi_div_n_16,pcpi_div_n_17,pcpi_div_n_18,pcpi_div_n_19,pcpi_div_n_20,pcpi_div_n_21,pcpi_div_n_22,pcpi_div_n_23,pcpi_div_n_24,pcpi_div_n_25,pcpi_div_n_26,pcpi_div_n_27,pcpi_div_n_28,pcpi_div_n_29,pcpi_div_n_30,pcpi_div_n_31,pcpi_div_n_32,pcpi_div_n_33,pcpi_div_n_34,pcpi_div_n_35,pcpi_div_n_36,pcpi_div_n_37,pcpi_div_n_38,pcpi_div_n_39}),
        .\pcpi_timeout_counter_reg[3] (pcpi_valid_reg_0),
        .\quotient_msk_reg[16]_0 (\quotient_msk_reg[16] ),
        .\quotient_msk_reg[31]_0 (\quotient_msk_reg[31] ),
        .reset_IBUF(reset_IBUF),
        .sys_clk_BUFG(sys_clk_BUFG));
  FDRE \pcpi_insn_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[14]_0 [0]),
        .Q(\pcpi_insn_reg[1]_0 [0]),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[14]_0 [4]),
        .Q(\pcpi_insn_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[14]_0 [5]),
        .Q(\pcpi_insn_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[14]_0 [6]),
        .Q(\pcpi_insn_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[14]_0 [1]),
        .Q(\pcpi_insn_reg[1]_0 [1]),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[25] ),
        .Q(\pcpi_insn_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[26] ),
        .Q(\pcpi_insn_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[27] ),
        .Q(\pcpi_insn_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[28] ),
        .Q(\pcpi_insn_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[29] ),
        .Q(\pcpi_insn_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[2] ),
        .Q(\pcpi_insn_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[30] ),
        .Q(\pcpi_insn_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[31] ),
        .Q(\pcpi_insn_reg_n_1_[31] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[14]_0 [2]),
        .Q(\pcpi_insn_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[4] ),
        .Q(\pcpi_insn_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_1_[5] ),
        .Q(\pcpi_insn_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg[14]_0 [3]),
        .Q(\pcpi_insn_reg_n_1_[6] ),
        .R(\<const0> ));
  picorv32_pcpi_fast_mul pcpi_mul
       (.CO(pcpi_mul_n_43),
        .D({pcpi_mul_n_2,pcpi_mul_n_3,pcpi_mul_n_4,pcpi_mul_n_5,pcpi_mul_n_6,pcpi_mul_n_7,pcpi_mul_n_8,pcpi_mul_n_9,pcpi_mul_n_10,pcpi_mul_n_11,pcpi_mul_n_12,pcpi_mul_n_13,pcpi_mul_n_14,pcpi_mul_n_15,pcpi_mul_n_16,pcpi_mul_n_17,pcpi_mul_n_18}),
        .DI(instr_sub),
        .DSP_A_B_DATA_INST({\reg_op2_reg_n_1_[31] ,\reg_op2_reg_n_1_[30] ,\reg_op2_reg_n_1_[29] ,\reg_op2_reg_n_1_[28] ,\reg_op2_reg_n_1_[27] ,\reg_op2_reg_n_1_[26] ,\reg_op2_reg_n_1_[25] ,\reg_op2_reg_n_1_[24] ,\reg_op2_reg_n_1_[23] ,\reg_op2_reg_n_1_[22] ,\reg_op2_reg_n_1_[21] ,\reg_op2_reg_n_1_[20] ,\reg_op2_reg_n_1_[19] ,\reg_op2_reg_n_1_[18] ,\reg_op2_reg_n_1_[17] }),
        .E(pcpi_mul_n_1),
        .O({\reg_out_reg[8]_i_3_n_9 ,\reg_out_reg[8]_i_3_n_10 ,\reg_out_reg[8]_i_3_n_11 ,\reg_out_reg[8]_i_3_n_12 ,\reg_out_reg[8]_i_3_n_13 ,\reg_out_reg[8]_i_3_n_14 ,\reg_out_reg[8]_i_3_n_15 }),
        .Q({\reg_op1_reg_n_1_[31] ,\reg_op1_reg_n_1_[30] ,\reg_op1_reg_n_1_[29] ,\reg_op1_reg_n_1_[28] ,\reg_op1_reg_n_1_[27] ,\reg_op1_reg_n_1_[26] ,\reg_op1_reg_n_1_[25] ,\reg_op1_reg_n_1_[24] ,\reg_op1_reg_n_1_[23] ,\reg_op1_reg_n_1_[22] ,\reg_op1_reg_n_1_[21] ,\reg_op1_reg_n_1_[20] ,\reg_op1_reg_n_1_[19] ,\reg_op1_reg_n_1_[18] ,\reg_op1_reg_n_1_[17] ,\reg_op1_reg_n_1_[15] ,\reg_op1_reg_n_1_[14] ,\reg_op1_reg_n_1_[13] ,\reg_op1_reg_n_1_[12] ,\reg_op1_reg_n_1_[11] ,\reg_op1_reg_n_1_[10] ,\reg_op1_reg_n_1_[9] ,\reg_op1_reg_n_1_[8] ,\reg_op1_reg_n_1_[7] ,\reg_op1_reg_n_1_[6] ,\reg_op1_reg_n_1_[5] ,\reg_op1_reg_n_1_[4] ,\reg_op1_reg_n_1_[3] ,\reg_op1_reg_n_1_[2] ,\reg_op1_reg_n_1_[1] ,\reg_op1_reg_n_1_[0] }),
        .S({\count_cycle_reg_n_1_[7] ,\count_cycle_reg_n_1_[6] ,\count_cycle_reg_n_1_[5] ,\count_cycle_reg_n_1_[4] ,\count_cycle_reg_n_1_[3] ,\count_cycle_reg_n_1_[2] ,\count_cycle_reg_n_1_[1] }),
        .SR(SR),
        .\active[0]_i_2_0 (\active[0]_i_2 ),
        .\active[0]_i_4_0 ({\pcpi_insn_reg_n_1_[31] ,\pcpi_insn_reg_n_1_[30] ,\pcpi_insn_reg_n_1_[29] ,\pcpi_insn_reg_n_1_[28] ,\pcpi_insn_reg_n_1_[27] ,\pcpi_insn_reg_n_1_[26] ,\pcpi_insn_reg_n_1_[25] ,\pcpi_insn_reg_n_1_[14] ,\pcpi_insn_reg_n_1_[13] ,\pcpi_insn_reg_n_1_[12] ,\pcpi_insn_reg_n_1_[6] ,\pcpi_insn_reg_n_1_[5] ,\pcpi_insn_reg_n_1_[4] ,\pcpi_insn_reg_n_1_[3] ,\pcpi_insn_reg_n_1_[2] }),
        .\active_reg[0]_0 (pcpi_valid_reg_0),
        .\active_reg[1]_0 (pcpi_mul_ready),
        .boot_reset(boot_reset),
        .\cpu_state_reg[0] (pcpi_mul_n_19),
        .\cpu_state_reg[1] (\cpu_state_reg[1]_1 ),
        .\cpu_state_reg[3] (reg_out),
        .\cpu_state_reg[5] (reg_op1[16:0]),
        .\cpu_state_reg[5]_0 (pcpi_mul_n_37),
        .\cpu_state_reg[7] (\cpu_state[7]_i_6_n_1 ),
        .\cpu_state_reg[7]_0 (\cpu_state[7]_i_7_n_1 ),
        .\cpu_state_reg[7]_1 (\cpu_state_reg[7]_1 ),
        .decoded_imm_uj({decoded_imm_uj[11],decoded_imm_uj[4:1]}),
        .\decoded_imm_uj_reg[4] (pcpi_mul_n_80),
        .decoded_rs1(decoded_rs1),
        .\decoded_rs1_reg[3] (pcpi_mul_n_79),
        .decoder_pseudo_trigger_reg(\decoded_imm_uj_reg[29]_0 ),
        .decoder_pseudo_trigger_reg_0({\mem_state_reg_n_1_[1] ,\mem_state_reg_n_1_[0] }),
        .decoder_pseudo_trigger_reg_1(mem_do_rinst_reg_n_1),
        .instr_add(instr_add),
        .instr_addi(instr_addi),
        .instr_and(instr_and),
        .instr_and_reg(pcpi_mul_n_86),
        .instr_andi(instr_andi),
        .instr_auipc(instr_auipc),
        .instr_beq(instr_beq),
        .instr_bge(instr_bge),
        .instr_bgeu(instr_bgeu),
        .instr_blt(instr_blt),
        .instr_bltu(instr_bltu),
        .instr_bne(instr_bne),
        .instr_ecall_ebreak(instr_ecall_ebreak),
        .instr_jal(instr_jal),
        .instr_jal_reg(instr_jal_reg_0),
        .instr_jalr_reg(instr_jalr_reg_0),
        .instr_lb(instr_lb),
        .instr_lbu(instr_lbu),
        .instr_lh(instr_lh),
        .instr_lhu(instr_lhu),
        .instr_lui(instr_lui),
        .instr_lw(instr_lw),
        .instr_or(instr_or),
        .instr_ori(instr_ori),
        .instr_rdcycle(instr_rdcycle),
        .instr_rdcycleh(instr_rdcycleh),
        .instr_rdcycleh_reg(pcpi_mul_n_84),
        .instr_rdinstr(instr_rdinstr),
        .instr_rdinstrh(instr_rdinstrh),
        .instr_sb(instr_sb),
        .instr_sh(instr_sh),
        .instr_sll(instr_sll),
        .instr_slli(instr_slli),
        .instr_slt(instr_slt),
        .instr_slti(instr_slti),
        .instr_sltiu(instr_sltiu),
        .instr_sltu(instr_sltu),
        .instr_sra(instr_sra),
        .instr_srai(instr_srai),
        .instr_srl(instr_srl),
        .instr_srli(instr_srli),
        .instr_srli_reg(pcpi_mul_n_82),
        .instr_sw(instr_sw),
        .instr_xor(instr_xor),
        .instr_xori(instr_xori),
        .instr_xori_reg(pcpi_mul_n_85),
        .is_jalr_addi_slti_sltiu_xori_ori_andi(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .is_lui_auipc_jal(is_lui_auipc_jal),
        .is_lui_auipc_jal_reg(pcpi_mul_n_41),
        .is_slli_srli_srai(is_slli_srli_srai),
        .is_slli_srli_srai_reg(pcpi_mul_n_81),
        .mem_do_prefetch_reg(mem_do_prefetch_reg_0),
        .mem_do_prefetch_reg_0(mem_do_prefetch_reg_1),
        .\mem_state_reg[1] (pcpi_mul_n_40),
        .pcpi_div_ready(pcpi_div_ready),
        .pcpi_timeout(pcpi_timeout),
        .pcpi_valid13_out(pcpi_valid13_out),
        .reg_op11(reg_op11[16:0]),
        .\reg_op1_reg[0] (mem_do_prefetch_reg_n_1),
        .\reg_op1_reg[0]_0 (mem_do_rdata),
        .\reg_op1_reg[0]_1 (mem_do_wdata),
        .\reg_op1_reg[16] ({\reg_pc_reg_n_1_[16] ,\reg_pc_reg_n_1_[15] ,\reg_pc_reg_n_1_[14] ,\reg_pc_reg_n_1_[13] ,\reg_pc_reg_n_1_[12] ,\reg_pc_reg_n_1_[11] ,\reg_pc_reg_n_1_[10] ,\reg_pc_reg_n_1_[9] ,\reg_pc_reg_n_1_[8] ,\reg_pc_reg_n_1_[7] ,\reg_pc_reg_n_1_[6] ,\reg_pc_reg_n_1_[5] ,\reg_pc_reg_n_1_[4] ,\reg_pc_reg_n_1_[3] ,\reg_pc_reg_n_1_[2] ,\reg_pc_reg_n_1_[1] }),
        .\reg_op1_reg[16]_0 (rd0__0_i_23_n_16),
        .\reg_op2_reg[0] ({\cpu_state_reg_n_1_[7] ,Q,\cpu_state_reg_n_1_[1] ,\cpu_state_reg_n_1_[0] }),
        .\reg_op2_reg[16] ({\decoded_imm_reg_n_1_[16] ,\decoded_imm_reg_n_1_[15] ,\decoded_imm_reg_n_1_[14] ,\decoded_imm_reg_n_1_[13] ,\decoded_imm_reg_n_1_[12] ,\decoded_imm_reg_n_1_[11] ,\decoded_imm_reg_n_1_[10] ,\decoded_imm_reg_n_1_[9] ,\decoded_imm_reg_n_1_[8] ,\decoded_imm_reg_n_1_[7] ,\decoded_imm_reg_n_1_[6] ,\decoded_imm_reg_n_1_[5] ,\decoded_imm_reg_n_1_[4] ,\decoded_imm_reg_n_1_[3] ,\decoded_imm_reg_n_1_[2] ,\decoded_imm_reg_n_1_[1] ,\decoded_imm_reg_n_1_[0] }),
        .\reg_op2_reg[16]_0 (instr_jalr),
        .\reg_out[31]_i_2_0 ({pcpi_div_n_8,pcpi_div_n_9,pcpi_div_n_10,pcpi_div_n_11,pcpi_div_n_12,pcpi_div_n_13,pcpi_div_n_14,pcpi_div_n_15,pcpi_div_n_16,pcpi_div_n_17,pcpi_div_n_18,pcpi_div_n_19,pcpi_div_n_20,pcpi_div_n_21,pcpi_div_n_22,pcpi_div_n_23,pcpi_div_n_24,pcpi_div_n_25,pcpi_div_n_26,pcpi_div_n_27,pcpi_div_n_28,pcpi_div_n_29,pcpi_div_n_30,pcpi_div_n_31,pcpi_div_n_32,pcpi_div_n_33,pcpi_div_n_34,pcpi_div_n_35,pcpi_div_n_36,pcpi_div_n_37,pcpi_div_n_38,pcpi_div_n_39}),
        .\reg_out_reg[0] (\count_cycle_reg_n_1_[0] ),
        .\reg_out_reg[0]_0 (\reg_out[0]_i_4_n_1 ),
        .\reg_out_reg[10] (\reg_out[10]_i_3_n_1 ),
        .\reg_out_reg[10]_0 (\reg_out[10]_i_4_n_1 ),
        .\reg_out_reg[11] (\reg_out[11]_i_3_n_1 ),
        .\reg_out_reg[11]_0 (\reg_out[11]_i_5_n_1 ),
        .\reg_out_reg[12] (\reg_out[12]_i_3_n_1 ),
        .\reg_out_reg[12]_0 (\reg_out[12]_i_4_n_1 ),
        .\reg_out_reg[13] (\reg_out[13]_i_3_n_1 ),
        .\reg_out_reg[13]_0 (\reg_out[13]_i_5_n_1 ),
        .\reg_out_reg[14] (\reg_out[14]_i_3_n_1 ),
        .\reg_out_reg[14]_0 (\reg_out[14]_i_4_n_1 ),
        .\reg_out_reg[15] ({\count_cycle_reg_n_1_[15] ,\count_cycle_reg_n_1_[14] ,\count_cycle_reg_n_1_[13] ,\count_cycle_reg_n_1_[12] ,\count_cycle_reg_n_1_[11] ,\count_cycle_reg_n_1_[10] ,\count_cycle_reg_n_1_[9] ,\count_cycle_reg_n_1_[8] }),
        .\reg_out_reg[15]_0 (\reg_out[15]_i_3_n_1 ),
        .\reg_out_reg[15]_1 (\reg_out[15]_i_4_n_1 ),
        .\reg_out_reg[16] ({\reg_out_reg[16]_i_4_n_9 ,\reg_out_reg[16]_i_4_n_10 ,\reg_out_reg[16]_i_4_n_11 ,\reg_out_reg[16]_i_4_n_12 ,\reg_out_reg[16]_i_4_n_13 ,\reg_out_reg[16]_i_4_n_14 ,\reg_out_reg[16]_i_4_n_15 ,\reg_out_reg[16]_i_4_n_16 }),
        .\reg_out_reg[16]_0 (\reg_out[16]_i_3_n_1 ),
        .\reg_out_reg[16]_1 (\reg_out[16]_i_6_n_1 ),
        .\reg_out_reg[17] (\reg_out[17]_i_3_n_1 ),
        .\reg_out_reg[17]_0 (\reg_out[17]_i_5_n_1 ),
        .\reg_out_reg[18] (\reg_out[18]_i_3_n_1 ),
        .\reg_out_reg[18]_0 (\reg_out[18]_i_4_n_1 ),
        .\reg_out_reg[19] (\reg_out[19]_i_3_n_1 ),
        .\reg_out_reg[19]_0 (\reg_out[19]_i_4_n_1 ),
        .\reg_out_reg[1] (\reg_out[1]_i_4_n_1 ),
        .\reg_out_reg[20] (\reg_out[20]_i_3_n_1 ),
        .\reg_out_reg[20]_0 (\reg_out[20]_i_5_n_1 ),
        .\reg_out_reg[21] (\reg_out[21]_i_3_n_1 ),
        .\reg_out_reg[21]_0 (\reg_out[21]_i_5_n_1 ),
        .\reg_out_reg[22] (\reg_out[22]_i_3_n_1 ),
        .\reg_out_reg[22]_0 (\reg_out[22]_i_4_n_1 ),
        .\reg_out_reg[23] ({\count_cycle_reg_n_1_[23] ,\count_cycle_reg_n_1_[22] ,\count_cycle_reg_n_1_[21] ,\count_cycle_reg_n_1_[20] ,\count_cycle_reg_n_1_[19] ,\count_cycle_reg_n_1_[18] ,\count_cycle_reg_n_1_[17] ,\count_cycle_reg_n_1_[16] }),
        .\reg_out_reg[23]_0 (\reg_out[23]_i_3_n_1 ),
        .\reg_out_reg[23]_1 (\reg_out[23]_i_5_n_1 ),
        .\reg_out_reg[24] ({\reg_out_reg[24]_i_4_n_9 ,\reg_out_reg[24]_i_4_n_10 ,\reg_out_reg[24]_i_4_n_11 ,\reg_out_reg[24]_i_4_n_12 ,\reg_out_reg[24]_i_4_n_13 ,\reg_out_reg[24]_i_4_n_14 ,\reg_out_reg[24]_i_4_n_15 ,\reg_out_reg[24]_i_4_n_16 }),
        .\reg_out_reg[24]_0 (\reg_out[24]_i_3_n_1 ),
        .\reg_out_reg[24]_1 (\reg_out[24]_i_5_n_1 ),
        .\reg_out_reg[25] (\reg_out[25]_i_3_n_1 ),
        .\reg_out_reg[25]_0 (\reg_out[25]_i_5_n_1 ),
        .\reg_out_reg[26] (\reg_out[26]_i_3_n_1 ),
        .\reg_out_reg[26]_0 (\reg_out[26]_i_4_n_1 ),
        .\reg_out_reg[27] (\reg_out[27]_i_3_n_1 ),
        .\reg_out_reg[27]_0 (\reg_out[27]_i_4_n_1 ),
        .\reg_out_reg[28] (\reg_out[28]_i_3_n_1 ),
        .\reg_out_reg[28]_0 (\reg_out[28]_i_4_n_1 ),
        .\reg_out_reg[29] (\reg_out[29]_i_3_n_1 ),
        .\reg_out_reg[29]_0 (\reg_out[29]_i_5_n_1 ),
        .\reg_out_reg[2] (\reg_out[2]_i_3_n_1 ),
        .\reg_out_reg[30] (\reg_out[30]_i_3_n_1 ),
        .\reg_out_reg[30]_0 (\reg_out[30]_i_5_n_1 ),
        .\reg_out_reg[31] ({\count_cycle_reg_n_1_[31] ,\count_cycle_reg_n_1_[30] ,\count_cycle_reg_n_1_[29] ,\count_cycle_reg_n_1_[28] ,\count_cycle_reg_n_1_[27] ,\count_cycle_reg_n_1_[26] ,\count_cycle_reg_n_1_[25] ,\count_cycle_reg_n_1_[24] }),
        .\reg_out_reg[31]_0 ({\reg_out_reg[31]_i_3_n_10 ,\reg_out_reg[31]_i_3_n_11 ,\reg_out_reg[31]_i_3_n_12 ,\reg_out_reg[31]_i_3_n_13 ,\reg_out_reg[31]_i_3_n_14 ,\reg_out_reg[31]_i_3_n_15 ,\reg_out_reg[31]_i_3_n_16 }),
        .\reg_out_reg[31]_1 (\reg_out[31]_i_4_n_1 ),
        .\reg_out_reg[31]_2 (\reg_out[31]_i_6_n_1 ),
        .\reg_out_reg[3] (\reg_out[3]_i_4_n_1 ),
        .\reg_out_reg[4] (\reg_out[4]_i_4_n_1 ),
        .\reg_out_reg[5] (\reg_out[5]_i_4_n_1 ),
        .\reg_out_reg[6] (\reg_out[6]_i_4_n_1 ),
        .\reg_out_reg[7] (mem_rdata_word[7:0]),
        .\reg_out_reg[7]_0 (\reg_out[7]_i_3_n_1 ),
        .\reg_out_reg[8] (\reg_out[8]_i_4_n_1 ),
        .\reg_out_reg[8]_0 (\reg_out[8]_i_5_n_1 ),
        .\reg_out_reg[9] (\reg_out[9]_i_3_n_1 ),
        .\reg_out_reg[9]_0 (\reg_out[9]_i_4_n_1 ),
        .reg_sh1(reg_sh1[16:0]),
        .reset_IBUF(reset_IBUF),
        .sys_clk_BUFG(sys_clk_BUFG));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_timeout_counter[0]_i_1 
       (.I0(pcpi_timeout_counter_reg[0]),
        .O(pcpi_timeout_counter0[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pcpi_timeout_counter[1]_i_1 
       (.I0(pcpi_timeout_counter_reg[0]),
        .I1(pcpi_timeout_counter_reg[1]),
        .O(\pcpi_timeout_counter[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \pcpi_timeout_counter[2]_i_1 
       (.I0(pcpi_timeout_counter_reg[2]),
        .I1(pcpi_timeout_counter_reg[1]),
        .I2(pcpi_timeout_counter_reg[0]),
        .O(pcpi_timeout_counter0[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pcpi_timeout_counter[3]_i_2 
       (.I0(pcpi_timeout_counter_reg[3]),
        .I1(pcpi_timeout_counter_reg[1]),
        .I2(pcpi_timeout_counter_reg[0]),
        .I3(pcpi_timeout_counter_reg[2]),
        .O(\pcpi_timeout_counter[3]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \pcpi_timeout_counter[3]_i_3 
       (.I0(pcpi_timeout_counter_reg[3]),
        .I1(pcpi_timeout_counter_reg[2]),
        .I2(pcpi_timeout_counter_reg[0]),
        .I3(pcpi_timeout_counter_reg[1]),
        .O(pcpi_timeout_counter0[3]));
  FDSE \pcpi_timeout_counter_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_1 ),
        .D(pcpi_timeout_counter0[0]),
        .Q(pcpi_timeout_counter_reg[0]),
        .S(pcpi_div_n_7));
  FDSE \pcpi_timeout_counter_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_1 ),
        .D(\pcpi_timeout_counter[1]_i_1_n_1 ),
        .Q(pcpi_timeout_counter_reg[1]),
        .S(pcpi_div_n_7));
  FDSE \pcpi_timeout_counter_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_1 ),
        .D(pcpi_timeout_counter0[2]),
        .Q(pcpi_timeout_counter_reg[2]),
        .S(pcpi_div_n_7));
  FDSE \pcpi_timeout_counter_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_1 ),
        .D(pcpi_timeout_counter0[3]),
        .Q(pcpi_timeout_counter_reg[3]),
        .S(pcpi_div_n_7));
  LUT4 #(
    .INIT(16'h0001)) 
    pcpi_timeout_i_1
       (.I0(pcpi_timeout_counter_reg[2]),
        .I1(pcpi_timeout_counter_reg[0]),
        .I2(pcpi_timeout_counter_reg[1]),
        .I3(pcpi_timeout_counter_reg[3]),
        .O(pcpi_timeout_i_1_n_1));
  FDRE pcpi_timeout_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(pcpi_timeout_i_1_n_1),
        .Q(pcpi_timeout),
        .R(SR));
  FDRE pcpi_valid_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(pcpi_valid_reg_1),
        .Q(pcpi_valid_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hCD00)) 
    ram_reg_bram_0_i_1
       (.I0(\mem_addr_reg[31]_1 [2]),
        .I1(mem_instr_reg_0),
        .I2(p_2_in[30]),
        .I3(cpu_d_req__0),
        .O(\mem_addr_reg[31]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_10
       (.I0(p_2_in[6]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_10__0
       (.I0(p_1_in[14]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[14]),
        .O(ram_i_req[18]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_10__1
       (.I0(p_1_in[22]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[22]),
        .O(ram_i_req[26]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_10__2
       (.I0(p_1_in[30]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[30]),
        .O(ram_i_req[34]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_11
       (.I0(p_2_in[5]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_11__0
       (.I0(p_1_in[13]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[13]),
        .O(ram_i_req[17]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_11__1
       (.I0(p_1_in[21]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[21]),
        .O(ram_i_req[25]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_11__2
       (.I0(p_1_in[29]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[29]),
        .O(ram_i_req[33]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_12
       (.I0(p_2_in[4]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_12__0
       (.I0(p_1_in[12]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[12]),
        .O(ram_i_req[16]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_12__1
       (.I0(p_1_in[20]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[20]),
        .O(ram_i_req[24]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_12__2
       (.I0(p_1_in[28]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[28]),
        .O(ram_i_req[32]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_13
       (.I0(p_2_in[3]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_13__0
       (.I0(p_1_in[11]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[11]),
        .O(ram_i_req[15]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_13__1
       (.I0(p_1_in[19]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[19]),
        .O(ram_i_req[23]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_13__2
       (.I0(p_1_in[27]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[27]),
        .O(ram_i_req[31]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_14
       (.I0(p_2_in[2]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_14__0
       (.I0(p_1_in[10]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[10]),
        .O(ram_i_req[14]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_14__1
       (.I0(p_1_in[18]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[18]),
        .O(ram_i_req[22]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_14__2
       (.I0(p_1_in[26]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[26]),
        .O(ram_i_req[30]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_15
       (.I0(p_1_in[9]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[9]),
        .O(ram_i_req[13]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_15__0
       (.I0(p_1_in[17]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[17]),
        .O(ram_i_req[21]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_15__1
       (.I0(p_1_in[25]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[25]),
        .O(ram_i_req[29]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_16
       (.I0(p_1_in[8]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[8]),
        .O(ram_i_req[12]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_16__0
       (.I0(p_1_in[16]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[16]),
        .O(ram_i_req[20]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_16__1
       (.I0(p_1_in[24]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[24]),
        .O(ram_i_req[28]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_17
       (.I0(p_0_in[1]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wstrb_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_17__0
       (.I0(p_0_in[2]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wstrb_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_17__1
       (.I0(p_0_in[3]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wstrb_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_17__2
       (.I0(p_2_in[11]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(ram_reg_bram_0_1[9]),
        .O(ram_i_req[45]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_bram_0_i_18
       (.I0(p_0_in[1]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(ram_reg_bram_0),
        .I4(ram_reg_bram_0_0),
        .I5(sel_reg),
        .O(ram_i_req[1]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_bram_0_i_18__0
       (.I0(p_0_in[2]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(ram_reg_bram_0),
        .I4(ram_reg_bram_0_0),
        .I5(sel_reg),
        .O(ram_i_req[2]));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_bram_0_i_18__1
       (.I0(p_0_in[3]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(ram_reg_bram_0),
        .I4(ram_reg_bram_0_0),
        .I5(sel_reg),
        .O(ram_i_req[3]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_18__2
       (.I0(p_2_in[10]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(ram_reg_bram_0_1[8]),
        .O(ram_i_req[44]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_19
       (.I0(p_2_in[9]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(ram_reg_bram_0_1[7]),
        .O(ram_i_req[43]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_1__0
       (.I0(p_1_in[15]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_1__1
       (.I0(p_1_in[23]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[23]_0 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_1__2
       (.I0(p_1_in[31]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_20
       (.I0(p_2_in[8]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(ram_reg_bram_0_1[6]),
        .O(ram_i_req[42]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_21
       (.I0(p_2_in[7]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(ram_reg_bram_0_1[5]),
        .O(ram_i_req[41]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_22
       (.I0(p_2_in[6]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(ram_reg_bram_0_1[4]),
        .O(ram_i_req[40]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_23
       (.I0(p_2_in[5]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(ram_reg_bram_0_1[3]),
        .O(ram_i_req[39]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_24
       (.I0(p_2_in[4]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(ram_reg_bram_0_1[2]),
        .O(ram_i_req[38]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_25
       (.I0(p_2_in[3]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(ram_reg_bram_0_1[1]),
        .O(ram_i_req[37]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_26
       (.I0(p_2_in[2]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(ram_reg_bram_0_1[0]),
        .O(ram_i_req[36]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_27
       (.I0(p_1_in[7]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(DINADIN[7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_28
       (.I0(p_1_in[6]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(DINADIN[6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_29
       (.I0(p_1_in[5]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(DINADIN[5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_2__0
       (.I0(p_1_in[14]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_2__1
       (.I0(p_1_in[22]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[23]_0 [6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_2__2
       (.I0(p_1_in[30]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCA6)) 
    ram_reg_bram_0_i_3
       (.I0(\mem_addr_reg[31]_1 [1]),
        .I1(boot),
        .I2(\mem_addr_reg[31]_1 [0]),
        .I3(p_2_in[30]),
        .I4(mem_instr_reg_0),
        .I5(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[11]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_30
       (.I0(p_1_in[4]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(DINADIN[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_31
       (.I0(p_1_in[3]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(DINADIN[3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_32
       (.I0(p_1_in[2]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(DINADIN[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_33
       (.I0(p_1_in[1]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(DINADIN[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_34
       (.I0(p_1_in[0]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(DINADIN[0]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_35
       (.I0(p_1_in[7]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[7]),
        .O(ram_i_req[11]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_36
       (.I0(p_1_in[6]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[6]),
        .O(ram_i_req[10]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_37
       (.I0(p_1_in[5]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[5]),
        .O(ram_i_req[9]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_38
       (.I0(p_1_in[4]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[4]),
        .O(ram_i_req[8]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_39
       (.I0(p_1_in[3]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[3]),
        .O(ram_i_req[7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_3__0
       (.I0(p_1_in[13]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_3__1
       (.I0(p_1_in[21]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[23]_0 [5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_3__2
       (.I0(p_1_in[29]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hAAAAAAA6)) 
    ram_reg_bram_0_i_4
       (.I0(boot),
        .I1(\mem_addr_reg[31]_1 [0]),
        .I2(p_2_in[30]),
        .I3(mem_instr_reg_0),
        .I4(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[10]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_40
       (.I0(p_1_in[2]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[2]),
        .O(ram_i_req[6]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_41
       (.I0(p_1_in[1]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[1]),
        .O(ram_i_req[5]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_42
       (.I0(p_1_in[0]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[0]),
        .O(ram_i_req[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_43
       (.I0(p_0_in[0]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFF08FF00FF080808)) 
    ram_reg_bram_0_i_44
       (.I0(p_0_in[0]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(ram_reg_bram_0),
        .I4(ram_reg_bram_0_0),
        .I5(sel_reg),
        .O(ram_i_req[0]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_47
       (.I0(\mem_addr_reg[31]_1 [2]),
        .I1(mem_instr_reg_0),
        .O(\mem_addr_reg[31]_2 ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_4__0
       (.I0(p_1_in[12]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_4__1
       (.I0(p_1_in[20]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[23]_0 [4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_4__2
       (.I0(p_1_in[28]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_5
       (.I0(p_1_in[11]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_5__0
       (.I0(p_1_in[19]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_5__1
       (.I0(p_1_in[27]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_5__2
       (.I0(p_2_in[11]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[9]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_6
       (.I0(p_1_in[10]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_6__0
       (.I0(p_1_in[18]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_6__1
       (.I0(p_1_in[26]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_6__2
       (.I0(p_2_in[10]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_7
       (.I0(p_1_in[9]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_7__0
       (.I0(p_1_in[17]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_7__1
       (.I0(p_1_in[25]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_7__2
       (.I0(p_2_in[9]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_8
       (.I0(p_1_in[8]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_8__0
       (.I0(p_1_in[16]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[23]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_8__1
       (.I0(p_1_in[24]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(\mem_wdata_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_8__2
       (.I0(p_2_in[8]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_9
       (.I0(p_2_in[7]),
        .I1(p_2_in[30]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_9__0
       (.I0(p_1_in[15]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[15]),
        .O(ram_i_req[19]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_9__1
       (.I0(p_1_in[23]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[23]),
        .O(ram_i_req[27]));
  LUT5 #(
    .INIT(32'hFF080008)) 
    ram_reg_bram_0_i_9__2
       (.I0(p_1_in[31]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(sel),
        .I4(DOUTADOUT[31]),
        .O(ram_i_req[35]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 rd0__0_i_23
       (.CI(pcpi_mul_n_43),
        .CI_TOP(GND_2),
        .CO({rd0__0_i_23_n_1,NLW_rd0__0_i_23_CO_UNCONNECTED[6:0]}),
        .DI({\reg_op1_reg_n_1_[23] ,\reg_op1_reg_n_1_[22] ,\reg_op1_reg_n_1_[21] ,\reg_op1_reg_n_1_[20] ,\reg_op1_reg_n_1_[19] ,\reg_op1_reg_n_1_[18] ,\reg_op1_reg_n_1_[17] ,\reg_op1_reg_n_1_[16] }),
        .O({rd0__0_i_23_n_9,rd0__0_i_23_n_10,rd0__0_i_23_n_11,rd0__0_i_23_n_12,rd0__0_i_23_n_13,rd0__0_i_23_n_14,rd0__0_i_23_n_15,rd0__0_i_23_n_16}),
        .S({rd0__0_i_42_n_1,rd0__0_i_43_n_1,rd0__0_i_44_n_1,rd0__0_i_45_n_1,rd0__0_i_46_n_1,rd0__0_i_47_n_1,rd0__0_i_48_n_1,rd0__0_i_49_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_42
       (.I0(\reg_op1_reg_n_1_[23] ),
        .I1(\decoded_imm_reg_n_1_[23] ),
        .O(rd0__0_i_42_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_43
       (.I0(\reg_op1_reg_n_1_[22] ),
        .I1(\decoded_imm_reg_n_1_[22] ),
        .O(rd0__0_i_43_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_44
       (.I0(\reg_op1_reg_n_1_[21] ),
        .I1(\decoded_imm_reg_n_1_[21] ),
        .O(rd0__0_i_44_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_45
       (.I0(\reg_op1_reg_n_1_[20] ),
        .I1(\decoded_imm_reg_n_1_[20] ),
        .O(rd0__0_i_45_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_46
       (.I0(\reg_op1_reg_n_1_[19] ),
        .I1(\decoded_imm_reg_n_1_[19] ),
        .O(rd0__0_i_46_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_47
       (.I0(\reg_op1_reg_n_1_[18] ),
        .I1(\decoded_imm_reg_n_1_[18] ),
        .O(rd0__0_i_47_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_48
       (.I0(\reg_op1_reg_n_1_[17] ),
        .I1(\decoded_imm_reg_n_1_[17] ),
        .O(rd0__0_i_48_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_49
       (.I0(\reg_op1_reg_n_1_[16] ),
        .I1(\decoded_imm_reg_n_1_[16] ),
        .O(rd0__0_i_49_n_1));
  LUT5 #(
    .INIT(32'h00000010)) 
    ready_i_1
       (.I0(p_2_in[29]),
        .I1(p_2_in[30]),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(mem_instr_reg_0),
        .I4(ready_reg),
        .O(\mem_addr_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \ready_int[0]_i_1 
       (.I0(p_2_in[30]),
        .I1(p_2_in[29]),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(mem_instr_reg_0),
        .I4(cpu_d_req__0),
        .O(slaves_req[19]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \ready_int[0]_i_1__0 
       (.I0(p_2_in[29]),
        .I1(p_2_in[30]),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(mem_instr_reg_0),
        .I4(cpu_d_req__0),
        .O(slaves_req[20]));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    recv_buf_valid_i_1
       (.I0(\mem_addr_reg[29]_0 ),
        .I1(\mem_wstrb_reg[0]_0 ),
        .I2(slaves_req[18]),
        .I3(recv_buf_valid_i_2_n_1),
        .I4(recv_buf_valid_reg_0),
        .I5(recv_buf_valid),
        .O(recv_buf_valid_reg));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    recv_buf_valid_i_2
       (.I0(p_2_in[3]),
        .I1(p_2_in[2]),
        .I2(p_2_in[29]),
        .I3(p_2_in[30]),
        .I4(\mem_addr_reg[31]_1 [2]),
        .I5(mem_instr_reg_0),
        .O(recv_buf_valid_i_2_n_1));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[17]_i_10 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[20] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[20]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[20]),
        .O(\reg_next_pc[17]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_11 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_rs1[4]),
        .I3(current_pc[19]),
        .O(\reg_next_pc[17]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_12 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_rs1[3]),
        .I3(current_pc[18]),
        .O(\reg_next_pc[17]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_13 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_rs1[2]),
        .I3(current_pc[17]),
        .O(\reg_next_pc[17]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_2 
       (.I0(decoded_imm_uj[29]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[29]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_3 
       (.I0(decoded_rs1[4]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[19]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_4 
       (.I0(decoded_rs1[3]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[18]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_5 
       (.I0(decoded_rs1[2]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[17]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[17]_i_6 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[24] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[24]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[24]),
        .O(\reg_next_pc[17]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[17]_i_7 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[23] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[23]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[23]),
        .O(\reg_next_pc[17]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[17]_i_8 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[22] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[22]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[22]),
        .O(\reg_next_pc[17]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[17]_i_9 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[21] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[21]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[21]),
        .O(\reg_next_pc[17]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[1]_i_1 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[1]),
        .I3(current_pc[1]),
        .O(\reg_next_pc[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \reg_next_pc[25]_i_2 
       (.I0(\reg_out_reg_n_1_[31] ),
        .I1(latched_stalu_reg_0),
        .I2(alu_out_q[31]),
        .I3(\mem_addr[31]_i_5_n_1 ),
        .I4(reg_next_pc_reg[31]),
        .I5(in[29]),
        .O(\reg_next_pc[25]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_3 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[30] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[30]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[30]),
        .O(\reg_next_pc[25]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_4 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[29] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[29]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[29]),
        .O(\reg_next_pc[25]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_5 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[28] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[28]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[28]),
        .O(\reg_next_pc[25]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_6 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[27] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[27]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[27]),
        .O(\reg_next_pc[25]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_7 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[26] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[26]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[26]),
        .O(\reg_next_pc[25]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_8 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_1_[25] ),
        .I2(latched_stalu_reg_0),
        .I3(alu_out_q[25]),
        .I4(\mem_addr[31]_i_5_n_1 ),
        .I5(reg_next_pc_reg[25]),
        .O(\reg_next_pc[25]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_10 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[8]),
        .I3(current_pc[8]),
        .O(\reg_next_pc[2]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_11 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[7]),
        .I3(current_pc[7]),
        .O(\reg_next_pc[2]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_12 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[6]),
        .I3(current_pc[6]),
        .O(\reg_next_pc[2]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_13 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[5]),
        .I3(current_pc[5]),
        .O(\reg_next_pc[2]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_14 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[4]),
        .I3(current_pc[4]),
        .O(\reg_next_pc[2]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_15 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[3]),
        .I3(current_pc[3]),
        .O(\reg_next_pc[2]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h2FD0)) 
    \reg_next_pc[2]_i_16 
       (.I0(instr_jal),
        .I1(decoded_imm_uj[2]),
        .I2(decoder_trigger_reg_n_1),
        .I3(current_pc[2]),
        .O(\reg_next_pc[2]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_17 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[1]),
        .I3(current_pc[1]),
        .O(\reg_next_pc[2]_i_17_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_2 
       (.I0(decoded_imm_uj[8]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[8]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_3 
       (.I0(decoded_imm_uj[7]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[7]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_4 
       (.I0(decoded_imm_uj[6]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_5 
       (.I0(decoded_imm_uj[5]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_6 
       (.I0(decoded_imm_uj[4]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[4]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_7 
       (.I0(decoded_imm_uj[3]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[3]));
  LUT3 #(
    .INIT(8'h8A)) 
    \reg_next_pc[2]_i_8 
       (.I0(decoder_trigger_reg_n_1),
        .I1(decoded_imm_uj[2]),
        .I2(instr_jal),
        .O(in[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_9 
       (.I0(decoded_imm_uj[1]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_10 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_rs1[1]),
        .I3(current_pc[16]),
        .O(\reg_next_pc[9]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_11 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_rs1[0]),
        .I3(current_pc[15]),
        .O(\reg_next_pc[9]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_12 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[14]),
        .I3(current_pc[14]),
        .O(\reg_next_pc[9]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_13 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[13]),
        .I3(current_pc[13]),
        .O(\reg_next_pc[9]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_14 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[12]),
        .I3(current_pc[12]),
        .O(\reg_next_pc[9]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_15 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[11]),
        .I3(current_pc[11]),
        .O(\reg_next_pc[9]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_16 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[10]),
        .I3(current_pc[10]),
        .O(\reg_next_pc[9]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_17 
       (.I0(decoder_trigger_reg_n_1),
        .I1(instr_jal),
        .I2(decoded_imm_uj[9]),
        .I3(current_pc[9]),
        .O(\reg_next_pc[9]_i_17_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_2 
       (.I0(decoded_rs1[1]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[16]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_3 
       (.I0(decoded_rs1[0]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[15]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_4 
       (.I0(decoded_imm_uj[14]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[14]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_5 
       (.I0(decoded_imm_uj[13]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[13]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_6 
       (.I0(decoded_imm_uj[12]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[12]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_7 
       (.I0(decoded_imm_uj[11]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[11]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_8 
       (.I0(decoded_imm_uj[10]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[10]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_9 
       (.I0(decoded_imm_uj[9]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_1),
        .O(in[9]));
  FDRE \reg_next_pc_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_15 ),
        .Q(reg_next_pc_reg[10]),
        .R(SR));
  FDRE \reg_next_pc_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_14 ),
        .Q(reg_next_pc_reg[11]),
        .R(SR));
  FDRE \reg_next_pc_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_13 ),
        .Q(reg_next_pc_reg[12]),
        .R(SR));
  FDRE \reg_next_pc_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_12 ),
        .Q(reg_next_pc_reg[13]),
        .R(SR));
  FDRE \reg_next_pc_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_11 ),
        .Q(reg_next_pc_reg[14]),
        .R(SR));
  FDRE \reg_next_pc_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_10 ),
        .Q(reg_next_pc_reg[15]),
        .R(SR));
  FDRE \reg_next_pc_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_9 ),
        .Q(reg_next_pc_reg[16]),
        .R(SR));
  FDRE \reg_next_pc_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_16 ),
        .Q(reg_next_pc_reg[17]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_next_pc_reg[17]_i_1 
       (.CI(\reg_next_pc_reg[9]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\reg_next_pc_reg[17]_i_1_n_1 ,\NLW_reg_next_pc_reg[17]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({in[29],in[29],in[29],in[29],in[29],in[19:17]}),
        .O({\reg_next_pc_reg[17]_i_1_n_9 ,\reg_next_pc_reg[17]_i_1_n_10 ,\reg_next_pc_reg[17]_i_1_n_11 ,\reg_next_pc_reg[17]_i_1_n_12 ,\reg_next_pc_reg[17]_i_1_n_13 ,\reg_next_pc_reg[17]_i_1_n_14 ,\reg_next_pc_reg[17]_i_1_n_15 ,\reg_next_pc_reg[17]_i_1_n_16 }),
        .S({\reg_next_pc[17]_i_6_n_1 ,\reg_next_pc[17]_i_7_n_1 ,\reg_next_pc[17]_i_8_n_1 ,\reg_next_pc[17]_i_9_n_1 ,\reg_next_pc[17]_i_10_n_1 ,\reg_next_pc[17]_i_11_n_1 ,\reg_next_pc[17]_i_12_n_1 ,\reg_next_pc[17]_i_13_n_1 }));
  FDRE \reg_next_pc_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_15 ),
        .Q(reg_next_pc_reg[18]),
        .R(SR));
  FDRE \reg_next_pc_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_14 ),
        .Q(reg_next_pc_reg[19]),
        .R(SR));
  FDRE \reg_next_pc_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc[1]_i_1_n_1 ),
        .Q(reg_next_pc_reg[1]),
        .R(SR));
  FDRE \reg_next_pc_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_13 ),
        .Q(reg_next_pc_reg[20]),
        .R(SR));
  FDRE \reg_next_pc_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_12 ),
        .Q(reg_next_pc_reg[21]),
        .R(SR));
  FDRE \reg_next_pc_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_11 ),
        .Q(reg_next_pc_reg[22]),
        .R(SR));
  FDRE \reg_next_pc_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_10 ),
        .Q(reg_next_pc_reg[23]),
        .R(SR));
  FDRE \reg_next_pc_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_9 ),
        .Q(reg_next_pc_reg[24]),
        .R(SR));
  FDRE \reg_next_pc_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_16 ),
        .Q(reg_next_pc_reg[25]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY8 \reg_next_pc_reg[25]_i_1 
       (.CI(\reg_next_pc_reg[17]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,in[29],in[29],in[29],in[29],in[29],in[29]}),
        .O({\reg_next_pc_reg[25]_i_1_n_10 ,\reg_next_pc_reg[25]_i_1_n_11 ,\reg_next_pc_reg[25]_i_1_n_12 ,\reg_next_pc_reg[25]_i_1_n_13 ,\reg_next_pc_reg[25]_i_1_n_14 ,\reg_next_pc_reg[25]_i_1_n_15 ,\reg_next_pc_reg[25]_i_1_n_16 }),
        .S({\reg_next_pc[25]_i_2_n_1 ,\reg_next_pc[25]_i_3_n_1 ,\reg_next_pc[25]_i_4_n_1 ,\reg_next_pc[25]_i_5_n_1 ,\reg_next_pc[25]_i_6_n_1 ,\reg_next_pc[25]_i_7_n_1 ,\reg_next_pc[25]_i_8_n_1 }));
  FDRE \reg_next_pc_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_15 ),
        .Q(reg_next_pc_reg[26]),
        .R(SR));
  FDRE \reg_next_pc_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_14 ),
        .Q(reg_next_pc_reg[27]),
        .R(SR));
  FDRE \reg_next_pc_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_13 ),
        .Q(reg_next_pc_reg[28]),
        .R(SR));
  FDRE \reg_next_pc_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_12 ),
        .Q(reg_next_pc_reg[29]),
        .R(SR));
  FDRE \reg_next_pc_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_15 ),
        .Q(reg_next_pc_reg[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_next_pc_reg[2]_i_1 
       (.CI(\<const0> ),
        .CI_TOP(GND_2),
        .CO({\reg_next_pc_reg[2]_i_1_n_1 ,\NLW_reg_next_pc_reg[2]_i_1_CO_UNCONNECTED [6:0]}),
        .DI(in[8:1]),
        .O({\reg_next_pc_reg[2]_i_1_n_9 ,\reg_next_pc_reg[2]_i_1_n_10 ,\reg_next_pc_reg[2]_i_1_n_11 ,\reg_next_pc_reg[2]_i_1_n_12 ,\reg_next_pc_reg[2]_i_1_n_13 ,\reg_next_pc_reg[2]_i_1_n_14 ,\reg_next_pc_reg[2]_i_1_n_15 ,\NLW_reg_next_pc_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\reg_next_pc[2]_i_10_n_1 ,\reg_next_pc[2]_i_11_n_1 ,\reg_next_pc[2]_i_12_n_1 ,\reg_next_pc[2]_i_13_n_1 ,\reg_next_pc[2]_i_14_n_1 ,\reg_next_pc[2]_i_15_n_1 ,\reg_next_pc[2]_i_16_n_1 ,\reg_next_pc[2]_i_17_n_1 }));
  FDRE \reg_next_pc_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_11 ),
        .Q(reg_next_pc_reg[30]),
        .R(SR));
  FDRE \reg_next_pc_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_10 ),
        .Q(reg_next_pc_reg[31]),
        .R(SR));
  FDRE \reg_next_pc_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_14 ),
        .Q(reg_next_pc_reg[3]),
        .R(SR));
  FDRE \reg_next_pc_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_13 ),
        .Q(reg_next_pc_reg[4]),
        .R(SR));
  FDRE \reg_next_pc_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_12 ),
        .Q(reg_next_pc_reg[5]),
        .R(SR));
  FDRE \reg_next_pc_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_11 ),
        .Q(reg_next_pc_reg[6]),
        .R(SR));
  FDRE \reg_next_pc_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_10 ),
        .Q(reg_next_pc_reg[7]),
        .R(SR));
  FDRE \reg_next_pc_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_9 ),
        .Q(reg_next_pc_reg[8]),
        .R(SR));
  FDRE \reg_next_pc_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_16 ),
        .Q(reg_next_pc_reg[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_next_pc_reg[9]_i_1 
       (.CI(\reg_next_pc_reg[2]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\reg_next_pc_reg[9]_i_1_n_1 ,\NLW_reg_next_pc_reg[9]_i_1_CO_UNCONNECTED [6:0]}),
        .DI(in[16:9]),
        .O({\reg_next_pc_reg[9]_i_1_n_9 ,\reg_next_pc_reg[9]_i_1_n_10 ,\reg_next_pc_reg[9]_i_1_n_11 ,\reg_next_pc_reg[9]_i_1_n_12 ,\reg_next_pc_reg[9]_i_1_n_13 ,\reg_next_pc_reg[9]_i_1_n_14 ,\reg_next_pc_reg[9]_i_1_n_15 ,\reg_next_pc_reg[9]_i_1_n_16 }),
        .S({\reg_next_pc[9]_i_10_n_1 ,\reg_next_pc[9]_i_11_n_1 ,\reg_next_pc[9]_i_12_n_1 ,\reg_next_pc[9]_i_13_n_1 ,\reg_next_pc[9]_i_14_n_1 ,\reg_next_pc[9]_i_15_n_1 ,\reg_next_pc[9]_i_16_n_1 ,\reg_next_pc[9]_i_17_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[17]_i_1 
       (.I0(\reg_op1[17]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(rd0__0_i_23_n_15),
        .O(reg_op1[17]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[17]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[17] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[17]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[17]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[18]_i_1 
       (.I0(\reg_op1[18]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(rd0__0_i_23_n_14),
        .O(reg_op1[18]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[18]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[18] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[18]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[18]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[19]_i_1 
       (.I0(\reg_op1[19]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(rd0__0_i_23_n_13),
        .O(reg_op1[19]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[19]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[19] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[19]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[19]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[20]_i_1 
       (.I0(\reg_op1[20]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(rd0__0_i_23_n_12),
        .O(reg_op1[20]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[20]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[20] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[20]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[20]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[21]_i_1 
       (.I0(\reg_op1[21]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(rd0__0_i_23_n_11),
        .O(reg_op1[21]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[21]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[21] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[21]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[21]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[22]_i_1 
       (.I0(\reg_op1[22]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(rd0__0_i_23_n_10),
        .O(reg_op1[22]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[22]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[22] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[22]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[22]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[23]_i_1 
       (.I0(\reg_op1[23]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(rd0__0_i_23_n_9),
        .O(reg_op1[23]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[23]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[23] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[23]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[23]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[24]_i_1 
       (.I0(\reg_op1[24]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(\reg_op1_reg[31]_i_3_n_16 ),
        .O(reg_op1[24]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[24]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[24] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[24]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[24]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[25]_i_1 
       (.I0(\reg_op1[25]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(\reg_op1_reg[31]_i_3_n_15 ),
        .O(reg_op1[25]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[25]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[25] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[25]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[25]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[26]_i_1 
       (.I0(\reg_op1[26]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(\reg_op1_reg[31]_i_3_n_14 ),
        .O(reg_op1[26]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[26]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[26] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[26]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[26]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[27]_i_1 
       (.I0(\reg_op1[27]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(\reg_op1_reg[31]_i_3_n_13 ),
        .O(reg_op1[27]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[27]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[27] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[27]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[27]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[28]_i_1 
       (.I0(\reg_op1[28]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(\reg_op1_reg[31]_i_3_n_12 ),
        .O(reg_op1[28]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[28]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[28] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[28]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[28]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[29]_i_1 
       (.I0(\reg_op1[29]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(\reg_op1_reg[31]_i_3_n_11 ),
        .O(reg_op1[29]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[29]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[29] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[29]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[29]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[30]_i_1 
       (.I0(\reg_op1[30]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(\reg_op1_reg[31]_i_3_n_10 ),
        .O(reg_op1[30]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[30]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[30] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[30]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[30]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[31]_i_1 
       (.I0(\reg_op1[31]_i_2_n_1 ),
        .I1(Q[1]),
        .I2(\reg_op1_reg[31]_i_3_n_9 ),
        .O(reg_op1[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_10 
       (.I0(\reg_op1_reg_n_1_[25] ),
        .I1(\decoded_imm_reg_n_1_[25] ),
        .O(\reg_op1[31]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_11 
       (.I0(\reg_op1_reg_n_1_[24] ),
        .I1(\decoded_imm_reg_n_1_[24] ),
        .O(\reg_op1[31]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[31]_i_2 
       (.I0(instr_jalr_reg_0),
        .I1(\reg_pc_reg_n_1_[31] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[31]),
        .I5(pcpi_mul_n_79),
        .O(\reg_op1[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_4 
       (.I0(\reg_op1_reg_n_1_[31] ),
        .I1(\decoded_imm_reg_n_1_[31] ),
        .O(\reg_op1[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_5 
       (.I0(\reg_op1_reg_n_1_[30] ),
        .I1(\decoded_imm_reg_n_1_[30] ),
        .O(\reg_op1[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_6 
       (.I0(\reg_op1_reg_n_1_[29] ),
        .I1(\decoded_imm_reg_n_1_[29] ),
        .O(\reg_op1[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_7 
       (.I0(\reg_op1_reg_n_1_[28] ),
        .I1(\decoded_imm_reg_n_1_[28] ),
        .O(\reg_op1[31]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_8 
       (.I0(\reg_op1_reg_n_1_[27] ),
        .I1(\decoded_imm_reg_n_1_[27] ),
        .O(\reg_op1[31]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_9 
       (.I0(\reg_op1_reg_n_1_[26] ),
        .I1(\decoded_imm_reg_n_1_[26] ),
        .O(\reg_op1[31]_i_9_n_1 ));
  FDRE \reg_op1_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[0]),
        .Q(\reg_op1_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[10]),
        .Q(\reg_op1_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[11]),
        .Q(\reg_op1_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[12]),
        .Q(\reg_op1_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[13]),
        .Q(\reg_op1_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[14]),
        .Q(\reg_op1_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[15]),
        .Q(\reg_op1_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[16]),
        .Q(\reg_op1_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[17]),
        .Q(\reg_op1_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[18]),
        .Q(\reg_op1_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[19]),
        .Q(\reg_op1_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[1]),
        .Q(\reg_op1_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[20]),
        .Q(\reg_op1_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[21]),
        .Q(\reg_op1_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[22]),
        .Q(\reg_op1_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[23]),
        .Q(\reg_op1_reg_n_1_[23] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[24]),
        .Q(\reg_op1_reg_n_1_[24] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[25]),
        .Q(\reg_op1_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[26]),
        .Q(\reg_op1_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[27]),
        .Q(\reg_op1_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[28]),
        .Q(\reg_op1_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[29]),
        .Q(\reg_op1_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[2]),
        .Q(\reg_op1_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[30]),
        .Q(\reg_op1_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[31]),
        .Q(\reg_op1_reg_n_1_[31] ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_op1_reg[31]_i_3 
       (.CI(rd0__0_i_23_n_1),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\reg_op1_reg_n_1_[30] ,\reg_op1_reg_n_1_[29] ,\reg_op1_reg_n_1_[28] ,\reg_op1_reg_n_1_[27] ,\reg_op1_reg_n_1_[26] ,\reg_op1_reg_n_1_[25] ,\reg_op1_reg_n_1_[24] }),
        .O({\reg_op1_reg[31]_i_3_n_9 ,\reg_op1_reg[31]_i_3_n_10 ,\reg_op1_reg[31]_i_3_n_11 ,\reg_op1_reg[31]_i_3_n_12 ,\reg_op1_reg[31]_i_3_n_13 ,\reg_op1_reg[31]_i_3_n_14 ,\reg_op1_reg[31]_i_3_n_15 ,\reg_op1_reg[31]_i_3_n_16 }),
        .S({\reg_op1[31]_i_4_n_1 ,\reg_op1[31]_i_5_n_1 ,\reg_op1[31]_i_6_n_1 ,\reg_op1[31]_i_7_n_1 ,\reg_op1[31]_i_8_n_1 ,\reg_op1[31]_i_9_n_1 ,\reg_op1[31]_i_10_n_1 ,\reg_op1[31]_i_11_n_1 }));
  FDRE \reg_op1_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[3]),
        .Q(\reg_op1_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[4]),
        .Q(\reg_op1_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[5]),
        .Q(\reg_op1_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[6]),
        .Q(\reg_op1_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[7]),
        .Q(\reg_op1_reg_n_1_[7] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[8]),
        .Q(\reg_op1_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_19),
        .D(reg_op1[9]),
        .Q(\reg_op1_reg_n_1_[9] ),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[17]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[17]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[17] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[18]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[18]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[18] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[19]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[19]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[19] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[20]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[20]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[20] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[21]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[21]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[21] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[22]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[22]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[22] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[23]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[23]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[23] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[24]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[24]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[24] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[25]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[25]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[25] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[26]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[26]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[26] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[27]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[27]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[27] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[28]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[28]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[28] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[29]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[29]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[29] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[30]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[30]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[30] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[31]_i_1 
       (.I0(pcpi_mul_n_80),
        .I1(pcpi_mul_n_81),
        .I2(reg_sh1[31]),
        .I3(instr_jalr_reg_0),
        .I4(\decoded_imm_reg_n_1_[31] ),
        .I5(pcpi_mul_n_41),
        .O(\reg_op2[31]_i_1_n_1 ));
  FDRE \reg_op2_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_18),
        .Q(\reg_op2_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_8),
        .Q(\reg_op2_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_7),
        .Q(\reg_op2_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_6),
        .Q(\reg_op2_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_5),
        .Q(\reg_op2_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_4),
        .Q(\reg_op2_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_3),
        .Q(\reg_op2_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_2),
        .Q(\reg_op2_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[17]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[18]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[19]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_17),
        .Q(\reg_op2_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[20]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[21]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[22]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[23]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[23] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[24]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[24] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[25]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[26]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[27]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[28]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[29]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_16),
        .Q(\reg_op2_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[30]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(\reg_op2[31]_i_1_n_1 ),
        .Q(\reg_op2_reg_n_1_[31] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_15),
        .Q(\reg_op2_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_14),
        .Q(\reg_op2_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_13),
        .Q(\reg_op2_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_12),
        .Q(\reg_op2_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_11),
        .Q(\reg_op2_reg_n_1_[7] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_10),
        .Q(\reg_op2_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(pcpi_mul_n_1),
        .D(pcpi_mul_n_9),
        .Q(\reg_op2_reg_n_1_[9] ),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[0]_i_4 
       (.I0(data2[0]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[0] ),
        .I3(instr_rdinstr),
        .I4(data4[0]),
        .O(\reg_out[0]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[10]_i_3 
       (.I0(mem_rdata_word[10]),
        .I1(latched_is_lu_reg_n_1),
        .I2(latched_is_lh_reg_n_1),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[10]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[10]_i_4 
       (.I0(\count_instr_reg_n_1_[10] ),
        .I1(instr_rdinstr),
        .I2(data4[10]),
        .I3(data2[10]),
        .I4(instr_rdcycleh),
        .O(\reg_out[10]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[11]_i_3 
       (.I0(mem_rdata_word[11]),
        .I1(latched_is_lu_reg_n_1),
        .I2(latched_is_lh_reg_n_1),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[11]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[11]_i_5 
       (.I0(\count_instr_reg_n_1_[11] ),
        .I1(instr_rdinstr),
        .I2(data4[11]),
        .I3(data2[11]),
        .I4(instr_rdcycleh),
        .O(\reg_out[11]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[12]_i_3 
       (.I0(mem_rdata_word[12]),
        .I1(latched_is_lu_reg_n_1),
        .I2(latched_is_lh_reg_n_1),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[12]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[12]_i_4 
       (.I0(\count_instr_reg_n_1_[12] ),
        .I1(instr_rdinstr),
        .I2(data4[12]),
        .I3(data2[12]),
        .I4(instr_rdcycleh),
        .O(\reg_out[12]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[13]_i_3 
       (.I0(mem_rdata_word[13]),
        .I1(latched_is_lu_reg_n_1),
        .I2(latched_is_lh_reg_n_1),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[13]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[13]_i_5 
       (.I0(\count_instr_reg_n_1_[13] ),
        .I1(instr_rdinstr),
        .I2(data4[13]),
        .I3(data2[13]),
        .I4(instr_rdcycleh),
        .O(\reg_out[13]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[14]_i_3 
       (.I0(mem_rdata_word[14]),
        .I1(latched_is_lu_reg_n_1),
        .I2(latched_is_lh_reg_n_1),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[14]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[14]_i_4 
       (.I0(\count_instr_reg_n_1_[14] ),
        .I1(instr_rdinstr),
        .I2(data4[14]),
        .I3(data2[14]),
        .I4(instr_rdcycleh),
        .O(\reg_out[14]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[15]_i_3 
       (.I0(mem_rdata_word[15]),
        .I1(latched_is_lu_reg_n_1),
        .I2(latched_is_lh_reg_n_1),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[15]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[15]_i_4 
       (.I0(\count_instr_reg_n_1_[15] ),
        .I1(instr_rdinstr),
        .I2(data4[15]),
        .I3(data2[15]),
        .I4(instr_rdcycleh),
        .O(\reg_out[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_10 
       (.I0(\reg_pc_reg_n_1_[13] ),
        .I1(\decoded_imm_reg_n_1_[13] ),
        .O(\reg_out[16]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_11 
       (.I0(\reg_pc_reg_n_1_[12] ),
        .I1(\decoded_imm_reg_n_1_[12] ),
        .O(\reg_out[16]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_12 
       (.I0(\reg_pc_reg_n_1_[11] ),
        .I1(\decoded_imm_reg_n_1_[11] ),
        .O(\reg_out[16]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_13 
       (.I0(\reg_pc_reg_n_1_[10] ),
        .I1(\decoded_imm_reg_n_1_[10] ),
        .O(\reg_out[16]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_14 
       (.I0(\reg_pc_reg_n_1_[9] ),
        .I1(\decoded_imm_reg_n_1_[9] ),
        .O(\reg_out[16]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[16]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[16]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[16]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[16]_i_6 
       (.I0(\count_instr_reg_n_1_[16] ),
        .I1(instr_rdinstr),
        .I2(data4[16]),
        .I3(data2[16]),
        .I4(instr_rdcycleh),
        .O(\reg_out[16]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_7 
       (.I0(\reg_pc_reg_n_1_[16] ),
        .I1(\decoded_imm_reg_n_1_[16] ),
        .O(\reg_out[16]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_8 
       (.I0(\reg_pc_reg_n_1_[15] ),
        .I1(\decoded_imm_reg_n_1_[15] ),
        .O(\reg_out[16]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_9 
       (.I0(\reg_pc_reg_n_1_[14] ),
        .I1(\decoded_imm_reg_n_1_[14] ),
        .O(\reg_out[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[17]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[17]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[17]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[17]_i_5 
       (.I0(\count_instr_reg_n_1_[17] ),
        .I1(instr_rdinstr),
        .I2(data4[17]),
        .I3(data2[17]),
        .I4(instr_rdcycleh),
        .O(\reg_out[17]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[18]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[18]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[18]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[18]_i_4 
       (.I0(\count_instr_reg_n_1_[18] ),
        .I1(instr_rdinstr),
        .I2(data4[18]),
        .I3(data2[18]),
        .I4(instr_rdcycleh),
        .O(\reg_out[18]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[19]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[19]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[19]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[19]_i_4 
       (.I0(\count_instr_reg_n_1_[19] ),
        .I1(instr_rdinstr),
        .I2(data4[19]),
        .I3(data2[19]),
        .I4(instr_rdcycleh),
        .O(\reg_out[19]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[1]_i_4 
       (.I0(data2[1]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[1] ),
        .I3(instr_rdinstr),
        .I4(data4[1]),
        .O(\reg_out[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[20]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[20]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[20]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[20]_i_5 
       (.I0(\count_instr_reg_n_1_[20] ),
        .I1(instr_rdinstr),
        .I2(data4[20]),
        .I3(data2[20]),
        .I4(instr_rdcycleh),
        .O(\reg_out[20]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[21]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[21]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[21]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[21]_i_5 
       (.I0(\count_instr_reg_n_1_[21] ),
        .I1(instr_rdinstr),
        .I2(data4[21]),
        .I3(data2[21]),
        .I4(instr_rdcycleh),
        .O(\reg_out[21]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[22]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[22]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[22]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[22]_i_4 
       (.I0(\count_instr_reg_n_1_[22] ),
        .I1(instr_rdinstr),
        .I2(data4[22]),
        .I3(data2[22]),
        .I4(instr_rdcycleh),
        .O(\reg_out[22]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[23]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[23]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[23]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[23]_i_5 
       (.I0(\count_instr_reg_n_1_[23] ),
        .I1(instr_rdinstr),
        .I2(data4[23]),
        .I3(data2[23]),
        .I4(instr_rdcycleh),
        .O(\reg_out[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_10 
       (.I0(\reg_pc_reg_n_1_[21] ),
        .I1(\decoded_imm_reg_n_1_[21] ),
        .O(\reg_out[24]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_11 
       (.I0(\reg_pc_reg_n_1_[20] ),
        .I1(\decoded_imm_reg_n_1_[20] ),
        .O(\reg_out[24]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_12 
       (.I0(\reg_pc_reg_n_1_[19] ),
        .I1(\decoded_imm_reg_n_1_[19] ),
        .O(\reg_out[24]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_13 
       (.I0(\reg_pc_reg_n_1_[18] ),
        .I1(\decoded_imm_reg_n_1_[18] ),
        .O(\reg_out[24]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_14 
       (.I0(\reg_pc_reg_n_1_[17] ),
        .I1(\decoded_imm_reg_n_1_[17] ),
        .O(\reg_out[24]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[24]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[24]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[24]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[24]_i_5 
       (.I0(\count_instr_reg_n_1_[24] ),
        .I1(instr_rdinstr),
        .I2(data4[24]),
        .I3(data2[24]),
        .I4(instr_rdcycleh),
        .O(\reg_out[24]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_7 
       (.I0(\reg_pc_reg_n_1_[24] ),
        .I1(\decoded_imm_reg_n_1_[24] ),
        .O(\reg_out[24]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_8 
       (.I0(\reg_pc_reg_n_1_[23] ),
        .I1(\decoded_imm_reg_n_1_[23] ),
        .O(\reg_out[24]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_9 
       (.I0(\reg_pc_reg_n_1_[22] ),
        .I1(\decoded_imm_reg_n_1_[22] ),
        .O(\reg_out[24]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[25]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[25]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[25]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[25]_i_5 
       (.I0(\count_instr_reg_n_1_[25] ),
        .I1(instr_rdinstr),
        .I2(data4[25]),
        .I3(data2[25]),
        .I4(instr_rdcycleh),
        .O(\reg_out[25]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[26]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[26]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[26]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[26]_i_4 
       (.I0(\count_instr_reg_n_1_[26] ),
        .I1(instr_rdinstr),
        .I2(data4[26]),
        .I3(data2[26]),
        .I4(instr_rdcycleh),
        .O(\reg_out[26]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[27]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[27]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[27]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[27]_i_4 
       (.I0(\count_instr_reg_n_1_[27] ),
        .I1(instr_rdinstr),
        .I2(data4[27]),
        .I3(data2[27]),
        .I4(instr_rdcycleh),
        .O(\reg_out[27]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[28]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[28]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[28]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[28]_i_4 
       (.I0(\count_instr_reg_n_1_[28] ),
        .I1(instr_rdinstr),
        .I2(data4[28]),
        .I3(data2[28]),
        .I4(instr_rdcycleh),
        .O(\reg_out[28]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[29]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[29]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[29]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[29]_i_5 
       (.I0(\count_instr_reg_n_1_[29] ),
        .I1(instr_rdinstr),
        .I2(data4[29]),
        .I3(data2[29]),
        .I4(instr_rdcycleh),
        .O(\reg_out[29]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[2]_i_3 
       (.I0(data2[2]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[2] ),
        .I3(instr_rdinstr),
        .I4(data4[2]),
        .O(\reg_out[2]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[30]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[30]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[30]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[30]_i_5 
       (.I0(\count_instr_reg_n_1_[30] ),
        .I1(instr_rdinstr),
        .I2(data4[30]),
        .I3(data2[30]),
        .I4(instr_rdcycleh),
        .O(\reg_out[30]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_10 
       (.I0(\reg_pc_reg_n_1_[28] ),
        .I1(\decoded_imm_reg_n_1_[28] ),
        .O(\reg_out[31]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_11 
       (.I0(\reg_pc_reg_n_1_[27] ),
        .I1(\decoded_imm_reg_n_1_[27] ),
        .O(\reg_out[31]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_12 
       (.I0(\reg_pc_reg_n_1_[26] ),
        .I1(\decoded_imm_reg_n_1_[26] ),
        .O(\reg_out[31]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_13 
       (.I0(\reg_pc_reg_n_1_[25] ),
        .I1(\decoded_imm_reg_n_1_[25] ),
        .O(\reg_out[31]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[31]_i_4 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_1),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_1),
        .I4(mem_rdata_word[31]),
        .I5(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[31]_i_6 
       (.I0(\count_instr_reg_n_1_[31] ),
        .I1(instr_rdinstr),
        .I2(data4[31]),
        .I3(data2[31]),
        .I4(instr_rdcycleh),
        .O(\reg_out[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_7 
       (.I0(\decoded_imm_reg_n_1_[31] ),
        .I1(\reg_pc_reg_n_1_[31] ),
        .O(\reg_out[31]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_8 
       (.I0(\reg_pc_reg_n_1_[30] ),
        .I1(\decoded_imm_reg_n_1_[30] ),
        .O(\reg_out[31]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_9 
       (.I0(\reg_pc_reg_n_1_[29] ),
        .I1(\decoded_imm_reg_n_1_[29] ),
        .O(\reg_out[31]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[3]_i_4 
       (.I0(data2[3]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[3] ),
        .I3(instr_rdinstr),
        .I4(data4[3]),
        .O(\reg_out[3]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[4]_i_4 
       (.I0(data2[4]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[4] ),
        .I3(instr_rdinstr),
        .I4(data4[4]),
        .O(\reg_out[4]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[5]_i_4 
       (.I0(data2[5]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[5] ),
        .I3(instr_rdinstr),
        .I4(data4[5]),
        .O(\reg_out[5]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[6]_i_4 
       (.I0(data2[6]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[6] ),
        .I3(instr_rdinstr),
        .I4(data4[6]),
        .O(\reg_out[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[7]_i_3 
       (.I0(data2[7]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_1_[7] ),
        .I3(instr_rdinstr),
        .I4(data4[7]),
        .O(\reg_out[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_10 
       (.I0(\reg_pc_reg_n_1_[5] ),
        .I1(\decoded_imm_reg_n_1_[5] ),
        .O(\reg_out[8]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_11 
       (.I0(\reg_pc_reg_n_1_[4] ),
        .I1(\decoded_imm_reg_n_1_[4] ),
        .O(\reg_out[8]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_12 
       (.I0(\reg_pc_reg_n_1_[3] ),
        .I1(\decoded_imm_reg_n_1_[3] ),
        .O(\reg_out[8]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_13 
       (.I0(\reg_pc_reg_n_1_[2] ),
        .I1(\decoded_imm_reg_n_1_[2] ),
        .O(\reg_out[8]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_14 
       (.I0(\reg_pc_reg_n_1_[1] ),
        .I1(\decoded_imm_reg_n_1_[1] ),
        .O(\reg_out[8]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[8]_i_4 
       (.I0(mem_rdata_word[8]),
        .I1(latched_is_lu_reg_n_1),
        .I2(latched_is_lh_reg_n_1),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[8]_i_5 
       (.I0(\count_instr_reg_n_1_[8] ),
        .I1(instr_rdinstr),
        .I2(data4[8]),
        .I3(data2[8]),
        .I4(instr_rdcycleh),
        .O(\reg_out[8]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_7 
       (.I0(\reg_pc_reg_n_1_[8] ),
        .I1(\decoded_imm_reg_n_1_[8] ),
        .O(\reg_out[8]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_8 
       (.I0(\reg_pc_reg_n_1_[7] ),
        .I1(\decoded_imm_reg_n_1_[7] ),
        .O(\reg_out[8]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_9 
       (.I0(\reg_pc_reg_n_1_[6] ),
        .I1(\decoded_imm_reg_n_1_[6] ),
        .O(\reg_out[8]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[9]_i_3 
       (.I0(mem_rdata_word[9]),
        .I1(latched_is_lu_reg_n_1),
        .I2(latched_is_lh_reg_n_1),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_1_[0] ),
        .O(\reg_out[9]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[9]_i_4 
       (.I0(\count_instr_reg_n_1_[9] ),
        .I1(instr_rdinstr),
        .I2(data4[9]),
        .I3(data2[9]),
        .I4(instr_rdcycleh),
        .O(\reg_out[9]_i_4_n_1 ));
  FDRE \reg_out_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[0]),
        .Q(\reg_out_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[10]),
        .Q(\reg_out_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[11]),
        .Q(\reg_out_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[12]),
        .Q(\reg_out_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[13]),
        .Q(\reg_out_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[14]),
        .Q(\reg_out_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[15]),
        .Q(\reg_out_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[16]),
        .Q(\reg_out_reg_n_1_[16] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_out_reg[16]_i_4 
       (.CI(\reg_out_reg[8]_i_3_n_1 ),
        .CI_TOP(GND_2),
        .CO({\reg_out_reg[16]_i_4_n_1 ,\NLW_reg_out_reg[16]_i_4_CO_UNCONNECTED [6:0]}),
        .DI({\reg_pc_reg_n_1_[16] ,\reg_pc_reg_n_1_[15] ,\reg_pc_reg_n_1_[14] ,\reg_pc_reg_n_1_[13] ,\reg_pc_reg_n_1_[12] ,\reg_pc_reg_n_1_[11] ,\reg_pc_reg_n_1_[10] ,\reg_pc_reg_n_1_[9] }),
        .O({\reg_out_reg[16]_i_4_n_9 ,\reg_out_reg[16]_i_4_n_10 ,\reg_out_reg[16]_i_4_n_11 ,\reg_out_reg[16]_i_4_n_12 ,\reg_out_reg[16]_i_4_n_13 ,\reg_out_reg[16]_i_4_n_14 ,\reg_out_reg[16]_i_4_n_15 ,\reg_out_reg[16]_i_4_n_16 }),
        .S({\reg_out[16]_i_7_n_1 ,\reg_out[16]_i_8_n_1 ,\reg_out[16]_i_9_n_1 ,\reg_out[16]_i_10_n_1 ,\reg_out[16]_i_11_n_1 ,\reg_out[16]_i_12_n_1 ,\reg_out[16]_i_13_n_1 ,\reg_out[16]_i_14_n_1 }));
  FDRE \reg_out_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[17]),
        .Q(\reg_out_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[18]),
        .Q(\reg_out_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[19]),
        .Q(\reg_out_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[1]),
        .Q(\reg_out_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[20]),
        .Q(\reg_out_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[21]),
        .Q(\reg_out_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[22]),
        .Q(\reg_out_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[23]),
        .Q(\reg_out_reg_n_1_[23] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[24]),
        .Q(\reg_out_reg_n_1_[24] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_out_reg[24]_i_4 
       (.CI(\reg_out_reg[16]_i_4_n_1 ),
        .CI_TOP(GND_2),
        .CO({\reg_out_reg[24]_i_4_n_1 ,\NLW_reg_out_reg[24]_i_4_CO_UNCONNECTED [6:0]}),
        .DI({\reg_pc_reg_n_1_[24] ,\reg_pc_reg_n_1_[23] ,\reg_pc_reg_n_1_[22] ,\reg_pc_reg_n_1_[21] ,\reg_pc_reg_n_1_[20] ,\reg_pc_reg_n_1_[19] ,\reg_pc_reg_n_1_[18] ,\reg_pc_reg_n_1_[17] }),
        .O({\reg_out_reg[24]_i_4_n_9 ,\reg_out_reg[24]_i_4_n_10 ,\reg_out_reg[24]_i_4_n_11 ,\reg_out_reg[24]_i_4_n_12 ,\reg_out_reg[24]_i_4_n_13 ,\reg_out_reg[24]_i_4_n_14 ,\reg_out_reg[24]_i_4_n_15 ,\reg_out_reg[24]_i_4_n_16 }),
        .S({\reg_out[24]_i_7_n_1 ,\reg_out[24]_i_8_n_1 ,\reg_out[24]_i_9_n_1 ,\reg_out[24]_i_10_n_1 ,\reg_out[24]_i_11_n_1 ,\reg_out[24]_i_12_n_1 ,\reg_out[24]_i_13_n_1 ,\reg_out[24]_i_14_n_1 }));
  FDRE \reg_out_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[25]),
        .Q(\reg_out_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[26]),
        .Q(\reg_out_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[27]),
        .Q(\reg_out_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[28]),
        .Q(\reg_out_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[29]),
        .Q(\reg_out_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[2]),
        .Q(\reg_out_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[30]),
        .Q(\reg_out_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[31]),
        .Q(\reg_out_reg_n_1_[31] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY8 \reg_out_reg[31]_i_3 
       (.CI(\reg_out_reg[24]_i_4_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\reg_pc_reg_n_1_[30] ,\reg_pc_reg_n_1_[29] ,\reg_pc_reg_n_1_[28] ,\reg_pc_reg_n_1_[27] ,\reg_pc_reg_n_1_[26] ,\reg_pc_reg_n_1_[25] }),
        .O({\reg_out_reg[31]_i_3_n_10 ,\reg_out_reg[31]_i_3_n_11 ,\reg_out_reg[31]_i_3_n_12 ,\reg_out_reg[31]_i_3_n_13 ,\reg_out_reg[31]_i_3_n_14 ,\reg_out_reg[31]_i_3_n_15 ,\reg_out_reg[31]_i_3_n_16 }),
        .S({\reg_out[31]_i_7_n_1 ,\reg_out[31]_i_8_n_1 ,\reg_out[31]_i_9_n_1 ,\reg_out[31]_i_10_n_1 ,\reg_out[31]_i_11_n_1 ,\reg_out[31]_i_12_n_1 ,\reg_out[31]_i_13_n_1 }));
  FDRE \reg_out_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[3]),
        .Q(\reg_out_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[4]),
        .Q(\reg_out_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[5]),
        .Q(\reg_out_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[6]),
        .Q(\reg_out_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[7]),
        .Q(\reg_out_reg_n_1_[7] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[8]),
        .Q(\reg_out_reg_n_1_[8] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_out_reg[8]_i_3 
       (.CI(\<const0> ),
        .CI_TOP(GND_2),
        .CO({\reg_out_reg[8]_i_3_n_1 ,\NLW_reg_out_reg[8]_i_3_CO_UNCONNECTED [6:0]}),
        .DI({\reg_pc_reg_n_1_[8] ,\reg_pc_reg_n_1_[7] ,\reg_pc_reg_n_1_[6] ,\reg_pc_reg_n_1_[5] ,\reg_pc_reg_n_1_[4] ,\reg_pc_reg_n_1_[3] ,\reg_pc_reg_n_1_[2] ,\reg_pc_reg_n_1_[1] }),
        .O({\reg_out_reg[8]_i_3_n_9 ,\reg_out_reg[8]_i_3_n_10 ,\reg_out_reg[8]_i_3_n_11 ,\reg_out_reg[8]_i_3_n_12 ,\reg_out_reg[8]_i_3_n_13 ,\reg_out_reg[8]_i_3_n_14 ,\reg_out_reg[8]_i_3_n_15 ,\NLW_reg_out_reg[8]_i_3_O_UNCONNECTED [0]}),
        .S({\reg_out[8]_i_7_n_1 ,\reg_out[8]_i_8_n_1 ,\reg_out[8]_i_9_n_1 ,\reg_out[8]_i_10_n_1 ,\reg_out[8]_i_11_n_1 ,\reg_out[8]_i_12_n_1 ,\reg_out[8]_i_13_n_1 ,\reg_out[8]_i_14_n_1 }));
  FDRE \reg_out_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(reg_out[9]),
        .Q(\reg_out_reg_n_1_[9] ),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[10]_i_1 
       (.I0(reg_next_pc_reg[10]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[10]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[10] ),
        .O(current_pc[10]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[11]_i_1 
       (.I0(reg_next_pc_reg[11]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[11]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[11] ),
        .O(current_pc[11]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[12]_i_1 
       (.I0(reg_next_pc_reg[12]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[12]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[12] ),
        .O(current_pc[12]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[13]_i_1 
       (.I0(reg_next_pc_reg[13]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[13]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[13] ),
        .O(current_pc[13]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[14]_i_1 
       (.I0(reg_next_pc_reg[14]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[14]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[14] ),
        .O(current_pc[14]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[15]_i_1 
       (.I0(reg_next_pc_reg[15]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[15]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[15] ),
        .O(current_pc[15]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[16]_i_1 
       (.I0(reg_next_pc_reg[16]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[16]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[16] ),
        .O(current_pc[16]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[17]_i_1 
       (.I0(reg_next_pc_reg[17]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[17]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[17] ),
        .O(current_pc[17]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[18]_i_1 
       (.I0(reg_next_pc_reg[18]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[18]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[18] ),
        .O(current_pc[18]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[19]_i_1 
       (.I0(reg_next_pc_reg[19]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[19]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[19] ),
        .O(current_pc[19]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[1]_i_1 
       (.I0(reg_next_pc_reg[1]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[1]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[1] ),
        .O(current_pc[1]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[20]_i_1 
       (.I0(reg_next_pc_reg[20]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[20]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[20] ),
        .O(current_pc[20]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[21]_i_1 
       (.I0(reg_next_pc_reg[21]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[21]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[21] ),
        .O(current_pc[21]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[22]_i_1 
       (.I0(reg_next_pc_reg[22]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[22]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[22] ),
        .O(current_pc[22]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[23]_i_1 
       (.I0(reg_next_pc_reg[23]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[23]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[23] ),
        .O(current_pc[23]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[24]_i_1 
       (.I0(reg_next_pc_reg[24]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[24]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[24] ),
        .O(current_pc[24]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[25]_i_1 
       (.I0(reg_next_pc_reg[25]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[25]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[25] ),
        .O(current_pc[25]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[26]_i_1 
       (.I0(reg_next_pc_reg[26]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[26]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[26] ),
        .O(current_pc[26]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[27]_i_1 
       (.I0(reg_next_pc_reg[27]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[27]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[27] ),
        .O(current_pc[27]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[28]_i_1 
       (.I0(reg_next_pc_reg[28]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[28]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[28] ),
        .O(current_pc[28]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[29]_i_1 
       (.I0(reg_next_pc_reg[29]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[29]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[29] ),
        .O(current_pc[29]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[2]_i_1 
       (.I0(reg_next_pc_reg[2]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[2]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[2] ),
        .O(current_pc[2]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[30]_i_1 
       (.I0(reg_next_pc_reg[30]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[30]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[30] ),
        .O(current_pc[30]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \reg_pc[31]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\cpu_state_reg_n_1_[1] ),
        .I3(Q[2]),
        .I4(\cpu_state_reg_n_1_[0] ),
        .I5(\cpu_state_reg_n_1_[7] ),
        .O(reg_pc));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[31]_i_2 
       (.I0(reg_next_pc_reg[31]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[31]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[31] ),
        .O(current_pc[31]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[3]_i_1 
       (.I0(reg_next_pc_reg[3]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[3]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[3] ),
        .O(current_pc[3]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[4]_i_1 
       (.I0(reg_next_pc_reg[4]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[4]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[4] ),
        .O(current_pc[4]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[5]_i_1 
       (.I0(reg_next_pc_reg[5]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[5]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[5] ),
        .O(current_pc[5]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[6]_i_1 
       (.I0(reg_next_pc_reg[6]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[6]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[6] ),
        .O(current_pc[6]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[7]_i_1 
       (.I0(reg_next_pc_reg[7]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[7]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[7] ),
        .O(current_pc[7]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[8]_i_1 
       (.I0(reg_next_pc_reg[8]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[8]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[8] ),
        .O(current_pc[8]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[9]_i_1 
       (.I0(reg_next_pc_reg[9]),
        .I1(latched_store_reg_0),
        .I2(latched_branch_reg_0),
        .I3(alu_out_q[9]),
        .I4(latched_stalu_reg_0),
        .I5(\reg_out_reg_n_1_[9] ),
        .O(current_pc[9]));
  FDRE \reg_pc_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[10]),
        .Q(\reg_pc_reg_n_1_[10] ),
        .R(SR));
  FDRE \reg_pc_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[11]),
        .Q(\reg_pc_reg_n_1_[11] ),
        .R(SR));
  FDRE \reg_pc_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[12]),
        .Q(\reg_pc_reg_n_1_[12] ),
        .R(SR));
  FDRE \reg_pc_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[13]),
        .Q(\reg_pc_reg_n_1_[13] ),
        .R(SR));
  FDRE \reg_pc_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[14]),
        .Q(\reg_pc_reg_n_1_[14] ),
        .R(SR));
  FDRE \reg_pc_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[15]),
        .Q(\reg_pc_reg_n_1_[15] ),
        .R(SR));
  FDRE \reg_pc_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[16]),
        .Q(\reg_pc_reg_n_1_[16] ),
        .R(SR));
  FDRE \reg_pc_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[17]),
        .Q(\reg_pc_reg_n_1_[17] ),
        .R(SR));
  FDRE \reg_pc_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[18]),
        .Q(\reg_pc_reg_n_1_[18] ),
        .R(SR));
  FDRE \reg_pc_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[19]),
        .Q(\reg_pc_reg_n_1_[19] ),
        .R(SR));
  FDRE \reg_pc_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[1]),
        .Q(\reg_pc_reg_n_1_[1] ),
        .R(SR));
  FDRE \reg_pc_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[20]),
        .Q(\reg_pc_reg_n_1_[20] ),
        .R(SR));
  FDRE \reg_pc_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[21]),
        .Q(\reg_pc_reg_n_1_[21] ),
        .R(SR));
  FDRE \reg_pc_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[22]),
        .Q(\reg_pc_reg_n_1_[22] ),
        .R(SR));
  FDRE \reg_pc_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[23]),
        .Q(\reg_pc_reg_n_1_[23] ),
        .R(SR));
  FDRE \reg_pc_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[24]),
        .Q(\reg_pc_reg_n_1_[24] ),
        .R(SR));
  FDRE \reg_pc_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[25]),
        .Q(\reg_pc_reg_n_1_[25] ),
        .R(SR));
  FDRE \reg_pc_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[26]),
        .Q(\reg_pc_reg_n_1_[26] ),
        .R(SR));
  FDRE \reg_pc_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[27]),
        .Q(\reg_pc_reg_n_1_[27] ),
        .R(SR));
  FDRE \reg_pc_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[28]),
        .Q(\reg_pc_reg_n_1_[28] ),
        .R(SR));
  FDRE \reg_pc_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[29]),
        .Q(\reg_pc_reg_n_1_[29] ),
        .R(SR));
  FDRE \reg_pc_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[2]),
        .Q(\reg_pc_reg_n_1_[2] ),
        .R(SR));
  FDRE \reg_pc_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[30]),
        .Q(\reg_pc_reg_n_1_[30] ),
        .R(SR));
  FDRE \reg_pc_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[31]),
        .Q(\reg_pc_reg_n_1_[31] ),
        .R(SR));
  FDRE \reg_pc_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[3]),
        .Q(\reg_pc_reg_n_1_[3] ),
        .R(SR));
  FDRE \reg_pc_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[4]),
        .Q(\reg_pc_reg_n_1_[4] ),
        .R(SR));
  FDRE \reg_pc_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[5]),
        .Q(\reg_pc_reg_n_1_[5] ),
        .R(SR));
  FDRE \reg_pc_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[6]),
        .Q(\reg_pc_reg_n_1_[6] ),
        .R(SR));
  FDRE \reg_pc_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[7]),
        .Q(\reg_pc_reg_n_1_[7] ),
        .R(SR));
  FDRE \reg_pc_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[8]),
        .Q(\reg_pc_reg_n_1_[8] ),
        .R(SR));
  FDRE \reg_pc_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(reg_pc),
        .D(current_pc[9]),
        .Q(\reg_pc_reg_n_1_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    rst_soft_i_1
       (.I0(cpu_d_req__0),
        .I1(p_1_in[0]),
        .I2(rst_soft_i_2_n_1),
        .I3(wstrb_reg_i_2_n_1),
        .I4(p_2_in[2]),
        .I5(p_2_in[3]),
        .O(rst_soft));
  LUT6 #(
    .INIT(64'h0000FFFE00000000)) 
    rst_soft_i_2
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_2_in[4]),
        .I5(wstrb_reg_i_2_n_1),
        .O(rst_soft_i_2_n_1));
  LUT3 #(
    .INIT(8'h40)) 
    \s_sel_reg[0]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[29]),
        .O(mem_instr_reg_2[0]));
  LUT3 #(
    .INIT(8'h02)) 
    \s_sel_reg[0]_i_1__0 
       (.I0(p_2_in[30]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_1 [2]),
        .O(\mem_addr_reg[30]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s_sel_reg[0]_i_1__1 
       (.I0(\mem_addr_reg[31]_1 [2]),
        .I1(mem_instr_reg_0),
        .O(cpu_d_req));
  LUT2 #(
    .INIT(4'h8)) 
    \s_sel_reg[0]_i_1__2 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .O(cpu_i_req));
  LUT3 #(
    .INIT(8'h40)) 
    \s_sel_reg[1]_i_1 
       (.I0(mem_instr_reg_0),
        .I1(\mem_addr_reg[31]_1 [2]),
        .I2(p_2_in[30]),
        .O(mem_instr_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \send_bitcnt[0]_i_1 
       (.I0(mem_instr_reg_1),
        .I1(\send_bitcnt_reg[0]_0 ),
        .O(\send_bitcnt_reg[0] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \send_counter[15]_i_12 
       (.I0(p_2_in[2]),
        .I1(p_2_in[3]),
        .I2(wstrb_reg_i_2_n_1),
        .I3(p_2_in[4]),
        .I4(\mem_wstrb_reg[0]_0 ),
        .O(\send_counter[15]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \send_counter[15]_i_5 
       (.I0(\send_counter[15]_i_12_n_1 ),
        .I1(ready_reg),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_1 [2]),
        .I4(p_2_in[30]),
        .I5(p_2_in[29]),
        .O(mem_instr_reg_1));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \send_pattern[1]_i_1 
       (.I0(\send_pattern_reg[7] [0]),
        .I1(p_1_in[0]),
        .I2(wstrb_reg_i_2_n_1),
        .I3(mem_instr_reg_1),
        .O(\mem_wdata_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \send_pattern[2]_i_1 
       (.I0(\send_pattern_reg[7] [1]),
        .I1(p_1_in[1]),
        .I2(wstrb_reg_i_2_n_1),
        .I3(mem_instr_reg_1),
        .O(\mem_wdata_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \send_pattern[3]_i_1 
       (.I0(\send_pattern_reg[7] [2]),
        .I1(p_1_in[2]),
        .I2(wstrb_reg_i_2_n_1),
        .I3(mem_instr_reg_1),
        .O(\mem_wdata_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \send_pattern[4]_i_1 
       (.I0(\send_pattern_reg[7] [3]),
        .I1(p_1_in[3]),
        .I2(wstrb_reg_i_2_n_1),
        .I3(mem_instr_reg_1),
        .O(\mem_wdata_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \send_pattern[5]_i_1 
       (.I0(\send_pattern_reg[7] [4]),
        .I1(p_1_in[4]),
        .I2(wstrb_reg_i_2_n_1),
        .I3(mem_instr_reg_1),
        .O(\mem_wdata_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hC0AA)) 
    \send_pattern[6]_i_1 
       (.I0(\send_pattern_reg[7] [5]),
        .I1(p_1_in[5]),
        .I2(wstrb_reg_i_2_n_1),
        .I3(mem_instr_reg_1),
        .O(\mem_wdata_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hC0AA)) 
    \send_pattern[7]_i_1 
       (.I0(\send_pattern_reg[7] [6]),
        .I1(p_1_in[6]),
        .I2(wstrb_reg_i_2_n_1),
        .I3(mem_instr_reg_1),
        .O(\mem_wdata_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h00000200FFFFFFFF)) 
    \send_pattern[8]_i_1 
       (.I0(p_1_in[7]),
        .I1(p_2_in[29]),
        .I2(p_2_in[30]),
        .I3(\mem_addr_reg[31]_1 [2]),
        .I4(mem_instr_reg_0),
        .I5(mem_instr_reg_1),
        .O(\mem_wdata_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    trap_i_1
       (.I0(Q[0]),
        .I1(\cpu_state_reg_n_1_[0] ),
        .I2(\cpu_state_reg_n_1_[1] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\cpu_state_reg_n_1_[7] ),
        .O(trap_i_1_n_1));
  FDRE trap_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(trap_i_1_n_1),
        .Q(trap_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    tx_en_i_1
       (.I0(slaves_req[0]),
        .I1(recv_buf_valid_i_2_n_1),
        .I2(slaves_req[18]),
        .I3(\mem_wstrb_reg[0]_0 ),
        .I4(\mem_addr_reg[29]_0 ),
        .I5(tx_en),
        .O(tx_en_reg));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    wstrb_reg_i_1
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(wstrb_reg_i_2_n_1),
        .O(\mem_wstrb_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    wstrb_reg_i_2
       (.I0(p_2_in[29]),
        .I1(p_2_in[30]),
        .I2(\mem_addr_reg[31]_1 [2]),
        .I3(mem_instr_reg_0),
        .O(wstrb_reg_i_2_n_1));
endmodule

module picorv32_pcpi_div
   (pcpi_div_ready,
    \cpu_state_reg[3] ,
    \quotient_msk_reg[16]_0 ,
    mem_do_rinst_reg,
    D,
    SS,
    \pcpi_rd_reg[31]_0 ,
    sys_clk_BUFG,
    Q,
    \cpu_state_reg[6] ,
    \cpu_state_reg[7] ,
    \cpu_state_reg[7]_0 ,
    instr_remu_reg_0,
    boot_reset,
    reset_IBUF,
    \pcpi_timeout_counter_reg[3] ,
    \dividend_reg[31]_0 ,
    \divisor_reg[62]_0 ,
    mem_do_rinst_reg_0,
    mem_do_rinst0,
    mem_do_rinst_reg_1,
    mem_do_rinst_reg_2,
    mem_do_rinst_reg_3,
    \cpu_state_reg[6]_0 ,
    \cpu_state_reg[6]_1 ,
    mem_do_rinst_reg_4,
    mem_do_rinst_reg_5,
    is_lui_auipc_jal,
    \quotient_msk_reg[31]_0 );
  output pcpi_div_ready;
  output \cpu_state_reg[3] ;
  output \quotient_msk_reg[16]_0 ;
  output mem_do_rinst_reg;
  output [1:0]D;
  output [0:0]SS;
  output [31:0]\pcpi_rd_reg[31]_0 ;
  input sys_clk_BUFG;
  input [2:0]Q;
  input \cpu_state_reg[6] ;
  input \cpu_state_reg[7] ;
  input [0:0]\cpu_state_reg[7]_0 ;
  input [16:0]instr_remu_reg_0;
  input boot_reset;
  input reset_IBUF;
  input \pcpi_timeout_counter_reg[3] ;
  input [31:0]\dividend_reg[31]_0 ;
  input [31:0]\divisor_reg[62]_0 ;
  input mem_do_rinst_reg_0;
  input mem_do_rinst0;
  input mem_do_rinst_reg_1;
  input mem_do_rinst_reg_2;
  input mem_do_rinst_reg_3;
  input \cpu_state_reg[6]_0 ;
  input \cpu_state_reg[6]_1 ;
  input mem_do_rinst_reg_4;
  input mem_do_rinst_reg_5;
  input is_lui_auipc_jal;
  input [0:0]\quotient_msk_reg[31]_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire GND_2;
  wire [2:0]Q;
  wire [0:0]SS;
  wire boot_reset;
  wire \cpu_state[6]_i_3_n_1 ;
  wire \cpu_state_reg[3] ;
  wire \cpu_state_reg[6] ;
  wire \cpu_state_reg[6]_0 ;
  wire \cpu_state_reg[6]_1 ;
  wire \cpu_state_reg[7] ;
  wire [0:0]\cpu_state_reg[7]_0 ;
  wire dividend;
  wire [31:1]dividend1;
  wire dividend2;
  wire \dividend[15]_i_10_n_1 ;
  wire \dividend[15]_i_11_n_1 ;
  wire \dividend[15]_i_12_n_1 ;
  wire \dividend[15]_i_13_n_1 ;
  wire \dividend[15]_i_14_n_1 ;
  wire \dividend[15]_i_15_n_1 ;
  wire \dividend[15]_i_16_n_1 ;
  wire \dividend[15]_i_17_n_1 ;
  wire \dividend[15]_i_2_n_1 ;
  wire \dividend[15]_i_3_n_1 ;
  wire \dividend[15]_i_4_n_1 ;
  wire \dividend[15]_i_5_n_1 ;
  wire \dividend[15]_i_6_n_1 ;
  wire \dividend[15]_i_7_n_1 ;
  wire \dividend[15]_i_8_n_1 ;
  wire \dividend[15]_i_9_n_1 ;
  wire \dividend[23]_i_10_n_1 ;
  wire \dividend[23]_i_11_n_1 ;
  wire \dividend[23]_i_12_n_1 ;
  wire \dividend[23]_i_13_n_1 ;
  wire \dividend[23]_i_14_n_1 ;
  wire \dividend[23]_i_15_n_1 ;
  wire \dividend[23]_i_16_n_1 ;
  wire \dividend[23]_i_17_n_1 ;
  wire \dividend[23]_i_2_n_1 ;
  wire \dividend[23]_i_3_n_1 ;
  wire \dividend[23]_i_4_n_1 ;
  wire \dividend[23]_i_5_n_1 ;
  wire \dividend[23]_i_6_n_1 ;
  wire \dividend[23]_i_7_n_1 ;
  wire \dividend[23]_i_8_n_1 ;
  wire \dividend[23]_i_9_n_1 ;
  wire \dividend[31]_i_10_n_1 ;
  wire \dividend[31]_i_11_n_1 ;
  wire \dividend[31]_i_12_n_1 ;
  wire \dividend[31]_i_13_n_1 ;
  wire \dividend[31]_i_14_n_1 ;
  wire \dividend[31]_i_15_n_1 ;
  wire \dividend[31]_i_16_n_1 ;
  wire \dividend[31]_i_17_n_1 ;
  wire \dividend[31]_i_18_n_1 ;
  wire \dividend[31]_i_20_n_1 ;
  wire \dividend[31]_i_21_n_1 ;
  wire \dividend[31]_i_22_n_1 ;
  wire \dividend[31]_i_23_n_1 ;
  wire \dividend[31]_i_24_n_1 ;
  wire \dividend[31]_i_25_n_1 ;
  wire \dividend[31]_i_26_n_1 ;
  wire \dividend[31]_i_27_n_1 ;
  wire \dividend[31]_i_32_n_1 ;
  wire \dividend[31]_i_33_n_1 ;
  wire \dividend[31]_i_34_n_1 ;
  wire \dividend[31]_i_35_n_1 ;
  wire \dividend[31]_i_36_n_1 ;
  wire \dividend[31]_i_37_n_1 ;
  wire \dividend[31]_i_38_n_1 ;
  wire \dividend[31]_i_39_n_1 ;
  wire \dividend[31]_i_4_n_1 ;
  wire \dividend[31]_i_56_n_1 ;
  wire \dividend[31]_i_57_n_1 ;
  wire \dividend[31]_i_58_n_1 ;
  wire \dividend[31]_i_59_n_1 ;
  wire \dividend[31]_i_5_n_1 ;
  wire \dividend[31]_i_60_n_1 ;
  wire \dividend[31]_i_61_n_1 ;
  wire \dividend[31]_i_62_n_1 ;
  wire \dividend[31]_i_63_n_1 ;
  wire \dividend[31]_i_64_n_1 ;
  wire \dividend[31]_i_65_n_1 ;
  wire \dividend[31]_i_66_n_1 ;
  wire \dividend[31]_i_67_n_1 ;
  wire \dividend[31]_i_68_n_1 ;
  wire \dividend[31]_i_69_n_1 ;
  wire \dividend[31]_i_6_n_1 ;
  wire \dividend[31]_i_70_n_1 ;
  wire \dividend[31]_i_71_n_1 ;
  wire \dividend[31]_i_72_n_1 ;
  wire \dividend[31]_i_73_n_1 ;
  wire \dividend[31]_i_74_n_1 ;
  wire \dividend[31]_i_75_n_1 ;
  wire \dividend[31]_i_76_n_1 ;
  wire \dividend[31]_i_77_n_1 ;
  wire \dividend[31]_i_78_n_1 ;
  wire \dividend[31]_i_79_n_1 ;
  wire \dividend[31]_i_7_n_1 ;
  wire \dividend[31]_i_80_n_1 ;
  wire \dividend[31]_i_81_n_1 ;
  wire \dividend[31]_i_82_n_1 ;
  wire \dividend[31]_i_83_n_1 ;
  wire \dividend[31]_i_84_n_1 ;
  wire \dividend[31]_i_85_n_1 ;
  wire \dividend[31]_i_86_n_1 ;
  wire \dividend[31]_i_87_n_1 ;
  wire \dividend[31]_i_8_n_1 ;
  wire \dividend[31]_i_9_n_1 ;
  wire \dividend[7]_i_10_n_1 ;
  wire \dividend[7]_i_11_n_1 ;
  wire \dividend[7]_i_12_n_1 ;
  wire \dividend[7]_i_13_n_1 ;
  wire \dividend[7]_i_14_n_1 ;
  wire \dividend[7]_i_15_n_1 ;
  wire \dividend[7]_i_16_n_1 ;
  wire \dividend[7]_i_17_n_1 ;
  wire \dividend[7]_i_18_n_1 ;
  wire \dividend[7]_i_2_n_1 ;
  wire \dividend[7]_i_3_n_1 ;
  wire \dividend[7]_i_4_n_1 ;
  wire \dividend[7]_i_5_n_1 ;
  wire \dividend[7]_i_6_n_1 ;
  wire \dividend[7]_i_7_n_1 ;
  wire \dividend[7]_i_8_n_1 ;
  wire \dividend[7]_i_9_n_1 ;
  wire \dividend_reg[15]_i_18_n_1 ;
  wire \dividend_reg[15]_i_1_n_1 ;
  wire \dividend_reg[15]_i_1_n_10 ;
  wire \dividend_reg[15]_i_1_n_11 ;
  wire \dividend_reg[15]_i_1_n_12 ;
  wire \dividend_reg[15]_i_1_n_13 ;
  wire \dividend_reg[15]_i_1_n_14 ;
  wire \dividend_reg[15]_i_1_n_15 ;
  wire \dividend_reg[15]_i_1_n_16 ;
  wire \dividend_reg[15]_i_1_n_9 ;
  wire \dividend_reg[23]_i_18_n_1 ;
  wire \dividend_reg[23]_i_1_n_1 ;
  wire \dividend_reg[23]_i_1_n_10 ;
  wire \dividend_reg[23]_i_1_n_11 ;
  wire \dividend_reg[23]_i_1_n_12 ;
  wire \dividend_reg[23]_i_1_n_13 ;
  wire \dividend_reg[23]_i_1_n_14 ;
  wire \dividend_reg[23]_i_1_n_15 ;
  wire \dividend_reg[23]_i_1_n_16 ;
  wire \dividend_reg[23]_i_1_n_9 ;
  wire [31:0]\dividend_reg[31]_0 ;
  wire \dividend_reg[31]_i_19_n_1 ;
  wire \dividend_reg[31]_i_2_n_10 ;
  wire \dividend_reg[31]_i_2_n_11 ;
  wire \dividend_reg[31]_i_2_n_12 ;
  wire \dividend_reg[31]_i_2_n_13 ;
  wire \dividend_reg[31]_i_2_n_14 ;
  wire \dividend_reg[31]_i_2_n_15 ;
  wire \dividend_reg[31]_i_2_n_16 ;
  wire \dividend_reg[31]_i_2_n_9 ;
  wire \dividend_reg[31]_i_30_n_1 ;
  wire \dividend_reg[31]_i_31_n_1 ;
  wire \dividend_reg[31]_i_3_n_1 ;
  wire \dividend_reg[31]_i_55_n_1 ;
  wire \dividend_reg[7]_i_1_n_1 ;
  wire \dividend_reg[7]_i_1_n_10 ;
  wire \dividend_reg[7]_i_1_n_11 ;
  wire \dividend_reg[7]_i_1_n_12 ;
  wire \dividend_reg[7]_i_1_n_13 ;
  wire \dividend_reg[7]_i_1_n_14 ;
  wire \dividend_reg[7]_i_1_n_15 ;
  wire \dividend_reg[7]_i_1_n_16 ;
  wire \dividend_reg[7]_i_1_n_9 ;
  wire \dividend_reg_n_1_[0] ;
  wire \dividend_reg_n_1_[10] ;
  wire \dividend_reg_n_1_[11] ;
  wire \dividend_reg_n_1_[12] ;
  wire \dividend_reg_n_1_[13] ;
  wire \dividend_reg_n_1_[14] ;
  wire \dividend_reg_n_1_[15] ;
  wire \dividend_reg_n_1_[16] ;
  wire \dividend_reg_n_1_[17] ;
  wire \dividend_reg_n_1_[18] ;
  wire \dividend_reg_n_1_[19] ;
  wire \dividend_reg_n_1_[1] ;
  wire \dividend_reg_n_1_[20] ;
  wire \dividend_reg_n_1_[21] ;
  wire \dividend_reg_n_1_[22] ;
  wire \dividend_reg_n_1_[23] ;
  wire \dividend_reg_n_1_[24] ;
  wire \dividend_reg_n_1_[25] ;
  wire \dividend_reg_n_1_[26] ;
  wire \dividend_reg_n_1_[27] ;
  wire \dividend_reg_n_1_[28] ;
  wire \dividend_reg_n_1_[29] ;
  wire \dividend_reg_n_1_[2] ;
  wire \dividend_reg_n_1_[30] ;
  wire \dividend_reg_n_1_[31] ;
  wire \dividend_reg_n_1_[3] ;
  wire \dividend_reg_n_1_[4] ;
  wire \dividend_reg_n_1_[5] ;
  wire \dividend_reg_n_1_[6] ;
  wire \dividend_reg_n_1_[7] ;
  wire \dividend_reg_n_1_[8] ;
  wire \dividend_reg_n_1_[9] ;
  wire divisor;
  wire [31:1]divisor2;
  wire \divisor[30]_i_1_n_1 ;
  wire \divisor[31]_i_1_n_1 ;
  wire \divisor[32]_i_1_n_1 ;
  wire \divisor[33]_i_1_n_1 ;
  wire \divisor[34]_i_1_n_1 ;
  wire \divisor[35]_i_1_n_1 ;
  wire \divisor[36]_i_1_n_1 ;
  wire \divisor[37]_i_1_n_1 ;
  wire \divisor[38]_i_1_n_1 ;
  wire \divisor[39]_i_1_n_1 ;
  wire \divisor[40]_i_1_n_1 ;
  wire \divisor[41]_i_1_n_1 ;
  wire \divisor[42]_i_1_n_1 ;
  wire \divisor[43]_i_1_n_1 ;
  wire \divisor[44]_i_1_n_1 ;
  wire \divisor[45]_i_1_n_1 ;
  wire \divisor[46]_i_1_n_1 ;
  wire \divisor[47]_i_1_n_1 ;
  wire \divisor[48]_i_1_n_1 ;
  wire \divisor[49]_i_1_n_1 ;
  wire \divisor[50]_i_1_n_1 ;
  wire \divisor[51]_i_1_n_1 ;
  wire \divisor[52]_i_1_n_1 ;
  wire \divisor[53]_i_1_n_1 ;
  wire \divisor[54]_i_1_n_1 ;
  wire \divisor[55]_i_1_n_1 ;
  wire \divisor[56]_i_1_n_1 ;
  wire \divisor[57]_i_1_n_1 ;
  wire \divisor[58]_i_1_n_1 ;
  wire \divisor[59]_i_1_n_1 ;
  wire \divisor[60]_i_1_n_1 ;
  wire \divisor[61]_i_1_n_1 ;
  wire \divisor[61]_i_3_n_1 ;
  wire \divisor[61]_i_4_n_1 ;
  wire \divisor[62]_i_2_n_1 ;
  wire \divisor_reg[39]_i_2_n_1 ;
  wire \divisor_reg[47]_i_2_n_1 ;
  wire \divisor_reg[55]_i_2_n_1 ;
  wire [31:0]\divisor_reg[62]_0 ;
  wire \divisor_reg_n_1_[0] ;
  wire \divisor_reg_n_1_[10] ;
  wire \divisor_reg_n_1_[11] ;
  wire \divisor_reg_n_1_[12] ;
  wire \divisor_reg_n_1_[13] ;
  wire \divisor_reg_n_1_[14] ;
  wire \divisor_reg_n_1_[15] ;
  wire \divisor_reg_n_1_[16] ;
  wire \divisor_reg_n_1_[17] ;
  wire \divisor_reg_n_1_[18] ;
  wire \divisor_reg_n_1_[19] ;
  wire \divisor_reg_n_1_[1] ;
  wire \divisor_reg_n_1_[20] ;
  wire \divisor_reg_n_1_[21] ;
  wire \divisor_reg_n_1_[22] ;
  wire \divisor_reg_n_1_[23] ;
  wire \divisor_reg_n_1_[24] ;
  wire \divisor_reg_n_1_[25] ;
  wire \divisor_reg_n_1_[26] ;
  wire \divisor_reg_n_1_[27] ;
  wire \divisor_reg_n_1_[28] ;
  wire \divisor_reg_n_1_[29] ;
  wire \divisor_reg_n_1_[2] ;
  wire \divisor_reg_n_1_[30] ;
  wire \divisor_reg_n_1_[31] ;
  wire \divisor_reg_n_1_[32] ;
  wire \divisor_reg_n_1_[33] ;
  wire \divisor_reg_n_1_[34] ;
  wire \divisor_reg_n_1_[35] ;
  wire \divisor_reg_n_1_[36] ;
  wire \divisor_reg_n_1_[37] ;
  wire \divisor_reg_n_1_[38] ;
  wire \divisor_reg_n_1_[39] ;
  wire \divisor_reg_n_1_[3] ;
  wire \divisor_reg_n_1_[40] ;
  wire \divisor_reg_n_1_[41] ;
  wire \divisor_reg_n_1_[42] ;
  wire \divisor_reg_n_1_[43] ;
  wire \divisor_reg_n_1_[44] ;
  wire \divisor_reg_n_1_[45] ;
  wire \divisor_reg_n_1_[46] ;
  wire \divisor_reg_n_1_[47] ;
  wire \divisor_reg_n_1_[48] ;
  wire \divisor_reg_n_1_[49] ;
  wire \divisor_reg_n_1_[4] ;
  wire \divisor_reg_n_1_[50] ;
  wire \divisor_reg_n_1_[51] ;
  wire \divisor_reg_n_1_[52] ;
  wire \divisor_reg_n_1_[53] ;
  wire \divisor_reg_n_1_[54] ;
  wire \divisor_reg_n_1_[55] ;
  wire \divisor_reg_n_1_[56] ;
  wire \divisor_reg_n_1_[57] ;
  wire \divisor_reg_n_1_[58] ;
  wire \divisor_reg_n_1_[59] ;
  wire \divisor_reg_n_1_[5] ;
  wire \divisor_reg_n_1_[60] ;
  wire \divisor_reg_n_1_[61] ;
  wire \divisor_reg_n_1_[62] ;
  wire \divisor_reg_n_1_[6] ;
  wire \divisor_reg_n_1_[7] ;
  wire \divisor_reg_n_1_[8] ;
  wire \divisor_reg_n_1_[9] ;
  wire instr_div_i_1_n_1;
  wire instr_divu_i_1_n_1;
  wire instr_rem_i_1_n_1;
  wire instr_rem_i_2_n_1;
  wire instr_rem_i_3_n_1;
  wire instr_rem_i_4_n_1;
  wire instr_rem_i_5_n_1;
  wire instr_remu;
  wire instr_remu_i_1_n_1;
  wire [16:0]instr_remu_reg_0;
  wire is_lui_auipc_jal;
  wire mem_do_rinst0;
  wire mem_do_rinst5_out;
  wire mem_do_rinst_i_4_n_1;
  wire mem_do_rinst_reg;
  wire mem_do_rinst_reg_0;
  wire mem_do_rinst_reg_1;
  wire mem_do_rinst_reg_2;
  wire mem_do_rinst_reg_3;
  wire mem_do_rinst_reg_4;
  wire mem_do_rinst_reg_5;
  wire outsign0;
  wire outsign2;
  wire outsign_i_10_n_1;
  wire outsign_i_1_n_1;
  wire outsign_i_4_n_1;
  wire outsign_i_5_n_1;
  wire outsign_i_6_n_1;
  wire outsign_i_7_n_1;
  wire outsign_i_8_n_1;
  wire outsign_i_9_n_1;
  wire outsign_reg_n_1;
  wire [3:1]p_0_in;
  wire [31:0]p_0_in__0;
  wire [31:0]p_0_out;
  wire pcpi_div_ready;
  wire pcpi_div_wait;
  wire pcpi_rd1;
  wire [31:1]pcpi_rd10_in;
  wire \pcpi_rd[0]_i_1_n_1 ;
  wire \pcpi_rd[10]_i_1_n_1 ;
  wire \pcpi_rd[11]_i_1_n_1 ;
  wire \pcpi_rd[12]_i_1_n_1 ;
  wire \pcpi_rd[13]_i_1_n_1 ;
  wire \pcpi_rd[14]_i_1_n_1 ;
  wire \pcpi_rd[15]_i_1_n_1 ;
  wire \pcpi_rd[16]_i_10_n_1 ;
  wire \pcpi_rd[16]_i_11_n_1 ;
  wire \pcpi_rd[16]_i_12_n_1 ;
  wire \pcpi_rd[16]_i_13_n_1 ;
  wire \pcpi_rd[16]_i_14_n_1 ;
  wire \pcpi_rd[16]_i_15_n_1 ;
  wire \pcpi_rd[16]_i_16_n_1 ;
  wire \pcpi_rd[16]_i_17_n_1 ;
  wire \pcpi_rd[16]_i_18_n_1 ;
  wire \pcpi_rd[16]_i_19_n_1 ;
  wire \pcpi_rd[16]_i_1_n_1 ;
  wire \pcpi_rd[16]_i_4_n_1 ;
  wire \pcpi_rd[16]_i_5_n_1 ;
  wire \pcpi_rd[16]_i_6_n_1 ;
  wire \pcpi_rd[16]_i_7_n_1 ;
  wire \pcpi_rd[16]_i_8_n_1 ;
  wire \pcpi_rd[16]_i_9_n_1 ;
  wire \pcpi_rd[17]_i_1_n_1 ;
  wire \pcpi_rd[18]_i_1_n_1 ;
  wire \pcpi_rd[19]_i_1_n_1 ;
  wire \pcpi_rd[1]_i_1_n_1 ;
  wire \pcpi_rd[20]_i_1_n_1 ;
  wire \pcpi_rd[21]_i_1_n_1 ;
  wire \pcpi_rd[22]_i_1_n_1 ;
  wire \pcpi_rd[23]_i_1_n_1 ;
  wire \pcpi_rd[24]_i_10_n_1 ;
  wire \pcpi_rd[24]_i_11_n_1 ;
  wire \pcpi_rd[24]_i_12_n_1 ;
  wire \pcpi_rd[24]_i_13_n_1 ;
  wire \pcpi_rd[24]_i_14_n_1 ;
  wire \pcpi_rd[24]_i_15_n_1 ;
  wire \pcpi_rd[24]_i_16_n_1 ;
  wire \pcpi_rd[24]_i_17_n_1 ;
  wire \pcpi_rd[24]_i_18_n_1 ;
  wire \pcpi_rd[24]_i_19_n_1 ;
  wire \pcpi_rd[24]_i_1_n_1 ;
  wire \pcpi_rd[24]_i_4_n_1 ;
  wire \pcpi_rd[24]_i_5_n_1 ;
  wire \pcpi_rd[24]_i_6_n_1 ;
  wire \pcpi_rd[24]_i_7_n_1 ;
  wire \pcpi_rd[24]_i_8_n_1 ;
  wire \pcpi_rd[24]_i_9_n_1 ;
  wire \pcpi_rd[25]_i_1_n_1 ;
  wire \pcpi_rd[26]_i_1_n_1 ;
  wire \pcpi_rd[27]_i_1_n_1 ;
  wire \pcpi_rd[28]_i_1_n_1 ;
  wire \pcpi_rd[29]_i_1_n_1 ;
  wire \pcpi_rd[2]_i_1_n_1 ;
  wire \pcpi_rd[30]_i_1_n_1 ;
  wire \pcpi_rd[31]_i_10_n_1 ;
  wire \pcpi_rd[31]_i_11_n_1 ;
  wire \pcpi_rd[31]_i_12_n_1 ;
  wire \pcpi_rd[31]_i_13_n_1 ;
  wire \pcpi_rd[31]_i_14_n_1 ;
  wire \pcpi_rd[31]_i_15_n_1 ;
  wire \pcpi_rd[31]_i_16_n_1 ;
  wire \pcpi_rd[31]_i_17_n_1 ;
  wire \pcpi_rd[31]_i_18_n_1 ;
  wire \pcpi_rd[31]_i_1_n_1 ;
  wire \pcpi_rd[31]_i_5_n_1 ;
  wire \pcpi_rd[31]_i_6_n_1 ;
  wire \pcpi_rd[31]_i_7_n_1 ;
  wire \pcpi_rd[31]_i_8_n_1 ;
  wire \pcpi_rd[31]_i_9_n_1 ;
  wire \pcpi_rd[3]_i_1_n_1 ;
  wire \pcpi_rd[4]_i_1_n_1 ;
  wire \pcpi_rd[5]_i_1_n_1 ;
  wire \pcpi_rd[6]_i_1_n_1 ;
  wire \pcpi_rd[7]_i_1_n_1 ;
  wire \pcpi_rd[8]_i_10_n_1 ;
  wire \pcpi_rd[8]_i_11_n_1 ;
  wire \pcpi_rd[8]_i_12_n_1 ;
  wire \pcpi_rd[8]_i_13_n_1 ;
  wire \pcpi_rd[8]_i_14_n_1 ;
  wire \pcpi_rd[8]_i_15_n_1 ;
  wire \pcpi_rd[8]_i_16_n_1 ;
  wire \pcpi_rd[8]_i_17_n_1 ;
  wire \pcpi_rd[8]_i_18_n_1 ;
  wire \pcpi_rd[8]_i_19_n_1 ;
  wire \pcpi_rd[8]_i_1_n_1 ;
  wire \pcpi_rd[8]_i_20_n_1 ;
  wire \pcpi_rd[8]_i_21_n_1 ;
  wire \pcpi_rd[8]_i_4_n_1 ;
  wire \pcpi_rd[8]_i_5_n_1 ;
  wire \pcpi_rd[8]_i_6_n_1 ;
  wire \pcpi_rd[8]_i_7_n_1 ;
  wire \pcpi_rd[8]_i_8_n_1 ;
  wire \pcpi_rd[8]_i_9_n_1 ;
  wire \pcpi_rd[9]_i_1_n_1 ;
  wire \pcpi_rd_reg[16]_i_2_n_1 ;
  wire \pcpi_rd_reg[16]_i_2_n_10 ;
  wire \pcpi_rd_reg[16]_i_2_n_11 ;
  wire \pcpi_rd_reg[16]_i_2_n_12 ;
  wire \pcpi_rd_reg[16]_i_2_n_13 ;
  wire \pcpi_rd_reg[16]_i_2_n_14 ;
  wire \pcpi_rd_reg[16]_i_2_n_15 ;
  wire \pcpi_rd_reg[16]_i_2_n_16 ;
  wire \pcpi_rd_reg[16]_i_2_n_9 ;
  wire \pcpi_rd_reg[16]_i_3_n_1 ;
  wire \pcpi_rd_reg[24]_i_2_n_1 ;
  wire \pcpi_rd_reg[24]_i_2_n_10 ;
  wire \pcpi_rd_reg[24]_i_2_n_11 ;
  wire \pcpi_rd_reg[24]_i_2_n_12 ;
  wire \pcpi_rd_reg[24]_i_2_n_13 ;
  wire \pcpi_rd_reg[24]_i_2_n_14 ;
  wire \pcpi_rd_reg[24]_i_2_n_15 ;
  wire \pcpi_rd_reg[24]_i_2_n_16 ;
  wire \pcpi_rd_reg[24]_i_2_n_9 ;
  wire \pcpi_rd_reg[24]_i_3_n_1 ;
  wire [31:0]\pcpi_rd_reg[31]_0 ;
  wire \pcpi_rd_reg[31]_i_2_n_10 ;
  wire \pcpi_rd_reg[31]_i_2_n_11 ;
  wire \pcpi_rd_reg[31]_i_2_n_12 ;
  wire \pcpi_rd_reg[31]_i_2_n_13 ;
  wire \pcpi_rd_reg[31]_i_2_n_14 ;
  wire \pcpi_rd_reg[31]_i_2_n_15 ;
  wire \pcpi_rd_reg[31]_i_2_n_16 ;
  wire \pcpi_rd_reg[8]_i_2_n_1 ;
  wire \pcpi_rd_reg[8]_i_2_n_10 ;
  wire \pcpi_rd_reg[8]_i_2_n_11 ;
  wire \pcpi_rd_reg[8]_i_2_n_12 ;
  wire \pcpi_rd_reg[8]_i_2_n_13 ;
  wire \pcpi_rd_reg[8]_i_2_n_14 ;
  wire \pcpi_rd_reg[8]_i_2_n_15 ;
  wire \pcpi_rd_reg[8]_i_2_n_16 ;
  wire \pcpi_rd_reg[8]_i_2_n_9 ;
  wire \pcpi_rd_reg[8]_i_3_n_1 ;
  wire pcpi_ready_i_1_n_1;
  wire \pcpi_timeout_counter_reg[3] ;
  wire pcpi_wait0;
  wire pcpi_wait_q;
  wire pcpi_wait_q0;
  wire quotient;
  wire \quotient[0]_i_1_n_1 ;
  wire \quotient[10]_i_1_n_1 ;
  wire \quotient[11]_i_1_n_1 ;
  wire \quotient[12]_i_1_n_1 ;
  wire \quotient[13]_i_1_n_1 ;
  wire \quotient[14]_i_1_n_1 ;
  wire \quotient[15]_i_1_n_1 ;
  wire \quotient[16]_i_1_n_1 ;
  wire \quotient[17]_i_1_n_1 ;
  wire \quotient[18]_i_1_n_1 ;
  wire \quotient[19]_i_1_n_1 ;
  wire \quotient[1]_i_1_n_1 ;
  wire \quotient[20]_i_1_n_1 ;
  wire \quotient[21]_i_1_n_1 ;
  wire \quotient[22]_i_1_n_1 ;
  wire \quotient[23]_i_1_n_1 ;
  wire \quotient[24]_i_1_n_1 ;
  wire \quotient[25]_i_1_n_1 ;
  wire \quotient[26]_i_1_n_1 ;
  wire \quotient[27]_i_1_n_1 ;
  wire \quotient[28]_i_1_n_1 ;
  wire \quotient[29]_i_1_n_1 ;
  wire \quotient[2]_i_1_n_1 ;
  wire \quotient[30]_i_1_n_1 ;
  wire \quotient[31]_i_2_n_1 ;
  wire \quotient[3]_i_1_n_1 ;
  wire \quotient[4]_i_1_n_1 ;
  wire \quotient[5]_i_1_n_1 ;
  wire \quotient[6]_i_1_n_1 ;
  wire \quotient[7]_i_1_n_1 ;
  wire \quotient[8]_i_1_n_1 ;
  wire \quotient[9]_i_1_n_1 ;
  wire \quotient_msk[31]_i_10_n_1 ;
  wire \quotient_msk[31]_i_1_n_1 ;
  wire \quotient_msk[31]_i_4_n_1 ;
  wire \quotient_msk[31]_i_5_n_1 ;
  wire \quotient_msk[31]_i_6_n_1 ;
  wire \quotient_msk[31]_i_7_n_1 ;
  wire \quotient_msk[31]_i_8_n_1 ;
  wire \quotient_msk[31]_i_9_n_1 ;
  wire \quotient_msk_reg[16]_0 ;
  wire [0:0]\quotient_msk_reg[31]_0 ;
  wire \quotient_msk_reg_n_1_[0] ;
  wire \quotient_msk_reg_n_1_[10] ;
  wire \quotient_msk_reg_n_1_[11] ;
  wire \quotient_msk_reg_n_1_[12] ;
  wire \quotient_msk_reg_n_1_[13] ;
  wire \quotient_msk_reg_n_1_[14] ;
  wire \quotient_msk_reg_n_1_[15] ;
  wire \quotient_msk_reg_n_1_[16] ;
  wire \quotient_msk_reg_n_1_[17] ;
  wire \quotient_msk_reg_n_1_[18] ;
  wire \quotient_msk_reg_n_1_[19] ;
  wire \quotient_msk_reg_n_1_[1] ;
  wire \quotient_msk_reg_n_1_[20] ;
  wire \quotient_msk_reg_n_1_[21] ;
  wire \quotient_msk_reg_n_1_[22] ;
  wire \quotient_msk_reg_n_1_[23] ;
  wire \quotient_msk_reg_n_1_[24] ;
  wire \quotient_msk_reg_n_1_[25] ;
  wire \quotient_msk_reg_n_1_[26] ;
  wire \quotient_msk_reg_n_1_[27] ;
  wire \quotient_msk_reg_n_1_[28] ;
  wire \quotient_msk_reg_n_1_[29] ;
  wire \quotient_msk_reg_n_1_[2] ;
  wire \quotient_msk_reg_n_1_[30] ;
  wire \quotient_msk_reg_n_1_[31] ;
  wire \quotient_msk_reg_n_1_[3] ;
  wire \quotient_msk_reg_n_1_[4] ;
  wire \quotient_msk_reg_n_1_[5] ;
  wire \quotient_msk_reg_n_1_[6] ;
  wire \quotient_msk_reg_n_1_[7] ;
  wire \quotient_msk_reg_n_1_[8] ;
  wire \quotient_msk_reg_n_1_[9] ;
  wire \quotient_reg_n_1_[0] ;
  wire \quotient_reg_n_1_[10] ;
  wire \quotient_reg_n_1_[11] ;
  wire \quotient_reg_n_1_[12] ;
  wire \quotient_reg_n_1_[13] ;
  wire \quotient_reg_n_1_[14] ;
  wire \quotient_reg_n_1_[15] ;
  wire \quotient_reg_n_1_[16] ;
  wire \quotient_reg_n_1_[17] ;
  wire \quotient_reg_n_1_[18] ;
  wire \quotient_reg_n_1_[19] ;
  wire \quotient_reg_n_1_[1] ;
  wire \quotient_reg_n_1_[20] ;
  wire \quotient_reg_n_1_[21] ;
  wire \quotient_reg_n_1_[22] ;
  wire \quotient_reg_n_1_[23] ;
  wire \quotient_reg_n_1_[24] ;
  wire \quotient_reg_n_1_[25] ;
  wire \quotient_reg_n_1_[26] ;
  wire \quotient_reg_n_1_[27] ;
  wire \quotient_reg_n_1_[28] ;
  wire \quotient_reg_n_1_[29] ;
  wire \quotient_reg_n_1_[2] ;
  wire \quotient_reg_n_1_[30] ;
  wire \quotient_reg_n_1_[31] ;
  wire \quotient_reg_n_1_[3] ;
  wire \quotient_reg_n_1_[4] ;
  wire \quotient_reg_n_1_[5] ;
  wire \quotient_reg_n_1_[6] ;
  wire \quotient_reg_n_1_[7] ;
  wire \quotient_reg_n_1_[8] ;
  wire \quotient_reg_n_1_[9] ;
  wire reset_IBUF;
  wire running;
  wire running_i_1_n_1;
  wire start;
  wire sys_clk_BUFG;
  wire [7:0]\NLW_dividend_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_dividend_reg[15]_i_18_CO_UNCONNECTED ;
  wire [7:0]\NLW_dividend_reg[23]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_dividend_reg[23]_i_18_CO_UNCONNECTED ;
  wire [7:0]\NLW_dividend_reg[31]_i_19_CO_UNCONNECTED ;
  wire [7:0]\NLW_dividend_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_dividend_reg[31]_i_30_CO_UNCONNECTED ;
  wire [7:0]\NLW_dividend_reg[31]_i_31_CO_UNCONNECTED ;
  wire [7:0]\NLW_dividend_reg[31]_i_55_CO_UNCONNECTED ;
  wire [7:0]\NLW_dividend_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_divisor_reg[39]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_divisor_reg[47]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_divisor_reg[55]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_pcpi_rd_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_pcpi_rd_reg[16]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_pcpi_rd_reg[24]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_pcpi_rd_reg[24]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_pcpi_rd_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_pcpi_rd_reg[8]_i_3_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'h010DFFFFFFFFFFFF)) 
    \cpu_state[6]_i_1 
       (.I0(\cpu_state_reg[6] ),
        .I1(\cpu_state_reg[7] ),
        .I2(Q[2]),
        .I3(\cpu_state[6]_i_3_n_1 ),
        .I4(\cpu_state_reg[6]_0 ),
        .I5(\cpu_state_reg[6]_1 ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \cpu_state[6]_i_3 
       (.I0(pcpi_div_ready),
        .I1(\cpu_state_reg[7]_0 ),
        .O(\cpu_state[6]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \cpu_state[7]_i_3 
       (.I0(pcpi_div_ready),
        .I1(\cpu_state_reg[7]_0 ),
        .I2(\cpu_state_reg[7] ),
        .I3(Q[1]),
        .I4(reset_IBUF),
        .I5(boot_reset),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_10 
       (.I0(\divisor_reg_n_1_[15] ),
        .I1(\dividend_reg_n_1_[15] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [15]),
        .I4(dividend2),
        .I5(dividend1[15]),
        .O(\dividend[15]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_11 
       (.I0(\divisor_reg_n_1_[14] ),
        .I1(\dividend_reg_n_1_[14] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [14]),
        .I4(dividend2),
        .I5(dividend1[14]),
        .O(\dividend[15]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_12 
       (.I0(\divisor_reg_n_1_[13] ),
        .I1(\dividend_reg_n_1_[13] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [13]),
        .I4(dividend2),
        .I5(dividend1[13]),
        .O(\dividend[15]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_13 
       (.I0(\divisor_reg_n_1_[12] ),
        .I1(\dividend_reg_n_1_[12] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [12]),
        .I4(dividend2),
        .I5(dividend1[12]),
        .O(\dividend[15]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_14 
       (.I0(\divisor_reg_n_1_[11] ),
        .I1(\dividend_reg_n_1_[11] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [11]),
        .I4(dividend2),
        .I5(dividend1[11]),
        .O(\dividend[15]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_15 
       (.I0(\divisor_reg_n_1_[10] ),
        .I1(\dividend_reg_n_1_[10] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [10]),
        .I4(dividend2),
        .I5(dividend1[10]),
        .O(\dividend[15]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_16 
       (.I0(\divisor_reg_n_1_[9] ),
        .I1(\dividend_reg_n_1_[9] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [9]),
        .I4(dividend2),
        .I5(dividend1[9]),
        .O(\dividend[15]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_17 
       (.I0(\divisor_reg_n_1_[8] ),
        .I1(\dividend_reg_n_1_[8] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [8]),
        .I4(dividend2),
        .I5(dividend1[8]),
        .O(\dividend[15]_i_17_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_19 
       (.I0(\dividend_reg[31]_0 [0]),
        .O(p_0_in__0[0]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_2 
       (.I0(\divisor_reg_n_1_[15] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_20 
       (.I0(\dividend_reg[31]_0 [8]),
        .O(p_0_in__0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_21 
       (.I0(\dividend_reg[31]_0 [7]),
        .O(p_0_in__0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_22 
       (.I0(\dividend_reg[31]_0 [6]),
        .O(p_0_in__0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_23 
       (.I0(\dividend_reg[31]_0 [5]),
        .O(p_0_in__0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_24 
       (.I0(\dividend_reg[31]_0 [4]),
        .O(p_0_in__0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_25 
       (.I0(\dividend_reg[31]_0 [3]),
        .O(p_0_in__0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_26 
       (.I0(\dividend_reg[31]_0 [2]),
        .O(p_0_in__0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_27 
       (.I0(\dividend_reg[31]_0 [1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_3 
       (.I0(\divisor_reg_n_1_[14] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_4 
       (.I0(\divisor_reg_n_1_[13] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_5 
       (.I0(\divisor_reg_n_1_[12] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_6 
       (.I0(\divisor_reg_n_1_[11] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_7 
       (.I0(\divisor_reg_n_1_[10] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_8 
       (.I0(\divisor_reg_n_1_[9] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_9 
       (.I0(\divisor_reg_n_1_[8] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_10 
       (.I0(\divisor_reg_n_1_[23] ),
        .I1(\dividend_reg_n_1_[23] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [23]),
        .I4(dividend2),
        .I5(dividend1[23]),
        .O(\dividend[23]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_11 
       (.I0(\divisor_reg_n_1_[22] ),
        .I1(\dividend_reg_n_1_[22] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [22]),
        .I4(dividend2),
        .I5(dividend1[22]),
        .O(\dividend[23]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_12 
       (.I0(\divisor_reg_n_1_[21] ),
        .I1(\dividend_reg_n_1_[21] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [21]),
        .I4(dividend2),
        .I5(dividend1[21]),
        .O(\dividend[23]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_13 
       (.I0(\divisor_reg_n_1_[20] ),
        .I1(\dividend_reg_n_1_[20] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [20]),
        .I4(dividend2),
        .I5(dividend1[20]),
        .O(\dividend[23]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_14 
       (.I0(\divisor_reg_n_1_[19] ),
        .I1(\dividend_reg_n_1_[19] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [19]),
        .I4(dividend2),
        .I5(dividend1[19]),
        .O(\dividend[23]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_15 
       (.I0(\divisor_reg_n_1_[18] ),
        .I1(\dividend_reg_n_1_[18] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [18]),
        .I4(dividend2),
        .I5(dividend1[18]),
        .O(\dividend[23]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_16 
       (.I0(\divisor_reg_n_1_[17] ),
        .I1(\dividend_reg_n_1_[17] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [17]),
        .I4(dividend2),
        .I5(dividend1[17]),
        .O(\dividend[23]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_17 
       (.I0(\divisor_reg_n_1_[16] ),
        .I1(\dividend_reg_n_1_[16] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [16]),
        .I4(dividend2),
        .I5(dividend1[16]),
        .O(\dividend[23]_i_17_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_19 
       (.I0(\dividend_reg[31]_0 [16]),
        .O(p_0_in__0[16]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_2 
       (.I0(\divisor_reg_n_1_[23] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_20 
       (.I0(\dividend_reg[31]_0 [15]),
        .O(p_0_in__0[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_21 
       (.I0(\dividend_reg[31]_0 [14]),
        .O(p_0_in__0[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_22 
       (.I0(\dividend_reg[31]_0 [13]),
        .O(p_0_in__0[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_23 
       (.I0(\dividend_reg[31]_0 [12]),
        .O(p_0_in__0[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_24 
       (.I0(\dividend_reg[31]_0 [11]),
        .O(p_0_in__0[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_25 
       (.I0(\dividend_reg[31]_0 [10]),
        .O(p_0_in__0[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_26 
       (.I0(\dividend_reg[31]_0 [9]),
        .O(p_0_in__0[9]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_3 
       (.I0(\divisor_reg_n_1_[22] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_4 
       (.I0(\divisor_reg_n_1_[21] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_5 
       (.I0(\divisor_reg_n_1_[20] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_6 
       (.I0(\divisor_reg_n_1_[19] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_7 
       (.I0(\divisor_reg_n_1_[18] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_8 
       (.I0(\divisor_reg_n_1_[17] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_9 
       (.I0(\divisor_reg_n_1_[16] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h0100010011110100)) 
    \dividend[31]_i_1 
       (.I0(boot_reset),
        .I1(reset_IBUF),
        .I2(\quotient_msk_reg[16]_0 ),
        .I3(\dividend_reg[31]_i_3_n_1 ),
        .I4(pcpi_div_wait),
        .I5(pcpi_wait_q),
        .O(dividend));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_10 
       (.I0(\divisor_reg_n_1_[24] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_11 
       (.I0(\divisor_reg_n_1_[31] ),
        .I1(\dividend_reg_n_1_[31] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [31]),
        .I4(dividend2),
        .I5(dividend1[31]),
        .O(\dividend[31]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_12 
       (.I0(\divisor_reg_n_1_[30] ),
        .I1(\dividend_reg_n_1_[30] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [30]),
        .I4(dividend2),
        .I5(dividend1[30]),
        .O(\dividend[31]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_13 
       (.I0(\divisor_reg_n_1_[29] ),
        .I1(\dividend_reg_n_1_[29] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [29]),
        .I4(dividend2),
        .I5(dividend1[29]),
        .O(\dividend[31]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_14 
       (.I0(\divisor_reg_n_1_[28] ),
        .I1(\dividend_reg_n_1_[28] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [28]),
        .I4(dividend2),
        .I5(dividend1[28]),
        .O(\dividend[31]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_15 
       (.I0(\divisor_reg_n_1_[27] ),
        .I1(\dividend_reg_n_1_[27] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [27]),
        .I4(dividend2),
        .I5(dividend1[27]),
        .O(\dividend[31]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_16 
       (.I0(\divisor_reg_n_1_[26] ),
        .I1(\dividend_reg_n_1_[26] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [26]),
        .I4(dividend2),
        .I5(dividend1[26]),
        .O(\dividend[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_17 
       (.I0(\divisor_reg_n_1_[25] ),
        .I1(\dividend_reg_n_1_[25] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [25]),
        .I4(dividend2),
        .I5(dividend1[25]),
        .O(\dividend[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_18 
       (.I0(\divisor_reg_n_1_[24] ),
        .I1(\dividend_reg_n_1_[24] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [24]),
        .I4(dividend2),
        .I5(dividend1[24]),
        .O(\dividend[31]_i_18_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_20 
       (.I0(\divisor_reg_n_1_[62] ),
        .O(\dividend[31]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_21 
       (.I0(\divisor_reg_n_1_[61] ),
        .I1(\divisor_reg_n_1_[60] ),
        .O(\dividend[31]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_22 
       (.I0(\divisor_reg_n_1_[59] ),
        .I1(\divisor_reg_n_1_[58] ),
        .O(\dividend[31]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_23 
       (.I0(\divisor_reg_n_1_[57] ),
        .I1(\divisor_reg_n_1_[56] ),
        .O(\dividend[31]_i_23_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_24 
       (.I0(\divisor_reg_n_1_[55] ),
        .I1(\divisor_reg_n_1_[54] ),
        .O(\dividend[31]_i_24_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_25 
       (.I0(\divisor_reg_n_1_[53] ),
        .I1(\divisor_reg_n_1_[52] ),
        .O(\dividend[31]_i_25_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_26 
       (.I0(\divisor_reg_n_1_[51] ),
        .I1(\divisor_reg_n_1_[50] ),
        .O(\dividend[31]_i_26_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_27 
       (.I0(\divisor_reg_n_1_[49] ),
        .I1(\divisor_reg_n_1_[48] ),
        .O(\dividend[31]_i_27_n_1 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \dividend[31]_i_28 
       (.I0(p_0_in[1]),
        .I1(p_0_in[3]),
        .I2(\dividend_reg[31]_0 [31]),
        .O(dividend2));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_32 
       (.I0(\divisor_reg_n_1_[47] ),
        .I1(\divisor_reg_n_1_[46] ),
        .O(\dividend[31]_i_32_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_33 
       (.I0(\divisor_reg_n_1_[45] ),
        .I1(\divisor_reg_n_1_[44] ),
        .O(\dividend[31]_i_33_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_34 
       (.I0(\divisor_reg_n_1_[43] ),
        .I1(\divisor_reg_n_1_[42] ),
        .O(\dividend[31]_i_34_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_35 
       (.I0(\divisor_reg_n_1_[41] ),
        .I1(\divisor_reg_n_1_[40] ),
        .O(\dividend[31]_i_35_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_36 
       (.I0(\divisor_reg_n_1_[39] ),
        .I1(\divisor_reg_n_1_[38] ),
        .O(\dividend[31]_i_36_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_37 
       (.I0(\divisor_reg_n_1_[37] ),
        .I1(\divisor_reg_n_1_[36] ),
        .O(\dividend[31]_i_37_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_38 
       (.I0(\divisor_reg_n_1_[35] ),
        .I1(\divisor_reg_n_1_[34] ),
        .O(\dividend[31]_i_38_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_39 
       (.I0(\divisor_reg_n_1_[33] ),
        .I1(\divisor_reg_n_1_[32] ),
        .O(\dividend[31]_i_39_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_4 
       (.I0(\divisor_reg_n_1_[30] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_40 
       (.I0(\dividend_reg[31]_0 [31]),
        .O(p_0_in__0[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_41 
       (.I0(\dividend_reg[31]_0 [30]),
        .O(p_0_in__0[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_42 
       (.I0(\dividend_reg[31]_0 [29]),
        .O(p_0_in__0[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_43 
       (.I0(\dividend_reg[31]_0 [28]),
        .O(p_0_in__0[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_44 
       (.I0(\dividend_reg[31]_0 [27]),
        .O(p_0_in__0[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_45 
       (.I0(\dividend_reg[31]_0 [26]),
        .O(p_0_in__0[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_46 
       (.I0(\dividend_reg[31]_0 [25]),
        .O(p_0_in__0[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_47 
       (.I0(\dividend_reg[31]_0 [24]),
        .O(p_0_in__0[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_48 
       (.I0(\dividend_reg[31]_0 [23]),
        .O(p_0_in__0[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_49 
       (.I0(\dividend_reg[31]_0 [22]),
        .O(p_0_in__0[22]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_5 
       (.I0(\divisor_reg_n_1_[29] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_50 
       (.I0(\dividend_reg[31]_0 [21]),
        .O(p_0_in__0[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_51 
       (.I0(\dividend_reg[31]_0 [20]),
        .O(p_0_in__0[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_52 
       (.I0(\dividend_reg[31]_0 [19]),
        .O(p_0_in__0[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_53 
       (.I0(\dividend_reg[31]_0 [18]),
        .O(p_0_in__0[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_54 
       (.I0(\dividend_reg[31]_0 [17]),
        .O(p_0_in__0[17]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_56 
       (.I0(\dividend_reg_n_1_[30] ),
        .I1(\divisor_reg_n_1_[30] ),
        .I2(\divisor_reg_n_1_[31] ),
        .I3(\dividend_reg_n_1_[31] ),
        .O(\dividend[31]_i_56_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_57 
       (.I0(\dividend_reg_n_1_[28] ),
        .I1(\divisor_reg_n_1_[28] ),
        .I2(\divisor_reg_n_1_[29] ),
        .I3(\dividend_reg_n_1_[29] ),
        .O(\dividend[31]_i_57_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_58 
       (.I0(\dividend_reg_n_1_[26] ),
        .I1(\divisor_reg_n_1_[26] ),
        .I2(\divisor_reg_n_1_[27] ),
        .I3(\dividend_reg_n_1_[27] ),
        .O(\dividend[31]_i_58_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_59 
       (.I0(\dividend_reg_n_1_[24] ),
        .I1(\divisor_reg_n_1_[24] ),
        .I2(\divisor_reg_n_1_[25] ),
        .I3(\dividend_reg_n_1_[25] ),
        .O(\dividend[31]_i_59_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_6 
       (.I0(\divisor_reg_n_1_[28] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_60 
       (.I0(\dividend_reg_n_1_[22] ),
        .I1(\divisor_reg_n_1_[22] ),
        .I2(\divisor_reg_n_1_[23] ),
        .I3(\dividend_reg_n_1_[23] ),
        .O(\dividend[31]_i_60_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_61 
       (.I0(\dividend_reg_n_1_[20] ),
        .I1(\divisor_reg_n_1_[20] ),
        .I2(\divisor_reg_n_1_[21] ),
        .I3(\dividend_reg_n_1_[21] ),
        .O(\dividend[31]_i_61_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_62 
       (.I0(\dividend_reg_n_1_[18] ),
        .I1(\divisor_reg_n_1_[18] ),
        .I2(\divisor_reg_n_1_[19] ),
        .I3(\dividend_reg_n_1_[19] ),
        .O(\dividend[31]_i_62_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_63 
       (.I0(\dividend_reg_n_1_[16] ),
        .I1(\divisor_reg_n_1_[16] ),
        .I2(\divisor_reg_n_1_[17] ),
        .I3(\dividend_reg_n_1_[17] ),
        .O(\dividend[31]_i_63_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_64 
       (.I0(\divisor_reg_n_1_[31] ),
        .I1(\dividend_reg_n_1_[31] ),
        .I2(\divisor_reg_n_1_[30] ),
        .I3(\dividend_reg_n_1_[30] ),
        .O(\dividend[31]_i_64_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_65 
       (.I0(\divisor_reg_n_1_[29] ),
        .I1(\dividend_reg_n_1_[29] ),
        .I2(\divisor_reg_n_1_[28] ),
        .I3(\dividend_reg_n_1_[28] ),
        .O(\dividend[31]_i_65_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_66 
       (.I0(\divisor_reg_n_1_[27] ),
        .I1(\dividend_reg_n_1_[27] ),
        .I2(\divisor_reg_n_1_[26] ),
        .I3(\dividend_reg_n_1_[26] ),
        .O(\dividend[31]_i_66_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_67 
       (.I0(\divisor_reg_n_1_[25] ),
        .I1(\dividend_reg_n_1_[25] ),
        .I2(\divisor_reg_n_1_[24] ),
        .I3(\dividend_reg_n_1_[24] ),
        .O(\dividend[31]_i_67_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_68 
       (.I0(\divisor_reg_n_1_[23] ),
        .I1(\dividend_reg_n_1_[23] ),
        .I2(\divisor_reg_n_1_[22] ),
        .I3(\dividend_reg_n_1_[22] ),
        .O(\dividend[31]_i_68_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_69 
       (.I0(\divisor_reg_n_1_[21] ),
        .I1(\dividend_reg_n_1_[21] ),
        .I2(\divisor_reg_n_1_[20] ),
        .I3(\dividend_reg_n_1_[20] ),
        .O(\dividend[31]_i_69_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_7 
       (.I0(\divisor_reg_n_1_[27] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_70 
       (.I0(\divisor_reg_n_1_[19] ),
        .I1(\dividend_reg_n_1_[19] ),
        .I2(\divisor_reg_n_1_[18] ),
        .I3(\dividend_reg_n_1_[18] ),
        .O(\dividend[31]_i_70_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_71 
       (.I0(\divisor_reg_n_1_[17] ),
        .I1(\dividend_reg_n_1_[17] ),
        .I2(\divisor_reg_n_1_[16] ),
        .I3(\dividend_reg_n_1_[16] ),
        .O(\dividend[31]_i_71_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_72 
       (.I0(\dividend_reg_n_1_[14] ),
        .I1(\divisor_reg_n_1_[14] ),
        .I2(\divisor_reg_n_1_[15] ),
        .I3(\dividend_reg_n_1_[15] ),
        .O(\dividend[31]_i_72_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_73 
       (.I0(\dividend_reg_n_1_[12] ),
        .I1(\divisor_reg_n_1_[12] ),
        .I2(\divisor_reg_n_1_[13] ),
        .I3(\dividend_reg_n_1_[13] ),
        .O(\dividend[31]_i_73_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_74 
       (.I0(\dividend_reg_n_1_[10] ),
        .I1(\divisor_reg_n_1_[10] ),
        .I2(\divisor_reg_n_1_[11] ),
        .I3(\dividend_reg_n_1_[11] ),
        .O(\dividend[31]_i_74_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_75 
       (.I0(\dividend_reg_n_1_[8] ),
        .I1(\divisor_reg_n_1_[8] ),
        .I2(\divisor_reg_n_1_[9] ),
        .I3(\dividend_reg_n_1_[9] ),
        .O(\dividend[31]_i_75_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_76 
       (.I0(\dividend_reg_n_1_[6] ),
        .I1(\divisor_reg_n_1_[6] ),
        .I2(\divisor_reg_n_1_[7] ),
        .I3(\dividend_reg_n_1_[7] ),
        .O(\dividend[31]_i_76_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_77 
       (.I0(\dividend_reg_n_1_[4] ),
        .I1(\divisor_reg_n_1_[4] ),
        .I2(\divisor_reg_n_1_[5] ),
        .I3(\dividend_reg_n_1_[5] ),
        .O(\dividend[31]_i_77_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_78 
       (.I0(\dividend_reg_n_1_[2] ),
        .I1(\divisor_reg_n_1_[2] ),
        .I2(\divisor_reg_n_1_[3] ),
        .I3(\dividend_reg_n_1_[3] ),
        .O(\dividend[31]_i_78_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_79 
       (.I0(\dividend_reg_n_1_[0] ),
        .I1(\divisor_reg_n_1_[0] ),
        .I2(\divisor_reg_n_1_[1] ),
        .I3(\dividend_reg_n_1_[1] ),
        .O(\dividend[31]_i_79_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_8 
       (.I0(\divisor_reg_n_1_[26] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_80 
       (.I0(\divisor_reg_n_1_[15] ),
        .I1(\dividend_reg_n_1_[15] ),
        .I2(\divisor_reg_n_1_[14] ),
        .I3(\dividend_reg_n_1_[14] ),
        .O(\dividend[31]_i_80_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_81 
       (.I0(\divisor_reg_n_1_[13] ),
        .I1(\dividend_reg_n_1_[13] ),
        .I2(\divisor_reg_n_1_[12] ),
        .I3(\dividend_reg_n_1_[12] ),
        .O(\dividend[31]_i_81_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_82 
       (.I0(\divisor_reg_n_1_[11] ),
        .I1(\dividend_reg_n_1_[11] ),
        .I2(\divisor_reg_n_1_[10] ),
        .I3(\dividend_reg_n_1_[10] ),
        .O(\dividend[31]_i_82_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_83 
       (.I0(\divisor_reg_n_1_[9] ),
        .I1(\dividend_reg_n_1_[9] ),
        .I2(\divisor_reg_n_1_[8] ),
        .I3(\dividend_reg_n_1_[8] ),
        .O(\dividend[31]_i_83_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_84 
       (.I0(\divisor_reg_n_1_[7] ),
        .I1(\dividend_reg_n_1_[7] ),
        .I2(\divisor_reg_n_1_[6] ),
        .I3(\dividend_reg_n_1_[6] ),
        .O(\dividend[31]_i_84_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_85 
       (.I0(\divisor_reg_n_1_[5] ),
        .I1(\dividend_reg_n_1_[5] ),
        .I2(\divisor_reg_n_1_[4] ),
        .I3(\dividend_reg_n_1_[4] ),
        .O(\dividend[31]_i_85_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_86 
       (.I0(\divisor_reg_n_1_[3] ),
        .I1(\dividend_reg_n_1_[3] ),
        .I2(\divisor_reg_n_1_[2] ),
        .I3(\dividend_reg_n_1_[2] ),
        .O(\dividend[31]_i_86_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_87 
       (.I0(\divisor_reg_n_1_[1] ),
        .I1(\dividend_reg_n_1_[1] ),
        .I2(\divisor_reg_n_1_[0] ),
        .I3(\dividend_reg_n_1_[0] ),
        .O(\dividend[31]_i_87_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_9 
       (.I0(\divisor_reg_n_1_[25] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_10 
       (.I0(\divisor_reg_n_1_[0] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_11 
       (.I0(\divisor_reg_n_1_[7] ),
        .I1(\dividend_reg_n_1_[7] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [7]),
        .I4(dividend2),
        .I5(dividend1[7]),
        .O(\dividend[7]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_12 
       (.I0(\divisor_reg_n_1_[6] ),
        .I1(\dividend_reg_n_1_[6] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [6]),
        .I4(dividend2),
        .I5(dividend1[6]),
        .O(\dividend[7]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_13 
       (.I0(\divisor_reg_n_1_[5] ),
        .I1(\dividend_reg_n_1_[5] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [5]),
        .I4(dividend2),
        .I5(dividend1[5]),
        .O(\dividend[7]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_14 
       (.I0(\divisor_reg_n_1_[4] ),
        .I1(\dividend_reg_n_1_[4] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [4]),
        .I4(dividend2),
        .I5(dividend1[4]),
        .O(\dividend[7]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_15 
       (.I0(\divisor_reg_n_1_[3] ),
        .I1(\dividend_reg_n_1_[3] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [3]),
        .I4(dividend2),
        .I5(dividend1[3]),
        .O(\dividend[7]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_16 
       (.I0(\divisor_reg_n_1_[2] ),
        .I1(\dividend_reg_n_1_[2] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [2]),
        .I4(dividend2),
        .I5(dividend1[2]),
        .O(\dividend[7]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_17 
       (.I0(\divisor_reg_n_1_[1] ),
        .I1(\dividend_reg_n_1_[1] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [1]),
        .I4(dividend2),
        .I5(dividend1[1]),
        .O(\dividend[7]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'h9F999099)) 
    \dividend[7]_i_18 
       (.I0(\divisor_reg_n_1_[0] ),
        .I1(\dividend_reg_n_1_[0] ),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .I4(\dividend_reg[31]_0 [0]),
        .O(\dividend[7]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \dividend[7]_i_2 
       (.I0(pcpi_wait_q),
        .I1(pcpi_div_wait),
        .O(\dividend[7]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_3 
       (.I0(\divisor_reg_n_1_[7] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_4 
       (.I0(\divisor_reg_n_1_[6] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_5 
       (.I0(\divisor_reg_n_1_[5] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_6 
       (.I0(\divisor_reg_n_1_[4] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_7 
       (.I0(\divisor_reg_n_1_[3] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_8 
       (.I0(\divisor_reg_n_1_[2] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_9 
       (.I0(\divisor_reg_n_1_[1] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_9_n_1 ));
  FDRE \dividend_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_16 ),
        .Q(\dividend_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \dividend_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_14 ),
        .Q(\dividend_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE \dividend_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_13 ),
        .Q(\dividend_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE \dividend_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_12 ),
        .Q(\dividend_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE \dividend_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_11 ),
        .Q(\dividend_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \dividend_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_10 ),
        .Q(\dividend_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \dividend_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_9 ),
        .Q(\dividend_reg_n_1_[15] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \dividend_reg[15]_i_1 
       (.CI(\dividend_reg[7]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\dividend_reg[15]_i_1_n_1 ,\NLW_dividend_reg[15]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\dividend[15]_i_2_n_1 ,\dividend[15]_i_3_n_1 ,\dividend[15]_i_4_n_1 ,\dividend[15]_i_5_n_1 ,\dividend[15]_i_6_n_1 ,\dividend[15]_i_7_n_1 ,\dividend[15]_i_8_n_1 ,\dividend[15]_i_9_n_1 }),
        .O({\dividend_reg[15]_i_1_n_9 ,\dividend_reg[15]_i_1_n_10 ,\dividend_reg[15]_i_1_n_11 ,\dividend_reg[15]_i_1_n_12 ,\dividend_reg[15]_i_1_n_13 ,\dividend_reg[15]_i_1_n_14 ,\dividend_reg[15]_i_1_n_15 ,\dividend_reg[15]_i_1_n_16 }),
        .S({\dividend[15]_i_10_n_1 ,\dividend[15]_i_11_n_1 ,\dividend[15]_i_12_n_1 ,\dividend[15]_i_13_n_1 ,\dividend[15]_i_14_n_1 ,\dividend[15]_i_15_n_1 ,\dividend[15]_i_16_n_1 ,\dividend[15]_i_17_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \dividend_reg[15]_i_18 
       (.CI(p_0_in__0[0]),
        .CI_TOP(GND_2),
        .CO({\dividend_reg[15]_i_18_n_1 ,\NLW_dividend_reg[15]_i_18_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[8:1]),
        .S(p_0_in__0[8:1]));
  FDRE \dividend_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_16 ),
        .Q(\dividend_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE \dividend_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_15 ),
        .Q(\dividend_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE \dividend_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_14 ),
        .Q(\dividend_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE \dividend_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_13 ),
        .Q(\dividend_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE \dividend_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_15 ),
        .Q(\dividend_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE \dividend_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_12 ),
        .Q(\dividend_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE \dividend_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_11 ),
        .Q(\dividend_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE \dividend_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_10 ),
        .Q(\dividend_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE \dividend_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_9 ),
        .Q(\dividend_reg_n_1_[23] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \dividend_reg[23]_i_1 
       (.CI(\dividend_reg[15]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\dividend_reg[23]_i_1_n_1 ,\NLW_dividend_reg[23]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\dividend[23]_i_2_n_1 ,\dividend[23]_i_3_n_1 ,\dividend[23]_i_4_n_1 ,\dividend[23]_i_5_n_1 ,\dividend[23]_i_6_n_1 ,\dividend[23]_i_7_n_1 ,\dividend[23]_i_8_n_1 ,\dividend[23]_i_9_n_1 }),
        .O({\dividend_reg[23]_i_1_n_9 ,\dividend_reg[23]_i_1_n_10 ,\dividend_reg[23]_i_1_n_11 ,\dividend_reg[23]_i_1_n_12 ,\dividend_reg[23]_i_1_n_13 ,\dividend_reg[23]_i_1_n_14 ,\dividend_reg[23]_i_1_n_15 ,\dividend_reg[23]_i_1_n_16 }),
        .S({\dividend[23]_i_10_n_1 ,\dividend[23]_i_11_n_1 ,\dividend[23]_i_12_n_1 ,\dividend[23]_i_13_n_1 ,\dividend[23]_i_14_n_1 ,\dividend[23]_i_15_n_1 ,\dividend[23]_i_16_n_1 ,\dividend[23]_i_17_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \dividend_reg[23]_i_18 
       (.CI(\dividend_reg[15]_i_18_n_1 ),
        .CI_TOP(GND_2),
        .CO({\dividend_reg[23]_i_18_n_1 ,\NLW_dividend_reg[23]_i_18_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[16:9]),
        .S(p_0_in__0[16:9]));
  FDRE \dividend_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_16 ),
        .Q(\dividend_reg_n_1_[24] ),
        .R(\<const0> ));
  FDRE \dividend_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_15 ),
        .Q(\dividend_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE \dividend_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_14 ),
        .Q(\dividend_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE \dividend_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_13 ),
        .Q(\dividend_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE \dividend_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_12 ),
        .Q(\dividend_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE \dividend_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_11 ),
        .Q(\dividend_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE \dividend_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_14 ),
        .Q(\dividend_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \dividend_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_10 ),
        .Q(\dividend_reg_n_1_[30] ),
        .R(\<const0> ));
  FDRE \dividend_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_9 ),
        .Q(\dividend_reg_n_1_[31] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \dividend_reg[31]_i_19 
       (.CI(\dividend_reg[31]_i_31_n_1 ),
        .CI_TOP(GND_2),
        .CO({\dividend_reg[31]_i_19_n_1 ,\NLW_dividend_reg[31]_i_19_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_32_n_1 ,\dividend[31]_i_33_n_1 ,\dividend[31]_i_34_n_1 ,\dividend[31]_i_35_n_1 ,\dividend[31]_i_36_n_1 ,\dividend[31]_i_37_n_1 ,\dividend[31]_i_38_n_1 ,\dividend[31]_i_39_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \dividend_reg[31]_i_2 
       (.CI(\dividend_reg[23]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\dividend[31]_i_4_n_1 ,\dividend[31]_i_5_n_1 ,\dividend[31]_i_6_n_1 ,\dividend[31]_i_7_n_1 ,\dividend[31]_i_8_n_1 ,\dividend[31]_i_9_n_1 ,\dividend[31]_i_10_n_1 }),
        .O({\dividend_reg[31]_i_2_n_9 ,\dividend_reg[31]_i_2_n_10 ,\dividend_reg[31]_i_2_n_11 ,\dividend_reg[31]_i_2_n_12 ,\dividend_reg[31]_i_2_n_13 ,\dividend_reg[31]_i_2_n_14 ,\dividend_reg[31]_i_2_n_15 ,\dividend_reg[31]_i_2_n_16 }),
        .S({\dividend[31]_i_11_n_1 ,\dividend[31]_i_12_n_1 ,\dividend[31]_i_13_n_1 ,\dividend[31]_i_14_n_1 ,\dividend[31]_i_15_n_1 ,\dividend[31]_i_16_n_1 ,\dividend[31]_i_17_n_1 ,\dividend[31]_i_18_n_1 }));
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY8 \dividend_reg[31]_i_29 
       (.CI(\dividend_reg[31]_i_30_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[31:25]),
        .S(p_0_in__0[31:25]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \dividend_reg[31]_i_3 
       (.CI(\dividend_reg[31]_i_19_n_1 ),
        .CI_TOP(GND_2),
        .CO({\dividend_reg[31]_i_3_n_1 ,\NLW_dividend_reg[31]_i_3_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_20_n_1 ,\dividend[31]_i_21_n_1 ,\dividend[31]_i_22_n_1 ,\dividend[31]_i_23_n_1 ,\dividend[31]_i_24_n_1 ,\dividend[31]_i_25_n_1 ,\dividend[31]_i_26_n_1 ,\dividend[31]_i_27_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \dividend_reg[31]_i_30 
       (.CI(\dividend_reg[23]_i_18_n_1 ),
        .CI_TOP(GND_2),
        .CO({\dividend_reg[31]_i_30_n_1 ,\NLW_dividend_reg[31]_i_30_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[24:17]),
        .S(p_0_in__0[24:17]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \dividend_reg[31]_i_31 
       (.CI(\dividend_reg[31]_i_55_n_1 ),
        .CI_TOP(GND_2),
        .CO({\dividend_reg[31]_i_31_n_1 ,\NLW_dividend_reg[31]_i_31_CO_UNCONNECTED [6:0]}),
        .DI({\dividend[31]_i_56_n_1 ,\dividend[31]_i_57_n_1 ,\dividend[31]_i_58_n_1 ,\dividend[31]_i_59_n_1 ,\dividend[31]_i_60_n_1 ,\dividend[31]_i_61_n_1 ,\dividend[31]_i_62_n_1 ,\dividend[31]_i_63_n_1 }),
        .S({\dividend[31]_i_64_n_1 ,\dividend[31]_i_65_n_1 ,\dividend[31]_i_66_n_1 ,\dividend[31]_i_67_n_1 ,\dividend[31]_i_68_n_1 ,\dividend[31]_i_69_n_1 ,\dividend[31]_i_70_n_1 ,\dividend[31]_i_71_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \dividend_reg[31]_i_55 
       (.CI(\<const1> ),
        .CI_TOP(GND_2),
        .CO({\dividend_reg[31]_i_55_n_1 ,\NLW_dividend_reg[31]_i_55_CO_UNCONNECTED [6:0]}),
        .DI({\dividend[31]_i_72_n_1 ,\dividend[31]_i_73_n_1 ,\dividend[31]_i_74_n_1 ,\dividend[31]_i_75_n_1 ,\dividend[31]_i_76_n_1 ,\dividend[31]_i_77_n_1 ,\dividend[31]_i_78_n_1 ,\dividend[31]_i_79_n_1 }),
        .S({\dividend[31]_i_80_n_1 ,\dividend[31]_i_81_n_1 ,\dividend[31]_i_82_n_1 ,\dividend[31]_i_83_n_1 ,\dividend[31]_i_84_n_1 ,\dividend[31]_i_85_n_1 ,\dividend[31]_i_86_n_1 ,\dividend[31]_i_87_n_1 }));
  FDRE \dividend_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_13 ),
        .Q(\dividend_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \dividend_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_12 ),
        .Q(\dividend_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \dividend_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_11 ),
        .Q(\dividend_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \dividend_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_10 ),
        .Q(\dividend_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE \dividend_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_9 ),
        .Q(\dividend_reg_n_1_[7] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \dividend_reg[7]_i_1 
       (.CI(\dividend[7]_i_2_n_1 ),
        .CI_TOP(GND_2),
        .CO({\dividend_reg[7]_i_1_n_1 ,\NLW_dividend_reg[7]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\dividend[7]_i_3_n_1 ,\dividend[7]_i_4_n_1 ,\dividend[7]_i_5_n_1 ,\dividend[7]_i_6_n_1 ,\dividend[7]_i_7_n_1 ,\dividend[7]_i_8_n_1 ,\dividend[7]_i_9_n_1 ,\dividend[7]_i_10_n_1 }),
        .O({\dividend_reg[7]_i_1_n_9 ,\dividend_reg[7]_i_1_n_10 ,\dividend_reg[7]_i_1_n_11 ,\dividend_reg[7]_i_1_n_12 ,\dividend_reg[7]_i_1_n_13 ,\dividend_reg[7]_i_1_n_14 ,\dividend_reg[7]_i_1_n_15 ,\dividend_reg[7]_i_1_n_16 }),
        .S({\dividend[7]_i_11_n_1 ,\dividend[7]_i_12_n_1 ,\dividend[7]_i_13_n_1 ,\dividend[7]_i_14_n_1 ,\dividend[7]_i_15_n_1 ,\dividend[7]_i_16_n_1 ,\dividend[7]_i_17_n_1 ,\dividend[7]_i_18_n_1 }));
  FDRE \dividend_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_16 ),
        .Q(\dividend_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE \dividend_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_15 ),
        .Q(\dividend_reg_n_1_[9] ),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'h0100)) 
    \divisor[30]_i_1 
       (.I0(boot_reset),
        .I1(reset_IBUF),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .O(\divisor[30]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \divisor[31]_i_1 
       (.I0(\divisor_reg[62]_0 [0]),
        .I1(pcpi_div_wait),
        .I2(pcpi_wait_q),
        .I3(\divisor_reg_n_1_[32] ),
        .O(\divisor[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[32]_i_1 
       (.I0(\divisor_reg_n_1_[33] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [1]),
        .I4(divisor2[1]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[32]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[33]_i_1 
       (.I0(\divisor_reg_n_1_[34] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [2]),
        .I4(divisor2[2]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[33]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[34]_i_1 
       (.I0(\divisor_reg_n_1_[35] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [3]),
        .I4(divisor2[3]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[34]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[35]_i_1 
       (.I0(\divisor_reg_n_1_[36] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [4]),
        .I4(divisor2[4]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[35]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[36]_i_1 
       (.I0(\divisor_reg_n_1_[37] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [5]),
        .I4(divisor2[5]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[36]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[37]_i_1 
       (.I0(\divisor_reg_n_1_[38] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [6]),
        .I4(divisor2[6]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[37]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[38]_i_1 
       (.I0(\divisor_reg_n_1_[39] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [7]),
        .I4(divisor2[7]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[38]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[39]_i_1 
       (.I0(\divisor_reg_n_1_[40] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [8]),
        .I4(divisor2[8]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[39]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_10 
       (.I0(\divisor_reg[62]_0 [2]),
        .O(p_0_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_11 
       (.I0(\divisor_reg[62]_0 [1]),
        .O(p_0_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_3 
       (.I0(\divisor_reg[62]_0 [0]),
        .O(p_0_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_4 
       (.I0(\divisor_reg[62]_0 [8]),
        .O(p_0_out[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_5 
       (.I0(\divisor_reg[62]_0 [7]),
        .O(p_0_out[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_6 
       (.I0(\divisor_reg[62]_0 [6]),
        .O(p_0_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_7 
       (.I0(\divisor_reg[62]_0 [5]),
        .O(p_0_out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_8 
       (.I0(\divisor_reg[62]_0 [4]),
        .O(p_0_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_9 
       (.I0(\divisor_reg[62]_0 [3]),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[40]_i_1 
       (.I0(\divisor_reg_n_1_[41] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [9]),
        .I4(divisor2[9]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[40]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[41]_i_1 
       (.I0(\divisor_reg_n_1_[42] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [10]),
        .I4(divisor2[10]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[41]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[42]_i_1 
       (.I0(\divisor_reg_n_1_[43] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [11]),
        .I4(divisor2[11]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[42]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[43]_i_1 
       (.I0(\divisor_reg_n_1_[44] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [12]),
        .I4(divisor2[12]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[43]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[44]_i_1 
       (.I0(\divisor_reg_n_1_[45] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [13]),
        .I4(divisor2[13]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[44]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[45]_i_1 
       (.I0(\divisor_reg_n_1_[46] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [14]),
        .I4(divisor2[14]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[45]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[46]_i_1 
       (.I0(\divisor_reg_n_1_[47] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [15]),
        .I4(divisor2[15]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[46]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[47]_i_1 
       (.I0(\divisor_reg_n_1_[48] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [16]),
        .I4(divisor2[16]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[47]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_10 
       (.I0(\divisor_reg[62]_0 [9]),
        .O(p_0_out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_3 
       (.I0(\divisor_reg[62]_0 [16]),
        .O(p_0_out[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_4 
       (.I0(\divisor_reg[62]_0 [15]),
        .O(p_0_out[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_5 
       (.I0(\divisor_reg[62]_0 [14]),
        .O(p_0_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_6 
       (.I0(\divisor_reg[62]_0 [13]),
        .O(p_0_out[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_7 
       (.I0(\divisor_reg[62]_0 [12]),
        .O(p_0_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_8 
       (.I0(\divisor_reg[62]_0 [11]),
        .O(p_0_out[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_9 
       (.I0(\divisor_reg[62]_0 [10]),
        .O(p_0_out[10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[48]_i_1 
       (.I0(\divisor_reg_n_1_[49] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [17]),
        .I4(divisor2[17]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[48]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[49]_i_1 
       (.I0(\divisor_reg_n_1_[50] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [18]),
        .I4(divisor2[18]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[49]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[50]_i_1 
       (.I0(\divisor_reg_n_1_[51] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [19]),
        .I4(divisor2[19]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[50]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[51]_i_1 
       (.I0(\divisor_reg_n_1_[52] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [20]),
        .I4(divisor2[20]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[51]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[52]_i_1 
       (.I0(\divisor_reg_n_1_[53] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [21]),
        .I4(divisor2[21]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[52]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[53]_i_1 
       (.I0(\divisor_reg_n_1_[54] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [22]),
        .I4(divisor2[22]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[53]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[54]_i_1 
       (.I0(\divisor_reg_n_1_[55] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [23]),
        .I4(divisor2[23]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[54]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[55]_i_1 
       (.I0(\divisor_reg_n_1_[56] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [24]),
        .I4(divisor2[24]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[55]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_10 
       (.I0(\divisor_reg[62]_0 [17]),
        .O(p_0_out[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_3 
       (.I0(\divisor_reg[62]_0 [24]),
        .O(p_0_out[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_4 
       (.I0(\divisor_reg[62]_0 [23]),
        .O(p_0_out[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_5 
       (.I0(\divisor_reg[62]_0 [22]),
        .O(p_0_out[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_6 
       (.I0(\divisor_reg[62]_0 [21]),
        .O(p_0_out[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_7 
       (.I0(\divisor_reg[62]_0 [20]),
        .O(p_0_out[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_8 
       (.I0(\divisor_reg[62]_0 [19]),
        .O(p_0_out[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_9 
       (.I0(\divisor_reg[62]_0 [18]),
        .O(p_0_out[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[56]_i_1 
       (.I0(\divisor_reg_n_1_[57] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [25]),
        .I4(divisor2[25]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[56]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[57]_i_1 
       (.I0(\divisor_reg_n_1_[58] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [26]),
        .I4(divisor2[26]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[57]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[58]_i_1 
       (.I0(\divisor_reg_n_1_[59] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [27]),
        .I4(divisor2[27]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[58]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[59]_i_1 
       (.I0(\divisor_reg_n_1_[60] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [28]),
        .I4(divisor2[28]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[59]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[60]_i_1 
       (.I0(\divisor_reg_n_1_[61] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [29]),
        .I4(divisor2[29]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[60]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[61]_i_1 
       (.I0(\divisor_reg_n_1_[62] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_1 ),
        .I3(\divisor_reg[62]_0 [30]),
        .I4(divisor2[30]),
        .I5(\divisor[61]_i_4_n_1 ),
        .O(\divisor[61]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \divisor[61]_i_2 
       (.I0(pcpi_div_wait),
        .I1(pcpi_wait_q),
        .O(start));
  LUT5 #(
    .INIT(32'h04040444)) 
    \divisor[61]_i_3 
       (.I0(pcpi_wait_q),
        .I1(pcpi_div_wait),
        .I2(\divisor_reg[62]_0 [31]),
        .I3(p_0_in[3]),
        .I4(p_0_in[1]),
        .O(\divisor[61]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    \divisor[61]_i_4 
       (.I0(\divisor_reg[62]_0 [31]),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(pcpi_wait_q),
        .I4(pcpi_div_wait),
        .O(\divisor[61]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h01011101)) 
    \divisor[62]_i_1 
       (.I0(boot_reset),
        .I1(reset_IBUF),
        .I2(\quotient_msk_reg[16]_0 ),
        .I3(pcpi_div_wait),
        .I4(pcpi_wait_q),
        .O(divisor));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_10 
       (.I0(\divisor_reg[62]_0 [25]),
        .O(p_0_out[25]));
  LUT6 #(
    .INIT(64'h0800080008000C00)) 
    \divisor[62]_i_2 
       (.I0(divisor2[31]),
        .I1(\divisor_reg[62]_0 [31]),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .I4(p_0_in[3]),
        .I5(p_0_in[1]),
        .O(\divisor[62]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_4 
       (.I0(\divisor_reg[62]_0 [31]),
        .O(p_0_out[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_5 
       (.I0(\divisor_reg[62]_0 [30]),
        .O(p_0_out[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_6 
       (.I0(\divisor_reg[62]_0 [29]),
        .O(p_0_out[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_7 
       (.I0(\divisor_reg[62]_0 [28]),
        .O(p_0_out[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_8 
       (.I0(\divisor_reg[62]_0 [27]),
        .O(p_0_out[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_9 
       (.I0(\divisor_reg[62]_0 [26]),
        .O(p_0_out[26]));
  FDRE \divisor_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[1] ),
        .Q(\divisor_reg_n_1_[0] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[11] ),
        .Q(\divisor_reg_n_1_[10] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[12] ),
        .Q(\divisor_reg_n_1_[11] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[13] ),
        .Q(\divisor_reg_n_1_[12] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[14] ),
        .Q(\divisor_reg_n_1_[13] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[15] ),
        .Q(\divisor_reg_n_1_[14] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[16] ),
        .Q(\divisor_reg_n_1_[15] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[17] ),
        .Q(\divisor_reg_n_1_[16] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[18] ),
        .Q(\divisor_reg_n_1_[17] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[19] ),
        .Q(\divisor_reg_n_1_[18] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[20] ),
        .Q(\divisor_reg_n_1_[19] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[2] ),
        .Q(\divisor_reg_n_1_[1] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[21] ),
        .Q(\divisor_reg_n_1_[20] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[22] ),
        .Q(\divisor_reg_n_1_[21] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[23] ),
        .Q(\divisor_reg_n_1_[22] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[24] ),
        .Q(\divisor_reg_n_1_[23] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[25] ),
        .Q(\divisor_reg_n_1_[24] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[26] ),
        .Q(\divisor_reg_n_1_[25] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[27] ),
        .Q(\divisor_reg_n_1_[26] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[28] ),
        .Q(\divisor_reg_n_1_[27] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[29] ),
        .Q(\divisor_reg_n_1_[28] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[30] ),
        .Q(\divisor_reg_n_1_[29] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[3] ),
        .Q(\divisor_reg_n_1_[2] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[31] ),
        .Q(\divisor_reg_n_1_[30] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[31]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[31] ),
        .R(\<const0> ));
  FDRE \divisor_reg[32] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[32]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[32] ),
        .R(\<const0> ));
  FDRE \divisor_reg[33] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[33]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[33] ),
        .R(\<const0> ));
  FDRE \divisor_reg[34] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[34]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[34] ),
        .R(\<const0> ));
  FDRE \divisor_reg[35] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[35]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[35] ),
        .R(\<const0> ));
  FDRE \divisor_reg[36] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[36]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[36] ),
        .R(\<const0> ));
  FDRE \divisor_reg[37] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[37]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[37] ),
        .R(\<const0> ));
  FDRE \divisor_reg[38] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[38]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[38] ),
        .R(\<const0> ));
  FDRE \divisor_reg[39] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[39]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[39] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \divisor_reg[39]_i_2 
       (.CI(p_0_out[0]),
        .CI_TOP(GND_2),
        .CO({\divisor_reg[39]_i_2_n_1 ,\NLW_divisor_reg[39]_i_2_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[8:1]),
        .S(p_0_out[8:1]));
  FDRE \divisor_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[4] ),
        .Q(\divisor_reg_n_1_[3] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[40] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[40]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[40] ),
        .R(\<const0> ));
  FDRE \divisor_reg[41] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[41]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[41] ),
        .R(\<const0> ));
  FDRE \divisor_reg[42] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[42]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[42] ),
        .R(\<const0> ));
  FDRE \divisor_reg[43] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[43]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[43] ),
        .R(\<const0> ));
  FDRE \divisor_reg[44] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[44]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[44] ),
        .R(\<const0> ));
  FDRE \divisor_reg[45] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[45]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[45] ),
        .R(\<const0> ));
  FDRE \divisor_reg[46] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[46]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[46] ),
        .R(\<const0> ));
  FDRE \divisor_reg[47] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[47]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[47] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \divisor_reg[47]_i_2 
       (.CI(\divisor_reg[39]_i_2_n_1 ),
        .CI_TOP(GND_2),
        .CO({\divisor_reg[47]_i_2_n_1 ,\NLW_divisor_reg[47]_i_2_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[16:9]),
        .S(p_0_out[16:9]));
  FDRE \divisor_reg[48] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[48]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[48] ),
        .R(\<const0> ));
  FDRE \divisor_reg[49] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[49]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[49] ),
        .R(\<const0> ));
  FDRE \divisor_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[5] ),
        .Q(\divisor_reg_n_1_[4] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[50] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[50]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[50] ),
        .R(\<const0> ));
  FDRE \divisor_reg[51] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[51]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[51] ),
        .R(\<const0> ));
  FDRE \divisor_reg[52] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[52]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[52] ),
        .R(\<const0> ));
  FDRE \divisor_reg[53] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[53]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[53] ),
        .R(\<const0> ));
  FDRE \divisor_reg[54] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[54]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[54] ),
        .R(\<const0> ));
  FDRE \divisor_reg[55] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[55]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[55] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \divisor_reg[55]_i_2 
       (.CI(\divisor_reg[47]_i_2_n_1 ),
        .CI_TOP(GND_2),
        .CO({\divisor_reg[55]_i_2_n_1 ,\NLW_divisor_reg[55]_i_2_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[24:17]),
        .S(p_0_out[24:17]));
  FDRE \divisor_reg[56] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[56]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[56] ),
        .R(\<const0> ));
  FDRE \divisor_reg[57] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[57]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[57] ),
        .R(\<const0> ));
  FDRE \divisor_reg[58] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[58]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[58] ),
        .R(\<const0> ));
  FDRE \divisor_reg[59] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[59]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[59] ),
        .R(\<const0> ));
  FDRE \divisor_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[6] ),
        .Q(\divisor_reg_n_1_[5] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[60] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[60]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[60] ),
        .R(\<const0> ));
  FDRE \divisor_reg[61] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[61]_i_1_n_1 ),
        .Q(\divisor_reg_n_1_[61] ),
        .R(\<const0> ));
  FDRE \divisor_reg[62] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor[62]_i_2_n_1 ),
        .Q(\divisor_reg_n_1_[62] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY8 \divisor_reg[62]_i_3 
       (.CI(\divisor_reg[55]_i_2_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[31:25]),
        .S(p_0_out[31:25]));
  FDRE \divisor_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[7] ),
        .Q(\divisor_reg_n_1_[6] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[8] ),
        .Q(\divisor_reg_n_1_[7] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[9] ),
        .Q(\divisor_reg_n_1_[8] ),
        .R(\divisor[30]_i_1_n_1 ));
  FDRE \divisor_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_1_[10] ),
        .Q(\divisor_reg_n_1_[9] ),
        .R(\divisor[30]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h02)) 
    instr_div_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_div_i_1_n_1));
  FDRE instr_div_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(instr_div_i_1_n_1),
        .Q(p_0_in[3]),
        .R(instr_rem_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h20)) 
    instr_divu_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_divu_i_1_n_1));
  FDRE instr_divu_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(instr_divu_i_1_n_1),
        .Q(p_0_in[2]),
        .R(instr_rem_i_1_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    instr_rem_i_1
       (.I0(instr_remu_reg_0[0]),
        .I1(instr_remu_reg_0[1]),
        .I2(instr_remu_reg_0[4]),
        .I3(instr_remu_reg_0[5]),
        .I4(instr_rem_i_3_n_1),
        .I5(instr_rem_i_4_n_1),
        .O(instr_rem_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h20)) 
    instr_rem_i_2
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[7]),
        .I2(instr_remu_reg_0[8]),
        .O(instr_rem_i_2_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    instr_rem_i_3
       (.I0(reset_IBUF),
        .I1(boot_reset),
        .I2(instr_remu_reg_0[16]),
        .I3(instr_remu_reg_0[15]),
        .I4(\pcpi_timeout_counter_reg[3] ),
        .I5(pcpi_div_ready),
        .O(instr_rem_i_3_n_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    instr_rem_i_4
       (.I0(instr_remu_reg_0[2]),
        .I1(instr_remu_reg_0[12]),
        .I2(instr_remu_reg_0[3]),
        .I3(instr_remu_reg_0[6]),
        .I4(instr_rem_i_5_n_1),
        .O(instr_rem_i_4_n_1));
  LUT4 #(
    .INIT(16'hFFEF)) 
    instr_rem_i_5
       (.I0(instr_remu_reg_0[14]),
        .I1(instr_remu_reg_0[11]),
        .I2(instr_remu_reg_0[10]),
        .I3(instr_remu_reg_0[13]),
        .O(instr_rem_i_5_n_1));
  FDRE instr_rem_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(instr_rem_i_2_n_1),
        .Q(p_0_in[1]),
        .R(instr_rem_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h80)) 
    instr_remu_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_remu_i_1_n_1));
  FDRE instr_remu_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(instr_remu_i_1_n_1),
        .Q(instr_remu),
        .R(instr_rem_i_1_n_1));
  LUT6 #(
    .INIT(64'h0051005100510001)) 
    latched_store_i_4
       (.I0(Q[0]),
        .I1(\cpu_state_reg[6] ),
        .I2(\cpu_state_reg[7] ),
        .I3(Q[2]),
        .I4(pcpi_div_ready),
        .I5(\cpu_state_reg[7]_0 ),
        .O(\cpu_state_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32323202)) 
    mem_do_rinst_i_1
       (.I0(mem_do_rinst_reg_0),
        .I1(mem_do_rinst0),
        .I2(mem_do_rinst5_out),
        .I3(mem_do_rinst_reg_1),
        .I4(mem_do_rinst_i_4_n_1),
        .I5(mem_do_rinst_reg_2),
        .O(mem_do_rinst_reg));
  LUT6 #(
    .INIT(64'h0000000055555DDD)) 
    mem_do_rinst_i_2
       (.I0(Q[1]),
        .I1(\cpu_state_reg[6] ),
        .I2(\cpu_state_reg[7] ),
        .I3(\cpu_state[6]_i_3_n_1 ),
        .I4(Q[2]),
        .I5(mem_do_rinst_reg_3),
        .O(mem_do_rinst5_out));
  LUT6 #(
    .INIT(64'h00A000A8AAA0AAA8)) 
    mem_do_rinst_i_4
       (.I0(Q[1]),
        .I1(mem_do_rinst_reg_4),
        .I2(mem_do_rinst_reg_5),
        .I3(\cpu_state_reg[7] ),
        .I4(is_lui_auipc_jal),
        .I5(\cpu_state[6]_i_3_n_1 ),
        .O(mem_do_rinst_i_4_n_1));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    outsign_i_1
       (.I0(outsign0),
        .I1(boot_reset),
        .I2(reset_IBUF),
        .I3(pcpi_wait_q),
        .I4(pcpi_div_wait),
        .I5(outsign_reg_n_1),
        .O(outsign_i_1_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_10
       (.I0(\divisor_reg[62]_0 [11]),
        .I1(\divisor_reg[62]_0 [10]),
        .I2(\divisor_reg[62]_0 [9]),
        .I3(\divisor_reg[62]_0 [8]),
        .O(outsign_i_10_n_1));
  LUT5 #(
    .INIT(32'hAEC0AA00)) 
    outsign_i_2
       (.I0(p_0_in[1]),
        .I1(outsign2),
        .I2(\divisor_reg[62]_0 [31]),
        .I3(\dividend_reg[31]_0 [31]),
        .I4(p_0_in[3]),
        .O(outsign0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_3
       (.I0(outsign_i_4_n_1),
        .I1(outsign_i_5_n_1),
        .I2(\divisor_reg[62]_0 [25]),
        .I3(\divisor_reg[62]_0 [24]),
        .I4(\divisor_reg[62]_0 [23]),
        .I5(\divisor_reg[62]_0 [22]),
        .O(outsign2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outsign_i_4
       (.I0(outsign_i_6_n_1),
        .I1(\divisor_reg[62]_0 [26]),
        .I2(\divisor_reg[62]_0 [27]),
        .I3(\divisor_reg[62]_0 [28]),
        .I4(\divisor_reg[62]_0 [29]),
        .O(outsign_i_4_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_5
       (.I0(\divisor_reg[62]_0 [17]),
        .I1(\divisor_reg[62]_0 [16]),
        .I2(outsign_i_7_n_1),
        .I3(outsign_i_8_n_1),
        .I4(outsign_i_9_n_1),
        .I5(outsign_i_10_n_1),
        .O(outsign_i_5_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_6
       (.I0(\divisor_reg[62]_0 [18]),
        .I1(\divisor_reg[62]_0 [19]),
        .I2(\divisor_reg[62]_0 [20]),
        .I3(\divisor_reg[62]_0 [21]),
        .I4(\divisor_reg[62]_0 [31]),
        .I5(\divisor_reg[62]_0 [30]),
        .O(outsign_i_6_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_7
       (.I0(\divisor_reg[62]_0 [7]),
        .I1(\divisor_reg[62]_0 [6]),
        .I2(\divisor_reg[62]_0 [5]),
        .I3(\divisor_reg[62]_0 [4]),
        .O(outsign_i_7_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_8
       (.I0(\divisor_reg[62]_0 [3]),
        .I1(\divisor_reg[62]_0 [2]),
        .I2(\divisor_reg[62]_0 [1]),
        .I3(\divisor_reg[62]_0 [0]),
        .O(outsign_i_8_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_9
       (.I0(\divisor_reg[62]_0 [15]),
        .I1(\divisor_reg[62]_0 [14]),
        .I2(\divisor_reg[62]_0 [13]),
        .I3(\divisor_reg[62]_0 [12]),
        .O(outsign_i_9_n_1));
  FDRE outsign_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(outsign_i_1_n_1),
        .Q(outsign_reg_n_1),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \pcpi_rd[0]_i_1 
       (.I0(\quotient_reg_n_1_[0] ),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(\dividend_reg_n_1_[0] ),
        .O(\pcpi_rd[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[10]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_15 ),
        .I1(pcpi_rd10_in[10]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[10] ),
        .I5(\quotient_reg_n_1_[10] ),
        .O(\pcpi_rd[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[11]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_14 ),
        .I1(pcpi_rd10_in[11]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[11] ),
        .I5(\quotient_reg_n_1_[11] ),
        .O(\pcpi_rd[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[12]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_13 ),
        .I1(pcpi_rd10_in[12]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[12] ),
        .I5(\quotient_reg_n_1_[12] ),
        .O(\pcpi_rd[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[13]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_12 ),
        .I1(pcpi_rd10_in[13]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[13] ),
        .I5(\quotient_reg_n_1_[13] ),
        .O(\pcpi_rd[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[14]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_11 ),
        .I1(pcpi_rd10_in[14]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[14] ),
        .I5(\quotient_reg_n_1_[14] ),
        .O(\pcpi_rd[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[15]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_10 ),
        .I1(pcpi_rd10_in[15]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[15] ),
        .I5(\quotient_reg_n_1_[15] ),
        .O(\pcpi_rd[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[16]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_9 ),
        .I1(pcpi_rd10_in[16]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[16] ),
        .I5(\quotient_reg_n_1_[16] ),
        .O(\pcpi_rd[16]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_10 
       (.I0(\dividend_reg_n_1_[10] ),
        .O(\pcpi_rd[16]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_11 
       (.I0(\dividend_reg_n_1_[9] ),
        .O(\pcpi_rd[16]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_12 
       (.I0(\quotient_reg_n_1_[16] ),
        .O(\pcpi_rd[16]_i_12_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_13 
       (.I0(\quotient_reg_n_1_[15] ),
        .O(\pcpi_rd[16]_i_13_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_14 
       (.I0(\quotient_reg_n_1_[14] ),
        .O(\pcpi_rd[16]_i_14_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_15 
       (.I0(\quotient_reg_n_1_[13] ),
        .O(\pcpi_rd[16]_i_15_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_16 
       (.I0(\quotient_reg_n_1_[12] ),
        .O(\pcpi_rd[16]_i_16_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_17 
       (.I0(\quotient_reg_n_1_[11] ),
        .O(\pcpi_rd[16]_i_17_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_18 
       (.I0(\quotient_reg_n_1_[10] ),
        .O(\pcpi_rd[16]_i_18_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_19 
       (.I0(\quotient_reg_n_1_[9] ),
        .O(\pcpi_rd[16]_i_19_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_4 
       (.I0(\dividend_reg_n_1_[16] ),
        .O(\pcpi_rd[16]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_5 
       (.I0(\dividend_reg_n_1_[15] ),
        .O(\pcpi_rd[16]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_6 
       (.I0(\dividend_reg_n_1_[14] ),
        .O(\pcpi_rd[16]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_7 
       (.I0(\dividend_reg_n_1_[13] ),
        .O(\pcpi_rd[16]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_8 
       (.I0(\dividend_reg_n_1_[12] ),
        .O(\pcpi_rd[16]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_9 
       (.I0(\dividend_reg_n_1_[11] ),
        .O(\pcpi_rd[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[17]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_16 ),
        .I1(pcpi_rd10_in[17]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[17] ),
        .I5(\quotient_reg_n_1_[17] ),
        .O(\pcpi_rd[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[18]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_15 ),
        .I1(pcpi_rd10_in[18]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[18] ),
        .I5(\quotient_reg_n_1_[18] ),
        .O(\pcpi_rd[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[19]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_14 ),
        .I1(pcpi_rd10_in[19]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[19] ),
        .I5(\quotient_reg_n_1_[19] ),
        .O(\pcpi_rd[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[1]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_16 ),
        .I1(pcpi_rd10_in[1]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[1] ),
        .I5(\quotient_reg_n_1_[1] ),
        .O(\pcpi_rd[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[20]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_13 ),
        .I1(pcpi_rd10_in[20]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[20] ),
        .I5(\quotient_reg_n_1_[20] ),
        .O(\pcpi_rd[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[21]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_12 ),
        .I1(pcpi_rd10_in[21]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[21] ),
        .I5(\quotient_reg_n_1_[21] ),
        .O(\pcpi_rd[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[22]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_11 ),
        .I1(pcpi_rd10_in[22]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[22] ),
        .I5(\quotient_reg_n_1_[22] ),
        .O(\pcpi_rd[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[23]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_10 ),
        .I1(pcpi_rd10_in[23]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[23] ),
        .I5(\quotient_reg_n_1_[23] ),
        .O(\pcpi_rd[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[24]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_9 ),
        .I1(pcpi_rd10_in[24]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[24] ),
        .I5(\quotient_reg_n_1_[24] ),
        .O(\pcpi_rd[24]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_10 
       (.I0(\dividend_reg_n_1_[18] ),
        .O(\pcpi_rd[24]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_11 
       (.I0(\dividend_reg_n_1_[17] ),
        .O(\pcpi_rd[24]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_12 
       (.I0(\quotient_reg_n_1_[24] ),
        .O(\pcpi_rd[24]_i_12_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_13 
       (.I0(\quotient_reg_n_1_[23] ),
        .O(\pcpi_rd[24]_i_13_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_14 
       (.I0(\quotient_reg_n_1_[22] ),
        .O(\pcpi_rd[24]_i_14_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_15 
       (.I0(\quotient_reg_n_1_[21] ),
        .O(\pcpi_rd[24]_i_15_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_16 
       (.I0(\quotient_reg_n_1_[20] ),
        .O(\pcpi_rd[24]_i_16_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_17 
       (.I0(\quotient_reg_n_1_[19] ),
        .O(\pcpi_rd[24]_i_17_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_18 
       (.I0(\quotient_reg_n_1_[18] ),
        .O(\pcpi_rd[24]_i_18_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_19 
       (.I0(\quotient_reg_n_1_[17] ),
        .O(\pcpi_rd[24]_i_19_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_4 
       (.I0(\dividend_reg_n_1_[24] ),
        .O(\pcpi_rd[24]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_5 
       (.I0(\dividend_reg_n_1_[23] ),
        .O(\pcpi_rd[24]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_6 
       (.I0(\dividend_reg_n_1_[22] ),
        .O(\pcpi_rd[24]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_7 
       (.I0(\dividend_reg_n_1_[21] ),
        .O(\pcpi_rd[24]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_8 
       (.I0(\dividend_reg_n_1_[20] ),
        .O(\pcpi_rd[24]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_9 
       (.I0(\dividend_reg_n_1_[19] ),
        .O(\pcpi_rd[24]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[25]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_16 ),
        .I1(pcpi_rd10_in[25]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[25] ),
        .I5(\quotient_reg_n_1_[25] ),
        .O(\pcpi_rd[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[26]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_15 ),
        .I1(pcpi_rd10_in[26]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[26] ),
        .I5(\quotient_reg_n_1_[26] ),
        .O(\pcpi_rd[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[27]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_14 ),
        .I1(pcpi_rd10_in[27]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[27] ),
        .I5(\quotient_reg_n_1_[27] ),
        .O(\pcpi_rd[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[28]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_13 ),
        .I1(pcpi_rd10_in[28]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[28] ),
        .I5(\quotient_reg_n_1_[28] ),
        .O(\pcpi_rd[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[29]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_12 ),
        .I1(pcpi_rd10_in[29]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[29] ),
        .I5(\quotient_reg_n_1_[29] ),
        .O(\pcpi_rd[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[2]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_15 ),
        .I1(pcpi_rd10_in[2]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[2] ),
        .I5(\quotient_reg_n_1_[2] ),
        .O(\pcpi_rd[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[30]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_11 ),
        .I1(pcpi_rd10_in[30]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[30] ),
        .I5(\quotient_reg_n_1_[30] ),
        .O(\pcpi_rd[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[31]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_10 ),
        .I1(pcpi_rd10_in[31]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[31] ),
        .I5(\quotient_reg_n_1_[31] ),
        .O(\pcpi_rd[31]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_10 
       (.I0(\dividend_reg_n_1_[26] ),
        .O(\pcpi_rd[31]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_11 
       (.I0(\dividend_reg_n_1_[25] ),
        .O(\pcpi_rd[31]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_12 
       (.I0(\quotient_reg_n_1_[31] ),
        .O(\pcpi_rd[31]_i_12_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_13 
       (.I0(\quotient_reg_n_1_[30] ),
        .O(\pcpi_rd[31]_i_13_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_14 
       (.I0(\quotient_reg_n_1_[29] ),
        .O(\pcpi_rd[31]_i_14_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_15 
       (.I0(\quotient_reg_n_1_[28] ),
        .O(\pcpi_rd[31]_i_15_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_16 
       (.I0(\quotient_reg_n_1_[27] ),
        .O(\pcpi_rd[31]_i_16_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_17 
       (.I0(\quotient_reg_n_1_[26] ),
        .O(\pcpi_rd[31]_i_17_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_18 
       (.I0(\quotient_reg_n_1_[25] ),
        .O(\pcpi_rd[31]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pcpi_rd[31]_i_4 
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .O(pcpi_rd1));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_5 
       (.I0(\dividend_reg_n_1_[31] ),
        .O(\pcpi_rd[31]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_6 
       (.I0(\dividend_reg_n_1_[30] ),
        .O(\pcpi_rd[31]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_7 
       (.I0(\dividend_reg_n_1_[29] ),
        .O(\pcpi_rd[31]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_8 
       (.I0(\dividend_reg_n_1_[28] ),
        .O(\pcpi_rd[31]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_9 
       (.I0(\dividend_reg_n_1_[27] ),
        .O(\pcpi_rd[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[3]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_14 ),
        .I1(pcpi_rd10_in[3]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[3] ),
        .I5(\quotient_reg_n_1_[3] ),
        .O(\pcpi_rd[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[4]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_13 ),
        .I1(pcpi_rd10_in[4]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[4] ),
        .I5(\quotient_reg_n_1_[4] ),
        .O(\pcpi_rd[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[5]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_12 ),
        .I1(pcpi_rd10_in[5]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[5] ),
        .I5(\quotient_reg_n_1_[5] ),
        .O(\pcpi_rd[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[6]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_11 ),
        .I1(pcpi_rd10_in[6]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[6] ),
        .I5(\quotient_reg_n_1_[6] ),
        .O(\pcpi_rd[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[7]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_10 ),
        .I1(pcpi_rd10_in[7]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[7] ),
        .I5(\quotient_reg_n_1_[7] ),
        .O(\pcpi_rd[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[8]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_9 ),
        .I1(pcpi_rd10_in[8]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[8] ),
        .I5(\quotient_reg_n_1_[8] ),
        .O(\pcpi_rd[8]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_10 
       (.I0(\dividend_reg_n_1_[3] ),
        .O(\pcpi_rd[8]_i_10_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_11 
       (.I0(\dividend_reg_n_1_[2] ),
        .O(\pcpi_rd[8]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_12 
       (.I0(\dividend_reg_n_1_[1] ),
        .O(\pcpi_rd[8]_i_12_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_13 
       (.I0(\quotient_reg_n_1_[0] ),
        .O(\pcpi_rd[8]_i_13_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_14 
       (.I0(\quotient_reg_n_1_[8] ),
        .O(\pcpi_rd[8]_i_14_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_15 
       (.I0(\quotient_reg_n_1_[7] ),
        .O(\pcpi_rd[8]_i_15_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_16 
       (.I0(\quotient_reg_n_1_[6] ),
        .O(\pcpi_rd[8]_i_16_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_17 
       (.I0(\quotient_reg_n_1_[5] ),
        .O(\pcpi_rd[8]_i_17_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_18 
       (.I0(\quotient_reg_n_1_[4] ),
        .O(\pcpi_rd[8]_i_18_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_19 
       (.I0(\quotient_reg_n_1_[3] ),
        .O(\pcpi_rd[8]_i_19_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_20 
       (.I0(\quotient_reg_n_1_[2] ),
        .O(\pcpi_rd[8]_i_20_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_21 
       (.I0(\quotient_reg_n_1_[1] ),
        .O(\pcpi_rd[8]_i_21_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_4 
       (.I0(\dividend_reg_n_1_[0] ),
        .O(\pcpi_rd[8]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_5 
       (.I0(\dividend_reg_n_1_[8] ),
        .O(\pcpi_rd[8]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_6 
       (.I0(\dividend_reg_n_1_[7] ),
        .O(\pcpi_rd[8]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_7 
       (.I0(\dividend_reg_n_1_[6] ),
        .O(\pcpi_rd[8]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_8 
       (.I0(\dividend_reg_n_1_[5] ),
        .O(\pcpi_rd[8]_i_8_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_9 
       (.I0(\dividend_reg_n_1_[4] ),
        .O(\pcpi_rd[8]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[9]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_16 ),
        .I1(pcpi_rd10_in[9]),
        .I2(outsign_reg_n_1),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_1_[9] ),
        .I5(\quotient_reg_n_1_[9] ),
        .O(\pcpi_rd[9]_i_1_n_1 ));
  FDRE \pcpi_rd_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[0]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [0]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[10]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [10]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[11]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [11]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[12]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [12]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[13]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [13]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[14]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [14]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[15]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [15]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[16]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [16]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \pcpi_rd_reg[16]_i_2 
       (.CI(\pcpi_rd_reg[8]_i_2_n_1 ),
        .CI_TOP(GND_2),
        .CO({\pcpi_rd_reg[16]_i_2_n_1 ,\NLW_pcpi_rd_reg[16]_i_2_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[16]_i_2_n_9 ,\pcpi_rd_reg[16]_i_2_n_10 ,\pcpi_rd_reg[16]_i_2_n_11 ,\pcpi_rd_reg[16]_i_2_n_12 ,\pcpi_rd_reg[16]_i_2_n_13 ,\pcpi_rd_reg[16]_i_2_n_14 ,\pcpi_rd_reg[16]_i_2_n_15 ,\pcpi_rd_reg[16]_i_2_n_16 }),
        .S({\pcpi_rd[16]_i_4_n_1 ,\pcpi_rd[16]_i_5_n_1 ,\pcpi_rd[16]_i_6_n_1 ,\pcpi_rd[16]_i_7_n_1 ,\pcpi_rd[16]_i_8_n_1 ,\pcpi_rd[16]_i_9_n_1 ,\pcpi_rd[16]_i_10_n_1 ,\pcpi_rd[16]_i_11_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \pcpi_rd_reg[16]_i_3 
       (.CI(\pcpi_rd_reg[8]_i_3_n_1 ),
        .CI_TOP(GND_2),
        .CO({\pcpi_rd_reg[16]_i_3_n_1 ,\NLW_pcpi_rd_reg[16]_i_3_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[16:9]),
        .S({\pcpi_rd[16]_i_12_n_1 ,\pcpi_rd[16]_i_13_n_1 ,\pcpi_rd[16]_i_14_n_1 ,\pcpi_rd[16]_i_15_n_1 ,\pcpi_rd[16]_i_16_n_1 ,\pcpi_rd[16]_i_17_n_1 ,\pcpi_rd[16]_i_18_n_1 ,\pcpi_rd[16]_i_19_n_1 }));
  FDRE \pcpi_rd_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[17]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [17]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[18]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [18]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[19]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [19]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[1]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [1]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[20]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [20]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[21]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [21]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[22]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [22]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[23]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [23]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[24]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [24]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \pcpi_rd_reg[24]_i_2 
       (.CI(\pcpi_rd_reg[16]_i_2_n_1 ),
        .CI_TOP(GND_2),
        .CO({\pcpi_rd_reg[24]_i_2_n_1 ,\NLW_pcpi_rd_reg[24]_i_2_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[24]_i_2_n_9 ,\pcpi_rd_reg[24]_i_2_n_10 ,\pcpi_rd_reg[24]_i_2_n_11 ,\pcpi_rd_reg[24]_i_2_n_12 ,\pcpi_rd_reg[24]_i_2_n_13 ,\pcpi_rd_reg[24]_i_2_n_14 ,\pcpi_rd_reg[24]_i_2_n_15 ,\pcpi_rd_reg[24]_i_2_n_16 }),
        .S({\pcpi_rd[24]_i_4_n_1 ,\pcpi_rd[24]_i_5_n_1 ,\pcpi_rd[24]_i_6_n_1 ,\pcpi_rd[24]_i_7_n_1 ,\pcpi_rd[24]_i_8_n_1 ,\pcpi_rd[24]_i_9_n_1 ,\pcpi_rd[24]_i_10_n_1 ,\pcpi_rd[24]_i_11_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \pcpi_rd_reg[24]_i_3 
       (.CI(\pcpi_rd_reg[16]_i_3_n_1 ),
        .CI_TOP(GND_2),
        .CO({\pcpi_rd_reg[24]_i_3_n_1 ,\NLW_pcpi_rd_reg[24]_i_3_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[24:17]),
        .S({\pcpi_rd[24]_i_12_n_1 ,\pcpi_rd[24]_i_13_n_1 ,\pcpi_rd[24]_i_14_n_1 ,\pcpi_rd[24]_i_15_n_1 ,\pcpi_rd[24]_i_16_n_1 ,\pcpi_rd[24]_i_17_n_1 ,\pcpi_rd[24]_i_18_n_1 ,\pcpi_rd[24]_i_19_n_1 }));
  FDRE \pcpi_rd_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[25]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [25]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[26]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [26]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[27]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [27]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[28]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [28]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[29]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [29]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[2]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [2]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[30]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [30]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[31]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [31]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY8 \pcpi_rd_reg[31]_i_2 
       (.CI(\pcpi_rd_reg[24]_i_2_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[31]_i_2_n_10 ,\pcpi_rd_reg[31]_i_2_n_11 ,\pcpi_rd_reg[31]_i_2_n_12 ,\pcpi_rd_reg[31]_i_2_n_13 ,\pcpi_rd_reg[31]_i_2_n_14 ,\pcpi_rd_reg[31]_i_2_n_15 ,\pcpi_rd_reg[31]_i_2_n_16 }),
        .S({\pcpi_rd[31]_i_5_n_1 ,\pcpi_rd[31]_i_6_n_1 ,\pcpi_rd[31]_i_7_n_1 ,\pcpi_rd[31]_i_8_n_1 ,\pcpi_rd[31]_i_9_n_1 ,\pcpi_rd[31]_i_10_n_1 ,\pcpi_rd[31]_i_11_n_1 }));
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY8 \pcpi_rd_reg[31]_i_3 
       (.CI(\pcpi_rd_reg[24]_i_3_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[31:25]),
        .S({\pcpi_rd[31]_i_12_n_1 ,\pcpi_rd[31]_i_13_n_1 ,\pcpi_rd[31]_i_14_n_1 ,\pcpi_rd[31]_i_15_n_1 ,\pcpi_rd[31]_i_16_n_1 ,\pcpi_rd[31]_i_17_n_1 ,\pcpi_rd[31]_i_18_n_1 }));
  FDRE \pcpi_rd_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[3]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [3]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[4]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [4]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[5]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [5]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[6]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [6]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[7]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [7]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[8]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [8]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \pcpi_rd_reg[8]_i_2 
       (.CI(\pcpi_rd[8]_i_4_n_1 ),
        .CI_TOP(GND_2),
        .CO({\pcpi_rd_reg[8]_i_2_n_1 ,\NLW_pcpi_rd_reg[8]_i_2_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[8]_i_2_n_9 ,\pcpi_rd_reg[8]_i_2_n_10 ,\pcpi_rd_reg[8]_i_2_n_11 ,\pcpi_rd_reg[8]_i_2_n_12 ,\pcpi_rd_reg[8]_i_2_n_13 ,\pcpi_rd_reg[8]_i_2_n_14 ,\pcpi_rd_reg[8]_i_2_n_15 ,\pcpi_rd_reg[8]_i_2_n_16 }),
        .S({\pcpi_rd[8]_i_5_n_1 ,\pcpi_rd[8]_i_6_n_1 ,\pcpi_rd[8]_i_7_n_1 ,\pcpi_rd[8]_i_8_n_1 ,\pcpi_rd[8]_i_9_n_1 ,\pcpi_rd[8]_i_10_n_1 ,\pcpi_rd[8]_i_11_n_1 ,\pcpi_rd[8]_i_12_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \pcpi_rd_reg[8]_i_3 
       (.CI(\pcpi_rd[8]_i_13_n_1 ),
        .CI_TOP(GND_2),
        .CO({\pcpi_rd_reg[8]_i_3_n_1 ,\NLW_pcpi_rd_reg[8]_i_3_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[8:1]),
        .S({\pcpi_rd[8]_i_14_n_1 ,\pcpi_rd[8]_i_15_n_1 ,\pcpi_rd[8]_i_16_n_1 ,\pcpi_rd[8]_i_17_n_1 ,\pcpi_rd[8]_i_18_n_1 ,\pcpi_rd[8]_i_19_n_1 ,\pcpi_rd[8]_i_20_n_1 ,\pcpi_rd[8]_i_21_n_1 }));
  FDRE \pcpi_rd_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[9]_i_1_n_1 ),
        .Q(\pcpi_rd_reg[31]_0 [9]),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h000D0000)) 
    pcpi_ready_i_1
       (.I0(pcpi_div_wait),
        .I1(pcpi_wait_q),
        .I2(reset_IBUF),
        .I3(boot_reset),
        .I4(\quotient_msk_reg[16]_0 ),
        .O(pcpi_ready_i_1_n_1));
  FDRE pcpi_ready_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(pcpi_ready_i_1_n_1),
        .Q(pcpi_div_ready),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \pcpi_timeout_counter[3]_i_1 
       (.I0(pcpi_div_wait),
        .I1(\pcpi_timeout_counter_reg[3] ),
        .I2(reset_IBUF),
        .I3(boot_reset),
        .O(SS));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    pcpi_wait_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[3]),
        .I2(instr_remu),
        .I3(p_0_in[2]),
        .I4(reset_IBUF),
        .I5(boot_reset),
        .O(pcpi_wait0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h02)) 
    pcpi_wait_q_i_1
       (.I0(pcpi_div_wait),
        .I1(boot_reset),
        .I2(reset_IBUF),
        .O(pcpi_wait_q0));
  FDRE pcpi_wait_q_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(pcpi_wait_q0),
        .Q(pcpi_wait_q),
        .R(\<const0> ));
  FDRE pcpi_wait_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(pcpi_wait0),
        .Q(pcpi_div_wait),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[0]_i_1 
       (.I0(\quotient_reg_n_1_[0] ),
        .I1(\quotient_msk_reg_n_1_[0] ),
        .O(\quotient[0]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[10]_i_1 
       (.I0(\quotient_reg_n_1_[10] ),
        .I1(\quotient_msk_reg_n_1_[10] ),
        .O(\quotient[10]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[11]_i_1 
       (.I0(\quotient_reg_n_1_[11] ),
        .I1(\quotient_msk_reg_n_1_[11] ),
        .O(\quotient[11]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[12]_i_1 
       (.I0(\quotient_reg_n_1_[12] ),
        .I1(\quotient_msk_reg_n_1_[12] ),
        .O(\quotient[12]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[13]_i_1 
       (.I0(\quotient_reg_n_1_[13] ),
        .I1(\quotient_msk_reg_n_1_[13] ),
        .O(\quotient[13]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[14]_i_1 
       (.I0(\quotient_reg_n_1_[14] ),
        .I1(\quotient_msk_reg_n_1_[14] ),
        .O(\quotient[14]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[15]_i_1 
       (.I0(\quotient_reg_n_1_[15] ),
        .I1(\quotient_msk_reg_n_1_[15] ),
        .O(\quotient[15]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[16]_i_1 
       (.I0(\quotient_reg_n_1_[16] ),
        .I1(\quotient_msk_reg_n_1_[16] ),
        .O(\quotient[16]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[17]_i_1 
       (.I0(\quotient_reg_n_1_[17] ),
        .I1(\quotient_msk_reg_n_1_[17] ),
        .O(\quotient[17]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[18]_i_1 
       (.I0(\quotient_reg_n_1_[18] ),
        .I1(\quotient_msk_reg_n_1_[18] ),
        .O(\quotient[18]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[19]_i_1 
       (.I0(\quotient_reg_n_1_[19] ),
        .I1(\quotient_msk_reg_n_1_[19] ),
        .O(\quotient[19]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[1]_i_1 
       (.I0(\quotient_reg_n_1_[1] ),
        .I1(\quotient_msk_reg_n_1_[1] ),
        .O(\quotient[1]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[20]_i_1 
       (.I0(\quotient_reg_n_1_[20] ),
        .I1(\quotient_msk_reg_n_1_[20] ),
        .O(\quotient[20]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[21]_i_1 
       (.I0(\quotient_reg_n_1_[21] ),
        .I1(\quotient_msk_reg_n_1_[21] ),
        .O(\quotient[21]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[22]_i_1 
       (.I0(\quotient_reg_n_1_[22] ),
        .I1(\quotient_msk_reg_n_1_[22] ),
        .O(\quotient[22]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[23]_i_1 
       (.I0(\quotient_reg_n_1_[23] ),
        .I1(\quotient_msk_reg_n_1_[23] ),
        .O(\quotient[23]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[24]_i_1 
       (.I0(\quotient_reg_n_1_[24] ),
        .I1(\quotient_msk_reg_n_1_[24] ),
        .O(\quotient[24]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[25]_i_1 
       (.I0(\quotient_reg_n_1_[25] ),
        .I1(\quotient_msk_reg_n_1_[25] ),
        .O(\quotient[25]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[26]_i_1 
       (.I0(\quotient_reg_n_1_[26] ),
        .I1(\quotient_msk_reg_n_1_[26] ),
        .O(\quotient[26]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[27]_i_1 
       (.I0(\quotient_reg_n_1_[27] ),
        .I1(\quotient_msk_reg_n_1_[27] ),
        .O(\quotient[27]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[28]_i_1 
       (.I0(\quotient_reg_n_1_[28] ),
        .I1(\quotient_msk_reg_n_1_[28] ),
        .O(\quotient[28]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[29]_i_1 
       (.I0(\quotient_reg_n_1_[29] ),
        .I1(\quotient_msk_reg_n_1_[29] ),
        .O(\quotient[29]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[2]_i_1 
       (.I0(\quotient_reg_n_1_[2] ),
        .I1(\quotient_msk_reg_n_1_[2] ),
        .O(\quotient[2]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[30]_i_1 
       (.I0(\quotient_reg_n_1_[30] ),
        .I1(\quotient_msk_reg_n_1_[30] ),
        .O(\quotient[30]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \quotient[31]_i_1 
       (.I0(boot_reset),
        .I1(reset_IBUF),
        .I2(\quotient_msk_reg[16]_0 ),
        .I3(\dividend_reg[31]_i_3_n_1 ),
        .O(quotient));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[31]_i_2 
       (.I0(\quotient_reg_n_1_[31] ),
        .I1(\quotient_msk_reg_n_1_[31] ),
        .O(\quotient[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[3]_i_1 
       (.I0(\quotient_reg_n_1_[3] ),
        .I1(\quotient_msk_reg_n_1_[3] ),
        .O(\quotient[3]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[4]_i_1 
       (.I0(\quotient_reg_n_1_[4] ),
        .I1(\quotient_msk_reg_n_1_[4] ),
        .O(\quotient[4]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[5]_i_1 
       (.I0(\quotient_reg_n_1_[5] ),
        .I1(\quotient_msk_reg_n_1_[5] ),
        .O(\quotient[5]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[6]_i_1 
       (.I0(\quotient_reg_n_1_[6] ),
        .I1(\quotient_msk_reg_n_1_[6] ),
        .O(\quotient[6]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[7]_i_1 
       (.I0(\quotient_reg_n_1_[7] ),
        .I1(\quotient_msk_reg_n_1_[7] ),
        .O(\quotient[7]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[8]_i_1 
       (.I0(\quotient_reg_n_1_[8] ),
        .I1(\quotient_msk_reg_n_1_[8] ),
        .O(\quotient[8]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[9]_i_1 
       (.I0(\quotient_reg_n_1_[9] ),
        .I1(\quotient_msk_reg_n_1_[9] ),
        .O(\quotient[9]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \quotient_msk[31]_i_1 
       (.I0(boot_reset),
        .I1(reset_IBUF),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .O(\quotient_msk[31]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \quotient_msk[31]_i_10 
       (.I0(\quotient_msk_reg_n_1_[3] ),
        .I1(\quotient_msk_reg_n_1_[2] ),
        .I2(\quotient_msk_reg_n_1_[1] ),
        .I3(\quotient_msk_reg_n_1_[0] ),
        .O(\quotient_msk[31]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \quotient_msk[31]_i_3 
       (.I0(\quotient_msk[31]_i_4_n_1 ),
        .I1(\quotient_msk[31]_i_5_n_1 ),
        .I2(\quotient_msk_reg_n_1_[16] ),
        .I3(\quotient_msk_reg_n_1_[17] ),
        .I4(\quotient_msk_reg_n_1_[18] ),
        .I5(\quotient_msk[31]_i_6_n_1 ),
        .O(\quotient_msk_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \quotient_msk[31]_i_4 
       (.I0(\quotient_msk_reg_n_1_[27] ),
        .I1(\quotient_msk_reg_n_1_[28] ),
        .I2(\quotient_msk_reg_n_1_[29] ),
        .I3(\quotient_msk_reg_n_1_[30] ),
        .I4(\quotient_msk_reg_n_1_[31] ),
        .I5(running),
        .O(\quotient_msk[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \quotient_msk[31]_i_5 
       (.I0(\quotient_msk_reg_n_1_[19] ),
        .I1(\quotient_msk_reg_n_1_[20] ),
        .I2(\quotient_msk_reg_n_1_[21] ),
        .I3(\quotient_msk_reg_n_1_[22] ),
        .I4(\quotient_msk[31]_i_7_n_1 ),
        .O(\quotient_msk[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \quotient_msk[31]_i_6 
       (.I0(\quotient_msk[31]_i_8_n_1 ),
        .I1(\quotient_msk_reg_n_1_[15] ),
        .I2(\quotient_msk_reg_n_1_[14] ),
        .I3(\quotient_msk_reg_n_1_[13] ),
        .I4(\quotient_msk_reg_n_1_[12] ),
        .I5(\quotient_msk[31]_i_9_n_1 ),
        .O(\quotient_msk[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \quotient_msk[31]_i_7 
       (.I0(\quotient_msk_reg_n_1_[26] ),
        .I1(\quotient_msk_reg_n_1_[25] ),
        .I2(\quotient_msk_reg_n_1_[24] ),
        .I3(\quotient_msk_reg_n_1_[23] ),
        .O(\quotient_msk[31]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \quotient_msk[31]_i_8 
       (.I0(\quotient_msk_reg_n_1_[11] ),
        .I1(\quotient_msk_reg_n_1_[10] ),
        .I2(\quotient_msk_reg_n_1_[9] ),
        .I3(\quotient_msk_reg_n_1_[8] ),
        .O(\quotient_msk[31]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \quotient_msk[31]_i_9 
       (.I0(\quotient_msk_reg_n_1_[4] ),
        .I1(\quotient_msk_reg_n_1_[5] ),
        .I2(\quotient_msk_reg_n_1_[6] ),
        .I3(\quotient_msk_reg_n_1_[7] ),
        .I4(\quotient_msk[31]_i_10_n_1 ),
        .O(\quotient_msk[31]_i_9_n_1 ));
  FDRE \quotient_msk_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[1] ),
        .Q(\quotient_msk_reg_n_1_[0] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[11] ),
        .Q(\quotient_msk_reg_n_1_[10] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[12] ),
        .Q(\quotient_msk_reg_n_1_[11] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[13] ),
        .Q(\quotient_msk_reg_n_1_[12] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[14] ),
        .Q(\quotient_msk_reg_n_1_[13] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[15] ),
        .Q(\quotient_msk_reg_n_1_[14] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[16] ),
        .Q(\quotient_msk_reg_n_1_[15] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[17] ),
        .Q(\quotient_msk_reg_n_1_[16] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[18] ),
        .Q(\quotient_msk_reg_n_1_[17] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[19] ),
        .Q(\quotient_msk_reg_n_1_[18] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[20] ),
        .Q(\quotient_msk_reg_n_1_[19] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[2] ),
        .Q(\quotient_msk_reg_n_1_[1] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[21] ),
        .Q(\quotient_msk_reg_n_1_[20] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[22] ),
        .Q(\quotient_msk_reg_n_1_[21] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[23] ),
        .Q(\quotient_msk_reg_n_1_[22] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[24] ),
        .Q(\quotient_msk_reg_n_1_[23] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[25] ),
        .Q(\quotient_msk_reg_n_1_[24] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[26] ),
        .Q(\quotient_msk_reg_n_1_[25] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[27] ),
        .Q(\quotient_msk_reg_n_1_[26] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[28] ),
        .Q(\quotient_msk_reg_n_1_[27] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[29] ),
        .Q(\quotient_msk_reg_n_1_[28] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[30] ),
        .Q(\quotient_msk_reg_n_1_[29] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[3] ),
        .Q(\quotient_msk_reg_n_1_[2] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[31] ),
        .Q(\quotient_msk_reg_n_1_[30] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDSE \quotient_msk_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\<const0> ),
        .Q(\quotient_msk_reg_n_1_[31] ),
        .S(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[4] ),
        .Q(\quotient_msk_reg_n_1_[3] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[5] ),
        .Q(\quotient_msk_reg_n_1_[4] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[6] ),
        .Q(\quotient_msk_reg_n_1_[5] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[7] ),
        .Q(\quotient_msk_reg_n_1_[6] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[8] ),
        .Q(\quotient_msk_reg_n_1_[7] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[9] ),
        .Q(\quotient_msk_reg_n_1_[8] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_msk_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\quotient_msk_reg[31]_0 ),
        .D(\quotient_msk_reg_n_1_[10] ),
        .Q(\quotient_msk_reg_n_1_[9] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[0]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[0] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[10]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[10] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[11]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[11] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[12]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[12] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[13]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[13] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[14]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[14] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[15]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[15] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[16]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[16] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[17]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[17] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[18]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[18] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[19]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[19] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[1]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[1] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[20]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[20] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[21]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[21] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[22]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[22] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[23]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[23] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[24]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[24] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[25]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[25] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[26]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[26] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[27]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[27] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[28]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[28] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[29]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[29] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[2]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[2] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[30]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[30] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[31]_i_2_n_1 ),
        .Q(\quotient_reg_n_1_[31] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[3]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[3] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[4]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[4] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[5]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[5] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[6]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[6] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[7]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[7] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[8]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[8] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  FDRE \quotient_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(quotient),
        .D(\quotient[9]_i_1_n_1 ),
        .Q(\quotient_reg_n_1_[9] ),
        .R(\quotient_msk[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    running_i_1
       (.I0(running),
        .I1(\quotient_msk_reg[16]_0 ),
        .I2(pcpi_div_wait),
        .I3(pcpi_wait_q),
        .I4(boot_reset),
        .I5(reset_IBUF),
        .O(running_i_1_n_1));
  FDRE running_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(running_i_1_n_1),
        .Q(running),
        .R(\<const0> ));
endmodule

module picorv32_pcpi_fast_mul
   (E,
    D,
    \cpu_state_reg[0] ,
    \cpu_state_reg[5] ,
    \cpu_state_reg[5]_0 ,
    instr_jalr_reg,
    pcpi_valid13_out,
    \mem_state_reg[1] ,
    is_lui_auipc_jal_reg,
    \active_reg[1]_0 ,
    CO,
    \cpu_state_reg[3] ,
    \cpu_state_reg[1] ,
    mem_do_prefetch_reg,
    mem_do_prefetch_reg_0,
    \decoded_rs1_reg[3] ,
    \decoded_imm_uj_reg[4] ,
    is_slli_srli_srai_reg,
    instr_srli_reg,
    instr_jal_reg,
    instr_rdcycleh_reg,
    instr_xori_reg,
    instr_and_reg,
    sys_clk_BUFG,
    Q,
    DSP_A_B_DATA_INST,
    \reg_op2_reg[0] ,
    boot_reset,
    reset_IBUF,
    \cpu_state_reg[7] ,
    \cpu_state_reg[7]_0 ,
    \cpu_state_reg[7]_1 ,
    decoder_pseudo_trigger_reg,
    decoder_pseudo_trigger_reg_0,
    decoder_pseudo_trigger_reg_1,
    is_lui_auipc_jal,
    is_slli_srli_srai,
    is_jalr_addi_slti_sltiu_xori_ori_andi,
    \active[0]_i_4_0 ,
    \active_reg[0]_0 ,
    \active[0]_i_2_0 ,
    \reg_op2_reg[16] ,
    \reg_out_reg[7] ,
    instr_rdcycle,
    \reg_out_reg[0] ,
    \reg_out_reg[0]_0 ,
    \reg_out[31]_i_2_0 ,
    \reg_op1_reg[16] ,
    S,
    \reg_out_reg[1] ,
    O,
    \reg_out_reg[2] ,
    \reg_out_reg[3] ,
    \reg_out_reg[4] ,
    \reg_out_reg[5] ,
    \reg_out_reg[6] ,
    \reg_out_reg[7]_0 ,
    \reg_out_reg[8] ,
    \reg_out_reg[8]_0 ,
    \reg_out_reg[15] ,
    \reg_out_reg[16] ,
    \reg_out_reg[9] ,
    \reg_out_reg[9]_0 ,
    \reg_out_reg[10] ,
    \reg_out_reg[10]_0 ,
    \reg_out_reg[11] ,
    \reg_out_reg[11]_0 ,
    \reg_out_reg[12] ,
    \reg_out_reg[12]_0 ,
    \reg_out_reg[13] ,
    \reg_out_reg[13]_0 ,
    \reg_out_reg[14] ,
    \reg_out_reg[14]_0 ,
    \reg_out_reg[15]_0 ,
    \reg_out_reg[15]_1 ,
    \reg_out_reg[16]_0 ,
    \reg_out_reg[23] ,
    \reg_out_reg[16]_1 ,
    \reg_out_reg[17] ,
    \reg_out_reg[24] ,
    \reg_out_reg[17]_0 ,
    \reg_out_reg[18] ,
    \reg_out_reg[18]_0 ,
    \reg_out_reg[19] ,
    \reg_out_reg[19]_0 ,
    \reg_out_reg[20] ,
    \reg_out_reg[20]_0 ,
    \reg_out_reg[21] ,
    \reg_out_reg[21]_0 ,
    \reg_out_reg[22] ,
    \reg_out_reg[22]_0 ,
    \reg_out_reg[23]_0 ,
    \reg_out_reg[23]_1 ,
    \reg_out_reg[24]_0 ,
    \reg_out_reg[24]_1 ,
    \reg_out_reg[31] ,
    \reg_out_reg[31]_0 ,
    \reg_out_reg[25] ,
    \reg_out_reg[25]_0 ,
    \reg_out_reg[26] ,
    \reg_out_reg[26]_0 ,
    \reg_out_reg[27] ,
    \reg_out_reg[27]_0 ,
    \reg_out_reg[28] ,
    \reg_out_reg[28]_0 ,
    \reg_out_reg[29] ,
    \reg_out_reg[29]_0 ,
    \reg_out_reg[30] ,
    \reg_out_reg[30]_0 ,
    \reg_out_reg[31]_1 ,
    \reg_out_reg[31]_2 ,
    \reg_op1_reg[0] ,
    \reg_op1_reg[0]_0 ,
    \reg_op1_reg[0]_1 ,
    pcpi_div_ready,
    pcpi_timeout,
    instr_ecall_ebreak,
    reg_op11,
    instr_lui,
    \reg_op1_reg[16]_0 ,
    reg_sh1,
    decoded_imm_uj,
    \reg_op2_reg[16]_0 ,
    instr_rdcycleh,
    instr_slt,
    instr_sltu,
    instr_bge,
    instr_bne,
    instr_jal,
    instr_auipc,
    instr_xori,
    instr_or,
    instr_beq,
    instr_ori,
    DI,
    instr_rdinstr,
    instr_lh,
    instr_add,
    instr_xor,
    instr_lb,
    instr_addi,
    instr_sb,
    instr_sw,
    instr_sh,
    instr_slti,
    instr_blt,
    instr_srli,
    instr_sltiu,
    instr_srl,
    instr_srai,
    instr_lhu,
    instr_lbu,
    instr_lw,
    instr_slli,
    instr_sll,
    instr_and,
    instr_andi,
    instr_bltu,
    instr_bgeu,
    instr_rdinstrh,
    instr_sra,
    decoded_rs1,
    SR);
  output [0:0]E;
  output [16:0]D;
  output [0:0]\cpu_state_reg[0] ;
  output [16:0]\cpu_state_reg[5] ;
  output [0:0]\cpu_state_reg[5]_0 ;
  output instr_jalr_reg;
  output pcpi_valid13_out;
  output \mem_state_reg[1] ;
  output is_lui_auipc_jal_reg;
  output [0:0]\active_reg[1]_0 ;
  output [0:0]CO;
  output [31:0]\cpu_state_reg[3] ;
  output \cpu_state_reg[1] ;
  output mem_do_prefetch_reg;
  output mem_do_prefetch_reg_0;
  output \decoded_rs1_reg[3] ;
  output \decoded_imm_uj_reg[4] ;
  output is_slli_srli_srai_reg;
  output instr_srli_reg;
  output instr_jal_reg;
  output instr_rdcycleh_reg;
  output instr_xori_reg;
  output instr_and_reg;
  input sys_clk_BUFG;
  input [30:0]Q;
  input [14:0]DSP_A_B_DATA_INST;
  input [5:0]\reg_op2_reg[0] ;
  input boot_reset;
  input reset_IBUF;
  input \cpu_state_reg[7] ;
  input \cpu_state_reg[7]_0 ;
  input \cpu_state_reg[7]_1 ;
  input decoder_pseudo_trigger_reg;
  input [1:0]decoder_pseudo_trigger_reg_0;
  input decoder_pseudo_trigger_reg_1;
  input is_lui_auipc_jal;
  input is_slli_srli_srai;
  input is_jalr_addi_slti_sltiu_xori_ori_andi;
  input [14:0]\active[0]_i_4_0 ;
  input \active_reg[0]_0 ;
  input \active[0]_i_2_0 ;
  input [16:0]\reg_op2_reg[16] ;
  input [7:0]\reg_out_reg[7] ;
  input instr_rdcycle;
  input \reg_out_reg[0] ;
  input \reg_out_reg[0]_0 ;
  input [31:0]\reg_out[31]_i_2_0 ;
  input [15:0]\reg_op1_reg[16] ;
  input [6:0]S;
  input \reg_out_reg[1] ;
  input [6:0]O;
  input \reg_out_reg[2] ;
  input \reg_out_reg[3] ;
  input \reg_out_reg[4] ;
  input \reg_out_reg[5] ;
  input \reg_out_reg[6] ;
  input \reg_out_reg[7]_0 ;
  input \reg_out_reg[8] ;
  input \reg_out_reg[8]_0 ;
  input [7:0]\reg_out_reg[15] ;
  input [7:0]\reg_out_reg[16] ;
  input \reg_out_reg[9] ;
  input \reg_out_reg[9]_0 ;
  input \reg_out_reg[10] ;
  input \reg_out_reg[10]_0 ;
  input \reg_out_reg[11] ;
  input \reg_out_reg[11]_0 ;
  input \reg_out_reg[12] ;
  input \reg_out_reg[12]_0 ;
  input \reg_out_reg[13] ;
  input \reg_out_reg[13]_0 ;
  input \reg_out_reg[14] ;
  input \reg_out_reg[14]_0 ;
  input \reg_out_reg[15]_0 ;
  input \reg_out_reg[15]_1 ;
  input \reg_out_reg[16]_0 ;
  input [7:0]\reg_out_reg[23] ;
  input \reg_out_reg[16]_1 ;
  input \reg_out_reg[17] ;
  input [7:0]\reg_out_reg[24] ;
  input \reg_out_reg[17]_0 ;
  input \reg_out_reg[18] ;
  input \reg_out_reg[18]_0 ;
  input \reg_out_reg[19] ;
  input \reg_out_reg[19]_0 ;
  input \reg_out_reg[20] ;
  input \reg_out_reg[20]_0 ;
  input \reg_out_reg[21] ;
  input \reg_out_reg[21]_0 ;
  input \reg_out_reg[22] ;
  input \reg_out_reg[22]_0 ;
  input \reg_out_reg[23]_0 ;
  input \reg_out_reg[23]_1 ;
  input \reg_out_reg[24]_0 ;
  input \reg_out_reg[24]_1 ;
  input [7:0]\reg_out_reg[31] ;
  input [6:0]\reg_out_reg[31]_0 ;
  input \reg_out_reg[25] ;
  input \reg_out_reg[25]_0 ;
  input \reg_out_reg[26] ;
  input \reg_out_reg[26]_0 ;
  input \reg_out_reg[27] ;
  input \reg_out_reg[27]_0 ;
  input \reg_out_reg[28] ;
  input \reg_out_reg[28]_0 ;
  input \reg_out_reg[29] ;
  input \reg_out_reg[29]_0 ;
  input \reg_out_reg[30] ;
  input \reg_out_reg[30]_0 ;
  input \reg_out_reg[31]_1 ;
  input \reg_out_reg[31]_2 ;
  input \reg_op1_reg[0] ;
  input \reg_op1_reg[0]_0 ;
  input \reg_op1_reg[0]_1 ;
  input pcpi_div_ready;
  input pcpi_timeout;
  input instr_ecall_ebreak;
  input [16:0]reg_op11;
  input instr_lui;
  input [0:0]\reg_op1_reg[16]_0 ;
  input [16:0]reg_sh1;
  input [4:0]decoded_imm_uj;
  input \reg_op2_reg[16]_0 ;
  input instr_rdcycleh;
  input instr_slt;
  input instr_sltu;
  input instr_bge;
  input instr_bne;
  input instr_jal;
  input instr_auipc;
  input instr_xori;
  input instr_or;
  input instr_beq;
  input instr_ori;
  input [0:0]DI;
  input instr_rdinstr;
  input instr_lh;
  input instr_add;
  input instr_xor;
  input instr_lb;
  input instr_addi;
  input instr_sb;
  input instr_sw;
  input instr_sh;
  input instr_slti;
  input instr_blt;
  input instr_srli;
  input instr_sltiu;
  input instr_srl;
  input instr_srai;
  input instr_lhu;
  input instr_lbu;
  input instr_lw;
  input instr_slli;
  input instr_sll;
  input instr_and;
  input instr_andi;
  input instr_bltu;
  input instr_bgeu;
  input instr_rdinstrh;
  input instr_sra;
  input [4:0]decoded_rs1;
  input [0:0]SR;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [16:0]D;
  wire [0:0]DI;
  wire [14:0]DSP_A_B_DATA_INST;
  wire [0:0]E;
  wire GND_2;
  wire [6:0]O;
  wire [30:0]Q;
  wire [6:0]S;
  wire [0:0]SR;
  wire [0:0]active;
  wire \active[0]_i_2_0 ;
  wire [14:0]\active[0]_i_4_0 ;
  wire \active[0]_i_6_n_1 ;
  wire \active_reg[0]_0 ;
  wire [0:0]\active_reg[1]_0 ;
  wire boot_reset;
  wire [0:0]\cpu_state_reg[0] ;
  wire \cpu_state_reg[1] ;
  wire [31:0]\cpu_state_reg[3] ;
  wire [16:0]\cpu_state_reg[5] ;
  wire [0:0]\cpu_state_reg[5]_0 ;
  wire \cpu_state_reg[7] ;
  wire \cpu_state_reg[7]_0 ;
  wire \cpu_state_reg[7]_1 ;
  wire [4:0]decoded_imm_uj;
  wire \decoded_imm_uj_reg[4] ;
  wire [4:0]decoded_rs1;
  wire \decoded_rs1_reg[3] ;
  wire decoder_pseudo_trigger_reg;
  wire [1:0]decoder_pseudo_trigger_reg_0;
  wire decoder_pseudo_trigger_reg_1;
  wire instr_add;
  wire instr_addi;
  wire instr_and;
  wire instr_and_reg;
  wire instr_andi;
  wire instr_any_mulh;
  wire instr_auipc;
  wire instr_beq;
  wire instr_bge;
  wire instr_bgeu;
  wire instr_blt;
  wire instr_bltu;
  wire instr_bne;
  wire instr_ecall_ebreak;
  wire instr_jal;
  wire instr_jal_i_6_n_1;
  wire instr_jal_reg;
  wire instr_jalr_reg;
  wire instr_lb;
  wire instr_lbu;
  wire instr_lh;
  wire instr_lhu;
  wire instr_lui;
  wire instr_lw;
  wire instr_mulh1;
  wire instr_or;
  wire instr_ori;
  wire instr_rdcycle;
  wire instr_rdcycleh;
  wire instr_rdcycleh_reg;
  wire instr_rdinstr;
  wire instr_rdinstrh;
  wire instr_sb;
  wire instr_sh;
  wire instr_sll;
  wire instr_slli;
  wire instr_slt;
  wire instr_slti;
  wire instr_sltiu;
  wire instr_sltu;
  wire instr_sra;
  wire instr_srai;
  wire instr_srl;
  wire instr_srli;
  wire instr_srli_reg;
  wire instr_sw;
  wire instr_xor;
  wire instr_xori;
  wire instr_xori_reg;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi;
  wire is_lui_auipc_jal;
  wire is_lui_auipc_jal_reg;
  wire is_slli_srli_srai;
  wire is_slli_srli_srai_reg;
  wire mem_do_prefetch_reg;
  wire mem_do_prefetch_reg_0;
  wire \mem_state_reg[1] ;
  wire pcpi_div_ready;
  wire pcpi_insn_valid0;
  wire pcpi_insn_valid1;
  wire pcpi_timeout;
  wire pcpi_valid13_out;
  wire rd0__0_i_19_n_1;
  wire rd0__0_i_22_n_1;
  wire rd0__0_i_24_n_1;
  wire rd0__0_i_25_n_10;
  wire rd0__0_i_25_n_11;
  wire rd0__0_i_25_n_12;
  wire rd0__0_i_25_n_13;
  wire rd0__0_i_25_n_14;
  wire rd0__0_i_25_n_15;
  wire rd0__0_i_25_n_16;
  wire rd0__0_i_25_n_9;
  wire rd0__0_i_26_n_1;
  wire rd0__0_i_27_n_1;
  wire rd0__0_i_28_n_1;
  wire rd0__0_i_29_n_1;
  wire rd0__0_i_30_n_1;
  wire rd0__0_i_31_n_1;
  wire rd0__0_i_32_n_1;
  wire rd0__0_i_33_n_1;
  wire rd0__0_i_34_n_1;
  wire rd0__0_i_34_n_10;
  wire rd0__0_i_34_n_11;
  wire rd0__0_i_34_n_12;
  wire rd0__0_i_34_n_13;
  wire rd0__0_i_34_n_14;
  wire rd0__0_i_34_n_15;
  wire rd0__0_i_34_n_16;
  wire rd0__0_i_34_n_9;
  wire rd0__0_i_35_n_1;
  wire rd0__0_i_36_n_1;
  wire rd0__0_i_37_n_1;
  wire rd0__0_i_38_n_1;
  wire rd0__0_i_39_n_1;
  wire rd0__0_i_40_n_1;
  wire rd0__0_i_50_n_1;
  wire rd0__0_i_51_n_1;
  wire rd0__0_i_52_n_1;
  wire rd0__0_i_53_n_1;
  wire rd0__0_i_54_n_1;
  wire rd0__0_i_55_n_1;
  wire rd0__0_i_56_n_1;
  wire rd0__0_i_57_n_1;
  wire rd0__0_i_58_n_1;
  wire rd0__0_i_59_n_1;
  wire rd0__0_i_60_n_1;
  wire rd0__0_i_61_n_1;
  wire rd0__0_i_62_n_1;
  wire rd0__0_i_63_n_1;
  wire rd0__0_i_64_n_1;
  wire rd0__0_i_65_n_1;
  wire rd0__0_n_100;
  wire rd0__0_n_101;
  wire rd0__0_n_102;
  wire rd0__0_n_103;
  wire rd0__0_n_104;
  wire rd0__0_n_105;
  wire rd0__0_n_106;
  wire rd0__0_n_107;
  wire rd0__0_n_108;
  wire rd0__0_n_109;
  wire rd0__0_n_110;
  wire rd0__0_n_111;
  wire rd0__0_n_112;
  wire rd0__0_n_113;
  wire rd0__0_n_114;
  wire rd0__0_n_115;
  wire rd0__0_n_116;
  wire rd0__0_n_117;
  wire rd0__0_n_118;
  wire rd0__0_n_119;
  wire rd0__0_n_120;
  wire rd0__0_n_121;
  wire rd0__0_n_122;
  wire rd0__0_n_123;
  wire rd0__0_n_124;
  wire rd0__0_n_125;
  wire rd0__0_n_126;
  wire rd0__0_n_127;
  wire rd0__0_n_128;
  wire rd0__0_n_129;
  wire rd0__0_n_130;
  wire rd0__0_n_131;
  wire rd0__0_n_132;
  wire rd0__0_n_133;
  wire rd0__0_n_134;
  wire rd0__0_n_135;
  wire rd0__0_n_136;
  wire rd0__0_n_137;
  wire rd0__0_n_138;
  wire rd0__0_n_139;
  wire rd0__0_n_140;
  wire rd0__0_n_141;
  wire rd0__0_n_142;
  wire rd0__0_n_143;
  wire rd0__0_n_144;
  wire rd0__0_n_145;
  wire rd0__0_n_146;
  wire rd0__0_n_147;
  wire rd0__0_n_148;
  wire rd0__0_n_149;
  wire rd0__0_n_150;
  wire rd0__0_n_151;
  wire rd0__0_n_152;
  wire rd0__0_n_153;
  wire rd0__0_n_154;
  wire rd0__0_n_90;
  wire rd0__0_n_91;
  wire rd0__0_n_92;
  wire rd0__0_n_93;
  wire rd0__0_n_94;
  wire rd0__0_n_95;
  wire rd0__0_n_96;
  wire rd0__0_n_97;
  wire rd0__0_n_98;
  wire rd0__0_n_99;
  wire rd0_i_25_n_1;
  wire rd0_i_26_n_1;
  wire rd0_i_27_n_1;
  wire rd0_i_28_n_1;
  wire rd0_i_29_n_1;
  wire rd0_i_2_n_1;
  wire rd0_i_33_n_1;
  wire rd0_i_34_n_1;
  wire rd0_i_35_n_1;
  wire rd0_i_36_n_1;
  wire rd0_i_37_n_1;
  wire rd0_n_100;
  wire rd0_n_101;
  wire rd0_n_102;
  wire rd0_n_103;
  wire rd0_n_104;
  wire rd0_n_105;
  wire rd0_n_106;
  wire rd0_n_107;
  wire rd0_n_108;
  wire rd0_n_109;
  wire rd0_n_110;
  wire rd0_n_111;
  wire rd0_n_112;
  wire rd0_n_113;
  wire rd0_n_114;
  wire rd0_n_115;
  wire rd0_n_116;
  wire rd0_n_117;
  wire rd0_n_118;
  wire rd0_n_119;
  wire rd0_n_120;
  wire rd0_n_121;
  wire rd0_n_122;
  wire rd0_n_123;
  wire rd0_n_124;
  wire rd0_n_125;
  wire rd0_n_126;
  wire rd0_n_127;
  wire rd0_n_128;
  wire rd0_n_129;
  wire rd0_n_130;
  wire rd0_n_131;
  wire rd0_n_132;
  wire rd0_n_133;
  wire rd0_n_134;
  wire rd0_n_135;
  wire rd0_n_136;
  wire rd0_n_137;
  wire rd0_n_138;
  wire rd0_n_139;
  wire rd0_n_140;
  wire rd0_n_141;
  wire rd0_n_142;
  wire rd0_n_143;
  wire rd0_n_144;
  wire rd0_n_145;
  wire rd0_n_146;
  wire rd0_n_147;
  wire rd0_n_148;
  wire rd0_n_149;
  wire rd0_n_150;
  wire rd0_n_151;
  wire rd0_n_152;
  wire rd0_n_153;
  wire rd0_n_154;
  wire rd0_n_90;
  wire rd0_n_91;
  wire rd0_n_92;
  wire rd0_n_93;
  wire rd0_n_94;
  wire rd0_n_95;
  wire rd0_n_96;
  wire rd0_n_97;
  wire rd0_n_98;
  wire rd0_n_99;
  wire \rd_reg[0]__0_n_1 ;
  wire \rd_reg[10]__0_n_1 ;
  wire \rd_reg[11]__0_n_1 ;
  wire \rd_reg[12]__0_n_1 ;
  wire \rd_reg[13]__0_n_1 ;
  wire \rd_reg[14]__0_n_1 ;
  wire \rd_reg[15]__0_n_1 ;
  wire \rd_reg[16]__0_n_1 ;
  wire \rd_reg[1]__0_n_1 ;
  wire \rd_reg[2]__0_n_1 ;
  wire \rd_reg[3]__0_n_1 ;
  wire \rd_reg[4]__0_n_1 ;
  wire \rd_reg[5]__0_n_1 ;
  wire \rd_reg[6]__0_n_1 ;
  wire \rd_reg[7]__0_n_1 ;
  wire \rd_reg[8]__0_n_1 ;
  wire \rd_reg[9]__0_n_1 ;
  wire rd_reg__0_n_100;
  wire rd_reg__0_n_101;
  wire rd_reg__0_n_102;
  wire rd_reg__0_n_103;
  wire rd_reg__0_n_104;
  wire rd_reg__0_n_105;
  wire rd_reg__0_n_106;
  wire rd_reg__0_n_60;
  wire rd_reg__0_n_61;
  wire rd_reg__0_n_62;
  wire rd_reg__0_n_63;
  wire rd_reg__0_n_64;
  wire rd_reg__0_n_65;
  wire rd_reg__0_n_66;
  wire rd_reg__0_n_67;
  wire rd_reg__0_n_68;
  wire rd_reg__0_n_69;
  wire rd_reg__0_n_70;
  wire rd_reg__0_n_71;
  wire rd_reg__0_n_72;
  wire rd_reg__0_n_73;
  wire rd_reg__0_n_74;
  wire rd_reg__0_n_75;
  wire rd_reg__0_n_76;
  wire rd_reg__0_n_77;
  wire rd_reg__0_n_78;
  wire rd_reg__0_n_79;
  wire rd_reg__0_n_80;
  wire rd_reg__0_n_81;
  wire rd_reg__0_n_82;
  wire rd_reg__0_n_83;
  wire rd_reg__0_n_84;
  wire rd_reg__0_n_85;
  wire rd_reg__0_n_86;
  wire rd_reg__0_n_87;
  wire rd_reg__0_n_88;
  wire rd_reg__0_n_89;
  wire rd_reg__0_n_90;
  wire rd_reg__0_n_91;
  wire rd_reg__0_n_92;
  wire rd_reg__0_n_93;
  wire rd_reg__0_n_94;
  wire rd_reg__0_n_95;
  wire rd_reg__0_n_96;
  wire rd_reg__0_n_97;
  wire rd_reg__0_n_98;
  wire rd_reg__0_n_99;
  wire [63:16]rd_reg__1;
  wire rd_reg_i_1_n_1;
  wire rd_reg_n_100;
  wire rd_reg_n_101;
  wire rd_reg_n_102;
  wire rd_reg_n_103;
  wire rd_reg_n_104;
  wire rd_reg_n_105;
  wire rd_reg_n_106;
  wire \rd_reg_n_1_[0] ;
  wire \rd_reg_n_1_[10] ;
  wire \rd_reg_n_1_[11] ;
  wire \rd_reg_n_1_[12] ;
  wire \rd_reg_n_1_[13] ;
  wire \rd_reg_n_1_[14] ;
  wire \rd_reg_n_1_[15] ;
  wire \rd_reg_n_1_[16] ;
  wire \rd_reg_n_1_[1] ;
  wire \rd_reg_n_1_[2] ;
  wire \rd_reg_n_1_[3] ;
  wire \rd_reg_n_1_[4] ;
  wire \rd_reg_n_1_[5] ;
  wire \rd_reg_n_1_[6] ;
  wire \rd_reg_n_1_[7] ;
  wire \rd_reg_n_1_[8] ;
  wire \rd_reg_n_1_[9] ;
  wire rd_reg_n_77;
  wire rd_reg_n_78;
  wire rd_reg_n_79;
  wire rd_reg_n_80;
  wire rd_reg_n_81;
  wire rd_reg_n_82;
  wire rd_reg_n_83;
  wire rd_reg_n_84;
  wire rd_reg_n_85;
  wire rd_reg_n_86;
  wire rd_reg_n_87;
  wire rd_reg_n_88;
  wire rd_reg_n_89;
  wire rd_reg_n_90;
  wire rd_reg_n_91;
  wire rd_reg_n_92;
  wire rd_reg_n_93;
  wire rd_reg_n_94;
  wire rd_reg_n_95;
  wire rd_reg_n_96;
  wire rd_reg_n_97;
  wire rd_reg_n_98;
  wire rd_reg_n_99;
  wire [16:0]reg_op11;
  wire \reg_op1_reg[0] ;
  wire \reg_op1_reg[0]_0 ;
  wire \reg_op1_reg[0]_1 ;
  wire [15:0]\reg_op1_reg[16] ;
  wire [0:0]\reg_op1_reg[16]_0 ;
  wire [5:0]\reg_op2_reg[0] ;
  wire [16:0]\reg_op2_reg[16] ;
  wire \reg_op2_reg[16]_0 ;
  wire \reg_out[0]_i_2_n_1 ;
  wire \reg_out[0]_i_3_n_1 ;
  wire \reg_out[10]_i_2_n_1 ;
  wire \reg_out[10]_i_5_n_1 ;
  wire \reg_out[11]_i_2_n_1 ;
  wire \reg_out[11]_i_4_n_1 ;
  wire \reg_out[12]_i_2_n_1 ;
  wire \reg_out[12]_i_5_n_1 ;
  wire \reg_out[13]_i_2_n_1 ;
  wire \reg_out[13]_i_4_n_1 ;
  wire \reg_out[14]_i_2_n_1 ;
  wire \reg_out[14]_i_5_n_1 ;
  wire \reg_out[15]_i_10_n_1 ;
  wire \reg_out[15]_i_11_n_1 ;
  wire \reg_out[15]_i_12_n_1 ;
  wire \reg_out[15]_i_13_n_1 ;
  wire \reg_out[15]_i_14_n_1 ;
  wire \reg_out[15]_i_2_n_1 ;
  wire \reg_out[15]_i_5_n_1 ;
  wire \reg_out[15]_i_7_n_1 ;
  wire \reg_out[15]_i_8_n_1 ;
  wire \reg_out[15]_i_9_n_1 ;
  wire \reg_out[16]_i_2_n_1 ;
  wire \reg_out[16]_i_5_n_1 ;
  wire \reg_out[17]_i_2_n_1 ;
  wire \reg_out[17]_i_4_n_1 ;
  wire \reg_out[18]_i_2_n_1 ;
  wire \reg_out[18]_i_5_n_1 ;
  wire \reg_out[19]_i_2_n_1 ;
  wire \reg_out[19]_i_5_n_1 ;
  wire \reg_out[1]_i_2_n_1 ;
  wire \reg_out[1]_i_3_n_1 ;
  wire \reg_out[20]_i_2_n_1 ;
  wire \reg_out[20]_i_4_n_1 ;
  wire \reg_out[21]_i_2_n_1 ;
  wire \reg_out[21]_i_4_n_1 ;
  wire \reg_out[22]_i_2_n_1 ;
  wire \reg_out[22]_i_5_n_1 ;
  wire \reg_out[23]_i_10_n_1 ;
  wire \reg_out[23]_i_11_n_1 ;
  wire \reg_out[23]_i_12_n_1 ;
  wire \reg_out[23]_i_13_n_1 ;
  wire \reg_out[23]_i_14_n_1 ;
  wire \reg_out[23]_i_15_n_1 ;
  wire \reg_out[23]_i_16_n_1 ;
  wire \reg_out[23]_i_17_n_1 ;
  wire \reg_out[23]_i_18_n_1 ;
  wire \reg_out[23]_i_19_n_1 ;
  wire \reg_out[23]_i_20_n_1 ;
  wire \reg_out[23]_i_21_n_1 ;
  wire \reg_out[23]_i_22_n_1 ;
  wire \reg_out[23]_i_2_n_1 ;
  wire \reg_out[23]_i_4_n_1 ;
  wire \reg_out[23]_i_8_n_1 ;
  wire \reg_out[23]_i_9_n_1 ;
  wire \reg_out[24]_i_2_n_1 ;
  wire \reg_out[24]_i_6_n_1 ;
  wire \reg_out[25]_i_2_n_1 ;
  wire \reg_out[25]_i_4_n_1 ;
  wire \reg_out[26]_i_2_n_1 ;
  wire \reg_out[26]_i_5_n_1 ;
  wire \reg_out[27]_i_2_n_1 ;
  wire \reg_out[27]_i_5_n_1 ;
  wire \reg_out[28]_i_2_n_1 ;
  wire \reg_out[28]_i_5_n_1 ;
  wire \reg_out[29]_i_2_n_1 ;
  wire \reg_out[29]_i_4_n_1 ;
  wire \reg_out[2]_i_2_n_1 ;
  wire \reg_out[2]_i_4_n_1 ;
  wire \reg_out[30]_i_2_n_1 ;
  wire \reg_out[30]_i_4_n_1 ;
  wire \reg_out[31]_i_16_n_1 ;
  wire \reg_out[31]_i_17_n_1 ;
  wire \reg_out[31]_i_18_n_1 ;
  wire \reg_out[31]_i_19_n_1 ;
  wire \reg_out[31]_i_20_n_1 ;
  wire \reg_out[31]_i_21_n_1 ;
  wire \reg_out[31]_i_22_n_1 ;
  wire \reg_out[31]_i_23_n_1 ;
  wire \reg_out[31]_i_24_n_1 ;
  wire \reg_out[31]_i_25_n_1 ;
  wire \reg_out[31]_i_26_n_1 ;
  wire \reg_out[31]_i_27_n_1 ;
  wire \reg_out[31]_i_28_n_1 ;
  wire \reg_out[31]_i_29_n_1 ;
  wire [31:0]\reg_out[31]_i_2_0 ;
  wire \reg_out[31]_i_2_n_1 ;
  wire \reg_out[31]_i_30_n_1 ;
  wire \reg_out[31]_i_31_n_1 ;
  wire \reg_out[31]_i_5_n_1 ;
  wire \reg_out[3]_i_2_n_1 ;
  wire \reg_out[3]_i_3_n_1 ;
  wire \reg_out[4]_i_2_n_1 ;
  wire \reg_out[4]_i_3_n_1 ;
  wire \reg_out[5]_i_2_n_1 ;
  wire \reg_out[5]_i_3_n_1 ;
  wire \reg_out[6]_i_2_n_1 ;
  wire \reg_out[6]_i_3_n_1 ;
  wire \reg_out[7]_i_10_n_1 ;
  wire \reg_out[7]_i_11_n_1 ;
  wire \reg_out[7]_i_12_n_1 ;
  wire \reg_out[7]_i_13_n_1 ;
  wire \reg_out[7]_i_2_n_1 ;
  wire \reg_out[7]_i_4_n_1 ;
  wire \reg_out[7]_i_6_n_1 ;
  wire \reg_out[7]_i_7_n_1 ;
  wire \reg_out[7]_i_8_n_1 ;
  wire \reg_out[7]_i_9_n_1 ;
  wire \reg_out[8]_i_2_n_1 ;
  wire \reg_out[8]_i_6_n_1 ;
  wire \reg_out[9]_i_2_n_1 ;
  wire \reg_out[9]_i_5_n_1 ;
  wire \reg_out_reg[0] ;
  wire \reg_out_reg[0]_0 ;
  wire \reg_out_reg[10] ;
  wire \reg_out_reg[10]_0 ;
  wire \reg_out_reg[11] ;
  wire \reg_out_reg[11]_0 ;
  wire \reg_out_reg[12] ;
  wire \reg_out_reg[12]_0 ;
  wire \reg_out_reg[13] ;
  wire \reg_out_reg[13]_0 ;
  wire \reg_out_reg[14] ;
  wire \reg_out_reg[14]_0 ;
  wire [7:0]\reg_out_reg[15] ;
  wire \reg_out_reg[15]_0 ;
  wire \reg_out_reg[15]_1 ;
  wire \reg_out_reg[15]_i_6_n_1 ;
  wire [7:0]\reg_out_reg[16] ;
  wire \reg_out_reg[16]_0 ;
  wire \reg_out_reg[16]_1 ;
  wire \reg_out_reg[17] ;
  wire \reg_out_reg[17]_0 ;
  wire \reg_out_reg[18] ;
  wire \reg_out_reg[18]_0 ;
  wire \reg_out_reg[19] ;
  wire \reg_out_reg[19]_0 ;
  wire \reg_out_reg[1] ;
  wire \reg_out_reg[20] ;
  wire \reg_out_reg[20]_0 ;
  wire \reg_out_reg[21] ;
  wire \reg_out_reg[21]_0 ;
  wire \reg_out_reg[22] ;
  wire \reg_out_reg[22]_0 ;
  wire [7:0]\reg_out_reg[23] ;
  wire \reg_out_reg[23]_0 ;
  wire \reg_out_reg[23]_1 ;
  wire \reg_out_reg[23]_i_6_n_1 ;
  wire \reg_out_reg[23]_i_7_n_1 ;
  wire [7:0]\reg_out_reg[24] ;
  wire \reg_out_reg[24]_0 ;
  wire \reg_out_reg[24]_1 ;
  wire \reg_out_reg[25] ;
  wire \reg_out_reg[25]_0 ;
  wire \reg_out_reg[26] ;
  wire \reg_out_reg[26]_0 ;
  wire \reg_out_reg[27] ;
  wire \reg_out_reg[27]_0 ;
  wire \reg_out_reg[28] ;
  wire \reg_out_reg[28]_0 ;
  wire \reg_out_reg[29] ;
  wire \reg_out_reg[29]_0 ;
  wire \reg_out_reg[2] ;
  wire \reg_out_reg[30] ;
  wire \reg_out_reg[30]_0 ;
  wire [7:0]\reg_out_reg[31] ;
  wire [6:0]\reg_out_reg[31]_0 ;
  wire \reg_out_reg[31]_1 ;
  wire \reg_out_reg[31]_2 ;
  wire \reg_out_reg[31]_i_15_n_1 ;
  wire \reg_out_reg[3] ;
  wire \reg_out_reg[4] ;
  wire \reg_out_reg[5] ;
  wire \reg_out_reg[6] ;
  wire [7:0]\reg_out_reg[7] ;
  wire \reg_out_reg[7]_0 ;
  wire \reg_out_reg[7]_i_5_n_1 ;
  wire \reg_out_reg[8] ;
  wire \reg_out_reg[8]_0 ;
  wire \reg_out_reg[9] ;
  wire \reg_out_reg[9]_0 ;
  wire [16:0]reg_sh1;
  wire reset_IBUF;
  wire rs10;
  wire shift_out;
  wire sys_clk_BUFG;
  wire [7:0]NLW_rd0__0_i_25_CO_UNCONNECTED;
  wire [7:0]NLW_rd0__0_i_34_CO_UNCONNECTED;
  wire [7:0]\NLW_reg_out_reg[15]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_reg_out_reg[23]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_reg_out_reg[23]_i_7_CO_UNCONNECTED ;
  wire [7:0]\NLW_reg_out_reg[31]_i_15_CO_UNCONNECTED ;
  wire [7:0]\NLW_reg_out_reg[7]_i_5_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'h0004)) 
    \active[0]_i_1 
       (.I0(\active[0]_i_4_0 [7]),
        .I1(instr_mulh1),
        .I2(\active_reg[1]_0 ),
        .I3(active),
        .O(rs10));
  LUT5 #(
    .INIT(32'h02000000)) 
    \active[0]_i_2 
       (.I0(\active_reg[0]_0 ),
        .I1(reset_IBUF),
        .I2(boot_reset),
        .I3(pcpi_insn_valid1),
        .I4(pcpi_insn_valid0),
        .O(instr_mulh1));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \active[0]_i_3 
       (.I0(\active[0]_i_4_0 [4]),
        .I1(\active[0]_i_4_0 [0]),
        .I2(\active[0]_i_4_0 [1]),
        .I3(\active[0]_i_2_0 ),
        .I4(\active[0]_i_4_0 [3]),
        .I5(\active[0]_i_4_0 [2]),
        .O(pcpi_insn_valid1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \active[0]_i_4 
       (.I0(\active[0]_i_6_n_1 ),
        .I1(\active[0]_i_4_0 [8]),
        .I2(\active[0]_i_4_0 [10]),
        .I3(\active[0]_i_4_0 [9]),
        .I4(\active[0]_i_4_0 [12]),
        .I5(\active[0]_i_4_0 [11]),
        .O(pcpi_insn_valid0));
  LUT2 #(
    .INIT(4'h1)) 
    \active[0]_i_6 
       (.I0(\active[0]_i_4_0 [13]),
        .I1(\active[0]_i_4_0 [14]),
        .O(\active[0]_i_6_n_1 ));
  FDRE \active_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rs10),
        .Q(active),
        .R(SR));
  FDRE \active_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(active),
        .Q(\active_reg[1]_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    \alu_out_q[31]_i_17 
       (.I0(instr_and),
        .I1(instr_andi),
        .O(instr_and_reg));
  LUT6 #(
    .INIT(64'hFF2A0000FFFFFFFF)) 
    \cpu_state[7]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(pcpi_valid13_out),
        .I3(\cpu_state_reg[7] ),
        .I4(\cpu_state_reg[7]_0 ),
        .I5(\cpu_state_reg[7]_1 ),
        .O(\cpu_state_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cpu_state[7]_i_5 
       (.I0(\active_reg[1]_0 ),
        .I1(pcpi_div_ready),
        .I2(pcpi_timeout),
        .I3(instr_ecall_ebreak),
        .O(pcpi_valid13_out));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h077F777FFFFFFFFF)) 
    instr_jal_i_3
       (.I0(instr_jal_i_6_n_1),
        .I1(decoder_pseudo_trigger_reg),
        .I2(decoder_pseudo_trigger_reg_0[1]),
        .I3(decoder_pseudo_trigger_reg_0[0]),
        .I4(decoder_pseudo_trigger_reg_1),
        .I5(\cpu_state_reg[7]_1 ),
        .O(\mem_state_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_jal_i_6
       (.I0(\reg_op1_reg[0]_1 ),
        .I1(\reg_op1_reg[0]_0 ),
        .I2(decoder_pseudo_trigger_reg_1),
        .O(instr_jal_i_6_n_1));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lui_auipc_jal_i_1
       (.I0(instr_jal),
        .I1(instr_auipc),
        .I2(instr_lui),
        .O(instr_jal_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    rd0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,D}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,Q[30:16]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(E),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(sys_clk_BUFG),
        .D({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd0_n_90,rd0_n_91,rd0_n_92,rd0_n_93,rd0_n_94,rd0_n_95,rd0_n_96,rd0_n_97,rd0_n_98,rd0_n_99,rd0_n_100,rd0_n_101,rd0_n_102,rd0_n_103,rd0_n_104,rd0_n_105,rd0_n_106}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCOUT({rd0_n_107,rd0_n_108,rd0_n_109,rd0_n_110,rd0_n_111,rd0_n_112,rd0_n_113,rd0_n_114,rd0_n_115,rd0_n_116,rd0_n_117,rd0_n_118,rd0_n_119,rd0_n_120,rd0_n_121,rd0_n_122,rd0_n_123,rd0_n_124,rd0_n_125,rd0_n_126,rd0_n_127,rd0_n_128,rd0_n_129,rd0_n_130,rd0_n_131,rd0_n_132,rd0_n_133,rd0_n_134,rd0_n_135,rd0_n_136,rd0_n_137,rd0_n_138,rd0_n_139,rd0_n_140,rd0_n_141,rd0_n_142,rd0_n_143,rd0_n_144,rd0_n_145,rd0_n_146,rd0_n_147,rd0_n_148,rd0_n_149,rd0_n_150,rd0_n_151,rd0_n_152,rd0_n_153,rd0_n_154}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    rd0__0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\cpu_state_reg[5] }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\<const0> ,D}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\cpu_state_reg[0] ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(E),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(sys_clk_BUFG),
        .D({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd0__0_n_90,rd0__0_n_91,rd0__0_n_92,rd0__0_n_93,rd0__0_n_94,rd0__0_n_95,rd0__0_n_96,rd0__0_n_97,rd0__0_n_98,rd0__0_n_99,rd0__0_n_100,rd0__0_n_101,rd0__0_n_102,rd0__0_n_103,rd0__0_n_104,rd0__0_n_105,rd0__0_n_106}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCOUT({rd0__0_n_107,rd0__0_n_108,rd0__0_n_109,rd0__0_n_110,rd0__0_n_111,rd0__0_n_112,rd0__0_n_113,rd0__0_n_114,rd0__0_n_115,rd0__0_n_116,rd0__0_n_117,rd0__0_n_118,rd0__0_n_119,rd0__0_n_120,rd0__0_n_121,rd0__0_n_122,rd0__0_n_123,rd0__0_n_124,rd0__0_n_125,rd0__0_n_126,rd0__0_n_127,rd0__0_n_128,rd0__0_n_129,rd0__0_n_130,rd0__0_n_131,rd0__0_n_132,rd0__0_n_133,rd0__0_n_134,rd0__0_n_135,rd0__0_n_136,rd0__0_n_137,rd0__0_n_138,rd0__0_n_139,rd0__0_n_140,rd0__0_n_141,rd0__0_n_142,rd0__0_n_143,rd0__0_n_144,rd0__0_n_145,rd0__0_n_146,rd0__0_n_147,rd0__0_n_148,rd0__0_n_149,rd0__0_n_150,rd0__0_n_151,rd0__0_n_152,rd0__0_n_153,rd0__0_n_154}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT6 #(
    .INIT(64'hAAAAAAAA02AA0200)) 
    rd0__0_i_1
       (.I0(rd0__0_i_19_n_1),
        .I1(\reg_op2_reg[0] [0]),
        .I2(\reg_op2_reg[0] [1]),
        .I3(\reg_op2_reg[0] [3]),
        .I4(mem_do_prefetch_reg),
        .I5(mem_do_prefetch_reg_0),
        .O(\cpu_state_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_10
       (.I0(rd0__0_i_32_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_25_n_16),
        .O(\cpu_state_reg[5] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_11
       (.I0(rd0__0_i_33_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_34_n_9),
        .O(\cpu_state_reg[5] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_12
       (.I0(rd0__0_i_35_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_34_n_10),
        .O(\cpu_state_reg[5] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_13
       (.I0(rd0__0_i_36_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_34_n_11),
        .O(\cpu_state_reg[5] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_14
       (.I0(rd0__0_i_37_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_34_n_12),
        .O(\cpu_state_reg[5] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_15
       (.I0(rd0__0_i_38_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_34_n_13),
        .O(\cpu_state_reg[5] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_16
       (.I0(rd0__0_i_39_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_34_n_14),
        .O(\cpu_state_reg[5] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_17
       (.I0(rd0__0_i_40_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_34_n_15),
        .O(\cpu_state_reg[5] [1]));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    rd0__0_i_18
       (.I0(\decoded_rs1_reg[3] ),
        .I1(reg_op11[0]),
        .I2(instr_jalr_reg),
        .I3(is_lui_auipc_jal),
        .I4(\reg_op2_reg[0] [3]),
        .I5(rd0__0_i_34_n_16),
        .O(\cpu_state_reg[5] [0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0__0_i_19
       (.I0(\reg_op2_reg[0] [4]),
        .I1(\reg_op2_reg[0] [5]),
        .I2(boot_reset),
        .I3(reset_IBUF),
        .I4(\reg_op2_reg[0] [2]),
        .O(rd0__0_i_19_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_2
       (.I0(rd0__0_i_22_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(\reg_op1_reg[16]_0 ),
        .O(\cpu_state_reg[5] [16]));
  LUT5 #(
    .INIT(32'h00000700)) 
    rd0__0_i_20
       (.I0(\mem_state_reg[1] ),
        .I1(\reg_op1_reg[0] ),
        .I2(\reg_op2_reg[0] [0]),
        .I3(\reg_op2_reg[0] [1]),
        .I4(\reg_op1_reg[0]_1 ),
        .O(mem_do_prefetch_reg));
  LUT6 #(
    .INIT(64'h0000000000000700)) 
    rd0__0_i_21
       (.I0(\reg_op1_reg[0] ),
        .I1(\mem_state_reg[1] ),
        .I2(\reg_op1_reg[0]_0 ),
        .I3(\reg_op2_reg[0] [0]),
        .I4(\reg_op2_reg[0] [1]),
        .I5(\reg_op2_reg[0] [3]),
        .O(mem_do_prefetch_reg_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_22
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [15]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[16]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_22_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_24
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [14]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[15]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_24_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 rd0__0_i_25
       (.CI(rd0__0_i_34_n_1),
        .CI_TOP(GND_2),
        .CO({CO,NLW_rd0__0_i_25_CO_UNCONNECTED[6:0]}),
        .DI(Q[15:8]),
        .O({rd0__0_i_25_n_9,rd0__0_i_25_n_10,rd0__0_i_25_n_11,rd0__0_i_25_n_12,rd0__0_i_25_n_13,rd0__0_i_25_n_14,rd0__0_i_25_n_15,rd0__0_i_25_n_16}),
        .S({rd0__0_i_50_n_1,rd0__0_i_51_n_1,rd0__0_i_52_n_1,rd0__0_i_53_n_1,rd0__0_i_54_n_1,rd0__0_i_55_n_1,rd0__0_i_56_n_1,rd0__0_i_57_n_1}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_26
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [13]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[14]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_26_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_27
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [12]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[13]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_27_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_28
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [11]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[12]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_28_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_29
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [10]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[11]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_29_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_3
       (.I0(rd0__0_i_24_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_25_n_9),
        .O(\cpu_state_reg[5] [15]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_30
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [9]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[10]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_30_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_31
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [8]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[9]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_31_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_32
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [7]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[8]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_32_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_33
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [6]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[7]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_33_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 rd0__0_i_34
       (.CI(\<const0> ),
        .CI_TOP(GND_2),
        .CO({rd0__0_i_34_n_1,NLW_rd0__0_i_34_CO_UNCONNECTED[6:0]}),
        .DI(Q[7:0]),
        .O({rd0__0_i_34_n_9,rd0__0_i_34_n_10,rd0__0_i_34_n_11,rd0__0_i_34_n_12,rd0__0_i_34_n_13,rd0__0_i_34_n_14,rd0__0_i_34_n_15,rd0__0_i_34_n_16}),
        .S({rd0__0_i_58_n_1,rd0__0_i_59_n_1,rd0__0_i_60_n_1,rd0__0_i_61_n_1,rd0__0_i_62_n_1,rd0__0_i_63_n_1,rd0__0_i_64_n_1,rd0__0_i_65_n_1}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_35
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [5]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[6]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_35_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_36
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [4]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[5]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_36_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_37
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [3]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[4]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_37_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_38
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [2]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[3]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_38_n_1));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_39
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [1]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[2]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_39_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_4
       (.I0(rd0__0_i_26_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_25_n_10),
        .O(\cpu_state_reg[5] [14]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_40
       (.I0(instr_jalr_reg),
        .I1(\reg_op1_reg[16] [0]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[1]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_40_n_1));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0__0_i_41
       (.I0(decoded_rs1[3]),
        .I1(decoded_rs1[4]),
        .I2(decoded_rs1[1]),
        .I3(decoded_rs1[0]),
        .I4(decoded_rs1[2]),
        .O(\decoded_rs1_reg[3] ));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_5
       (.I0(rd0__0_i_27_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_25_n_11),
        .O(\cpu_state_reg[5] [13]));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_50
       (.I0(Q[15]),
        .I1(\reg_op2_reg[16] [15]),
        .O(rd0__0_i_50_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_51
       (.I0(Q[14]),
        .I1(\reg_op2_reg[16] [14]),
        .O(rd0__0_i_51_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_52
       (.I0(Q[13]),
        .I1(\reg_op2_reg[16] [13]),
        .O(rd0__0_i_52_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_53
       (.I0(Q[12]),
        .I1(\reg_op2_reg[16] [12]),
        .O(rd0__0_i_53_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_54
       (.I0(Q[11]),
        .I1(\reg_op2_reg[16] [11]),
        .O(rd0__0_i_54_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_55
       (.I0(Q[10]),
        .I1(\reg_op2_reg[16] [10]),
        .O(rd0__0_i_55_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_56
       (.I0(Q[9]),
        .I1(\reg_op2_reg[16] [9]),
        .O(rd0__0_i_56_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_57
       (.I0(Q[8]),
        .I1(\reg_op2_reg[16] [8]),
        .O(rd0__0_i_57_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_58
       (.I0(Q[7]),
        .I1(\reg_op2_reg[16] [7]),
        .O(rd0__0_i_58_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_59
       (.I0(Q[6]),
        .I1(\reg_op2_reg[16] [6]),
        .O(rd0__0_i_59_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_6
       (.I0(rd0__0_i_28_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_25_n_12),
        .O(\cpu_state_reg[5] [12]));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_60
       (.I0(Q[5]),
        .I1(\reg_op2_reg[16] [5]),
        .O(rd0__0_i_60_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_61
       (.I0(Q[4]),
        .I1(\reg_op2_reg[16] [4]),
        .O(rd0__0_i_61_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_62
       (.I0(Q[3]),
        .I1(\reg_op2_reg[16] [3]),
        .O(rd0__0_i_62_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_63
       (.I0(Q[2]),
        .I1(\reg_op2_reg[16] [2]),
        .O(rd0__0_i_63_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_64
       (.I0(Q[1]),
        .I1(\reg_op2_reg[16] [1]),
        .O(rd0__0_i_64_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_65
       (.I0(Q[0]),
        .I1(\reg_op2_reg[16] [0]),
        .O(rd0__0_i_65_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_7
       (.I0(rd0__0_i_29_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_25_n_13),
        .O(\cpu_state_reg[5] [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_8
       (.I0(rd0__0_i_30_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_25_n_14),
        .O(\cpu_state_reg[5] [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_9
       (.I0(rd0__0_i_31_n_1),
        .I1(\reg_op2_reg[0] [3]),
        .I2(rd0__0_i_25_n_15),
        .O(\cpu_state_reg[5] [9]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    rd0_i_1
       (.I0(\cpu_state_reg[1] ),
        .I1(\reg_op2_reg[0] [4]),
        .I2(\reg_op2_reg[0] [3]),
        .I3(\reg_op2_reg[0] [5]),
        .I4(boot_reset),
        .I5(reset_IBUF),
        .O(E));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_10
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[9]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [9]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_11
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[8]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [8]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_12
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[7]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [7]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_13
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[6]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [6]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_14
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[5]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [5]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_15
       (.I0(reg_sh1[4]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_25_n_1),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_16
       (.I0(reg_sh1[3]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_26_n_1),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_17
       (.I0(reg_sh1[2]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_27_n_1),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_18
       (.I0(reg_sh1[1]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_28_n_1),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_19
       (.I0(reg_sh1[0]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_29_n_1),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h02200000)) 
    rd0_i_2
       (.I0(instr_mulh1),
        .I1(\active[0]_i_4_0 [7]),
        .I2(\active[0]_i_4_0 [5]),
        .I3(\active[0]_i_4_0 [6]),
        .I4(Q[30]),
        .O(rd0_i_2_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    rd0_i_20
       (.I0(\reg_op2_reg[0] [1]),
        .I1(\reg_op2_reg[0] [0]),
        .I2(\reg_op2_reg[0] [2]),
        .O(\cpu_state_reg[1] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0_i_21
       (.I0(decoded_imm_uj[3]),
        .I1(decoded_imm_uj[2]),
        .I2(decoded_imm_uj[1]),
        .I3(decoded_imm_uj[0]),
        .I4(decoded_imm_uj[4]),
        .O(\decoded_imm_uj_reg[4] ));
  LUT4 #(
    .INIT(16'h00FE)) 
    rd0_i_22
       (.I0(is_slli_srli_srai),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_lui_auipc_jal),
        .I3(instr_jalr_reg),
        .O(is_slli_srli_srai_reg));
  LUT5 #(
    .INIT(32'h00000002)) 
    rd0_i_23
       (.I0(instr_srli_reg),
        .I1(instr_jal_reg),
        .I2(\reg_op2_reg[16]_0 ),
        .I3(instr_rdcycleh_reg),
        .I4(instr_xori_reg),
        .O(instr_jalr_reg));
  LUT3 #(
    .INIT(8'h45)) 
    rd0_i_24
       (.I0(is_lui_auipc_jal),
        .I1(is_slli_srli_srai),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .O(is_lui_auipc_jal_reg));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_25
       (.I0(\reg_op2_reg[16] [4]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[3]),
        .I5(instr_jalr_reg),
        .O(rd0_i_25_n_1));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_26
       (.I0(\reg_op2_reg[16] [3]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[2]),
        .I5(instr_jalr_reg),
        .O(rd0_i_26_n_1));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_27
       (.I0(\reg_op2_reg[16] [2]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[1]),
        .I5(instr_jalr_reg),
        .O(rd0_i_27_n_1));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_28
       (.I0(\reg_op2_reg[16] [1]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[0]),
        .I5(instr_jalr_reg),
        .O(rd0_i_28_n_1));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_29
       (.I0(\reg_op2_reg[16] [0]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[4]),
        .I5(instr_jalr_reg),
        .O(rd0_i_29_n_1));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_3
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[16]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [16]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    rd0_i_30
       (.I0(rd0_i_33_n_1),
        .I1(instr_srli),
        .I2(instr_sltiu),
        .I3(instr_srl),
        .I4(instr_srai),
        .I5(rd0_i_34_n_1),
        .O(instr_srli_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rd0_i_31
       (.I0(instr_rdcycleh),
        .I1(instr_rdcycle),
        .I2(instr_slt),
        .I3(instr_sltu),
        .I4(instr_bge),
        .I5(instr_bne),
        .O(instr_rdcycleh_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rd0_i_32
       (.I0(rd0_i_35_n_1),
        .I1(instr_xori),
        .I2(instr_or),
        .I3(instr_beq),
        .I4(instr_ori),
        .I5(rd0_i_36_n_1),
        .O(instr_xori_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_33
       (.I0(instr_bltu),
        .I1(instr_bgeu),
        .I2(instr_rdinstrh),
        .I3(instr_sra),
        .O(rd0_i_33_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    rd0_i_34
       (.I0(instr_lhu),
        .I1(instr_lbu),
        .I2(instr_lw),
        .I3(instr_slli),
        .I4(instr_sll),
        .I5(instr_and_reg),
        .O(rd0_i_34_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_35
       (.I0(instr_sw),
        .I1(instr_sh),
        .I2(instr_slti),
        .I3(instr_blt),
        .O(rd0_i_35_n_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd0_i_36
       (.I0(DI),
        .I1(instr_rdinstr),
        .I2(instr_lh),
        .I3(instr_add),
        .I4(rd0_i_37_n_1),
        .O(rd0_i_36_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_37
       (.I0(instr_xor),
        .I1(instr_lb),
        .I2(instr_addi),
        .I3(instr_sb),
        .O(rd0_i_37_n_1));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_4
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[15]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [15]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_5
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[14]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [14]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_6
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[13]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [13]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_7
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[12]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [12]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_8
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[11]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [11]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_9
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[10]),
        .I3(instr_jalr_reg),
        .I4(\reg_op2_reg[16] [10]),
        .I5(is_lui_auipc_jal_reg),
        .O(D[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    rd_reg
       (.A({rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,rd0_i_2_n_1,Q[30:16]}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd_reg_i_1_n_1,rd_reg_i_1_n_1,rd_reg_i_1_n_1,DSP_A_B_DATA_INST}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(sys_clk_BUFG),
        .D({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd_reg_n_77,rd_reg_n_78,rd_reg_n_79,rd_reg_n_80,rd_reg_n_81,rd_reg_n_82,rd_reg_n_83,rd_reg_n_84,rd_reg_n_85,rd_reg_n_86,rd_reg_n_87,rd_reg_n_88,rd_reg_n_89,rd_reg_n_90,rd_reg_n_91,rd_reg_n_92,rd_reg_n_93,rd_reg_n_94,rd_reg_n_95,rd_reg_n_96,rd_reg_n_97,rd_reg_n_98,rd_reg_n_99,rd_reg_n_100,rd_reg_n_101,rd_reg_n_102,rd_reg_n_103,rd_reg_n_104,rd_reg_n_105,rd_reg_n_106}),
        .PCIN({rd0_n_107,rd0_n_108,rd0_n_109,rd0_n_110,rd0_n_111,rd0_n_112,rd0_n_113,rd0_n_114,rd0_n_115,rd0_n_116,rd0_n_117,rd0_n_118,rd0_n_119,rd0_n_120,rd0_n_121,rd0_n_122,rd0_n_123,rd0_n_124,rd0_n_125,rd0_n_126,rd0_n_127,rd0_n_128,rd0_n_129,rd0_n_130,rd0_n_131,rd0_n_132,rd0_n_133,rd0_n_134,rd0_n_135,rd0_n_136,rd0_n_137,rd0_n_138,rd0_n_139,rd0_n_140,rd0_n_141,rd0_n_142,rd0_n_143,rd0_n_144,rd0_n_145,rd0_n_146,rd0_n_147,rd0_n_148,rd0_n_149,rd0_n_150,rd0_n_151,rd0_n_152,rd0_n_153,rd0_n_154}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  FDRE \rd_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_106),
        .Q(\rd_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE \rd_reg[0]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_106),
        .Q(\rd_reg[0]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_96),
        .Q(\rd_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE \rd_reg[10]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_96),
        .Q(\rd_reg[10]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_95),
        .Q(\rd_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE \rd_reg[11]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_95),
        .Q(\rd_reg[11]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_94),
        .Q(\rd_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE \rd_reg[12]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_94),
        .Q(\rd_reg[12]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_93),
        .Q(\rd_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE \rd_reg[13]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_93),
        .Q(\rd_reg[13]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_92),
        .Q(\rd_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE \rd_reg[14]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_92),
        .Q(\rd_reg[14]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_91),
        .Q(\rd_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE \rd_reg[15]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_91),
        .Q(\rd_reg[15]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_90),
        .Q(\rd_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE \rd_reg[16]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_90),
        .Q(\rd_reg[16]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_105),
        .Q(\rd_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE \rd_reg[1]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_105),
        .Q(\rd_reg[1]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_104),
        .Q(\rd_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE \rd_reg[2]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_104),
        .Q(\rd_reg[2]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_103),
        .Q(\rd_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE \rd_reg[3]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_103),
        .Q(\rd_reg[3]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_102),
        .Q(\rd_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE \rd_reg[4]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_102),
        .Q(\rd_reg[4]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_101),
        .Q(\rd_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE \rd_reg[5]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_101),
        .Q(\rd_reg[5]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_100),
        .Q(\rd_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE \rd_reg[6]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_100),
        .Q(\rd_reg[6]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_99),
        .Q(\rd_reg_n_1_[7] ),
        .R(\<const0> ));
  FDRE \rd_reg[7]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_99),
        .Q(\rd_reg[7]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_98),
        .Q(\rd_reg_n_1_[8] ),
        .R(\<const0> ));
  FDRE \rd_reg[8]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_98),
        .Q(\rd_reg[8]__0_n_1 ),
        .R(\<const0> ));
  FDRE \rd_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_97),
        .Q(\rd_reg_n_1_[9] ),
        .R(\<const0> ));
  FDRE \rd_reg[9]__0 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_97),
        .Q(\rd_reg[9]__0_n_1 ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    rd_reg__0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\cpu_state_reg[5] }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd_reg_i_1_n_1,rd_reg_i_1_n_1,rd_reg_i_1_n_1,DSP_A_B_DATA_INST}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\cpu_state_reg[0] ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(sys_clk_BUFG),
        .D({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd_reg__0_n_60,rd_reg__0_n_61,rd_reg__0_n_62,rd_reg__0_n_63,rd_reg__0_n_64,rd_reg__0_n_65,rd_reg__0_n_66,rd_reg__0_n_67,rd_reg__0_n_68,rd_reg__0_n_69,rd_reg__0_n_70,rd_reg__0_n_71,rd_reg__0_n_72,rd_reg__0_n_73,rd_reg__0_n_74,rd_reg__0_n_75,rd_reg__0_n_76,rd_reg__0_n_77,rd_reg__0_n_78,rd_reg__0_n_79,rd_reg__0_n_80,rd_reg__0_n_81,rd_reg__0_n_82,rd_reg__0_n_83,rd_reg__0_n_84,rd_reg__0_n_85,rd_reg__0_n_86,rd_reg__0_n_87,rd_reg__0_n_88,rd_reg__0_n_89,rd_reg__0_n_90,rd_reg__0_n_91,rd_reg__0_n_92,rd_reg__0_n_93,rd_reg__0_n_94,rd_reg__0_n_95,rd_reg__0_n_96,rd_reg__0_n_97,rd_reg__0_n_98,rd_reg__0_n_99,rd_reg__0_n_100,rd_reg__0_n_101,rd_reg__0_n_102,rd_reg__0_n_103,rd_reg__0_n_104,rd_reg__0_n_105,rd_reg__0_n_106}),
        .PCIN({rd0__0_n_107,rd0__0_n_108,rd0__0_n_109,rd0__0_n_110,rd0__0_n_111,rd0__0_n_112,rd0__0_n_113,rd0__0_n_114,rd0__0_n_115,rd0__0_n_116,rd0__0_n_117,rd0__0_n_118,rd0__0_n_119,rd0__0_n_120,rd0__0_n_121,rd0__0_n_122,rd0__0_n_123,rd0__0_n_124,rd0__0_n_125,rd0__0_n_126,rd0__0_n_127,rd0__0_n_128,rd0__0_n_129,rd0__0_n_130,rd0__0_n_131,rd0__0_n_132,rd0__0_n_133,rd0__0_n_134,rd0__0_n_135,rd0__0_n_136,rd0__0_n_137,rd0__0_n_138,rd0__0_n_139,rd0__0_n_140,rd0__0_n_141,rd0__0_n_142,rd0__0_n_143,rd0__0_n_144,rd0__0_n_145,rd0__0_n_146,rd0__0_n_147,rd0__0_n_148,rd0__0_n_149,rd0__0_n_150,rd0__0_n_151,rd0__0_n_152,rd0__0_n_153,rd0__0_n_154}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT5 #(
    .INIT(32'h00200000)) 
    rd_reg_i_1
       (.I0(instr_mulh1),
        .I1(\active[0]_i_4_0 [7]),
        .I2(\active[0]_i_4_0 [5]),
        .I3(\active[0]_i_4_0 [6]),
        .I4(DSP_A_B_DATA_INST[14]),
        .O(rd_reg_i_1_n_1));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[0]_i_1 
       (.I0(\reg_out[0]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_op2_reg[16] [0]),
        .I3(\reg_op2_reg[0] [0]),
        .I4(\reg_out_reg[7] [0]),
        .O(\cpu_state_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAA8A808AAA808080)) 
    \reg_out[0]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[0]_i_3_n_1 ),
        .I2(instr_jalr_reg),
        .I3(instr_rdcycle),
        .I4(\reg_out_reg[0] ),
        .I5(\reg_out_reg[0]_0 ),
        .O(\reg_out[0]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[0]_i_3 
       (.I0(rd_reg__1[32]),
        .I1(shift_out),
        .I2(\rd_reg[0]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [0]),
        .O(\reg_out[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[10]_i_1 
       (.I0(\reg_out[10]_i_2_n_1 ),
        .I1(\reg_out_reg[10] ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[16] [1]),
        .O(\cpu_state_reg[3] [10]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[10]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[10]_0 ),
        .I4(\reg_out[10]_i_5_n_1 ),
        .I5(\reg_out_reg[15] [2]),
        .O(\reg_out[10]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[10]_i_5 
       (.I0(rd_reg__1[42]),
        .I1(shift_out),
        .I2(\rd_reg[10]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [10]),
        .O(\reg_out[10]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[11]_i_1 
       (.I0(\reg_out[11]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_out_reg[16] [2]),
        .I3(\reg_out_reg[11] ),
        .O(\cpu_state_reg[3] [11]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[11]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[11]_i_4_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[15] [3]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[11]_0 ),
        .O(\reg_out[11]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[11]_i_4 
       (.I0(rd_reg__1[43]),
        .I1(shift_out),
        .I2(\rd_reg[11]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [11]),
        .O(\reg_out[11]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[12]_i_1 
       (.I0(\reg_out[12]_i_2_n_1 ),
        .I1(\reg_out_reg[12] ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[16] [3]),
        .O(\cpu_state_reg[3] [12]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[12]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[12]_0 ),
        .I4(\reg_out[12]_i_5_n_1 ),
        .I5(\reg_out_reg[15] [4]),
        .O(\reg_out[12]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[12]_i_5 
       (.I0(rd_reg__1[44]),
        .I1(shift_out),
        .I2(\rd_reg[12]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [12]),
        .O(\reg_out[12]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[13]_i_1 
       (.I0(\reg_out[13]_i_2_n_1 ),
        .I1(\reg_out_reg[13] ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[16] [4]),
        .O(\cpu_state_reg[3] [13]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[13]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[13]_i_4_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[15] [5]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[13]_0 ),
        .O(\reg_out[13]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[13]_i_4 
       (.I0(rd_reg__1[45]),
        .I1(shift_out),
        .I2(\rd_reg[13]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [13]),
        .O(\reg_out[13]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[14]_i_1 
       (.I0(\reg_out[14]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_out_reg[16] [5]),
        .I3(\reg_out_reg[14] ),
        .O(\cpu_state_reg[3] [14]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[14]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[14]_0 ),
        .I4(\reg_out[14]_i_5_n_1 ),
        .I5(\reg_out_reg[15] [6]),
        .O(\reg_out[14]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[14]_i_5 
       (.I0(rd_reg__1[46]),
        .I1(shift_out),
        .I2(\rd_reg[14]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [14]),
        .O(\reg_out[14]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[15]_i_1 
       (.I0(\reg_out[15]_i_2_n_1 ),
        .I1(\reg_out_reg[15]_0 ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[16] [6]),
        .O(\cpu_state_reg[3] [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_10 
       (.I0(rd_reg__0_n_79),
        .I1(rd_reg_n_96),
        .O(\reg_out[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_11 
       (.I0(rd_reg__0_n_80),
        .I1(rd_reg_n_97),
        .O(\reg_out[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_12 
       (.I0(rd_reg__0_n_81),
        .I1(rd_reg_n_98),
        .O(\reg_out[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_13 
       (.I0(rd_reg__0_n_82),
        .I1(rd_reg_n_99),
        .O(\reg_out[15]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_14 
       (.I0(rd_reg__0_n_83),
        .I1(rd_reg_n_100),
        .O(\reg_out[15]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[15]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[15]_1 ),
        .I4(\reg_out[15]_i_5_n_1 ),
        .I5(\reg_out_reg[15] [7]),
        .O(\reg_out[15]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[15]_i_5 
       (.I0(rd_reg__1[47]),
        .I1(shift_out),
        .I2(\rd_reg[15]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [15]),
        .O(\reg_out[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_7 
       (.I0(rd_reg__0_n_76),
        .I1(rd_reg_n_93),
        .O(\reg_out[15]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_8 
       (.I0(rd_reg__0_n_77),
        .I1(rd_reg_n_94),
        .O(\reg_out[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_9 
       (.I0(rd_reg__0_n_78),
        .I1(rd_reg_n_95),
        .O(\reg_out[15]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[16]_i_1 
       (.I0(\reg_out[16]_i_2_n_1 ),
        .I1(\reg_out_reg[16]_0 ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[16] [7]),
        .O(\cpu_state_reg[3] [16]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[16]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[16]_i_5_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[23] [0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[16]_1 ),
        .O(\reg_out[16]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[16]_i_5 
       (.I0(rd_reg__1[48]),
        .I1(shift_out),
        .I2(rd_reg__1[16]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [16]),
        .O(\reg_out[16]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[17]_i_1 
       (.I0(\reg_out[17]_i_2_n_1 ),
        .I1(\reg_out_reg[17] ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[24] [0]),
        .O(\cpu_state_reg[3] [17]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[17]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[17]_i_4_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[23] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[17]_0 ),
        .O(\reg_out[17]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[17]_i_4 
       (.I0(rd_reg__1[49]),
        .I1(shift_out),
        .I2(rd_reg__1[17]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [17]),
        .O(\reg_out[17]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[18]_i_1 
       (.I0(\reg_out[18]_i_2_n_1 ),
        .I1(\reg_out_reg[18] ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[24] [1]),
        .O(\cpu_state_reg[3] [18]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[18]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[18]_0 ),
        .I4(\reg_out[18]_i_5_n_1 ),
        .I5(\reg_out_reg[23] [2]),
        .O(\reg_out[18]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[18]_i_5 
       (.I0(rd_reg__1[50]),
        .I1(shift_out),
        .I2(rd_reg__1[18]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [18]),
        .O(\reg_out[18]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[19]_i_1 
       (.I0(\reg_out[19]_i_2_n_1 ),
        .I1(\reg_out_reg[19] ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[24] [2]),
        .O(\cpu_state_reg[3] [19]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[19]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[19]_0 ),
        .I4(\reg_out[19]_i_5_n_1 ),
        .I5(\reg_out_reg[23] [3]),
        .O(\reg_out[19]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[19]_i_5 
       (.I0(rd_reg__1[51]),
        .I1(shift_out),
        .I2(rd_reg__1[19]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [19]),
        .O(\reg_out[19]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFEAEAEA)) 
    \reg_out[1]_i_1 
       (.I0(\reg_out[1]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [0]),
        .I2(\reg_out_reg[7] [1]),
        .I3(\reg_op2_reg[0] [2]),
        .I4(\reg_op2_reg[16] [1]),
        .I5(\reg_op1_reg[16] [0]),
        .O(\cpu_state_reg[3] [1]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[1]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[1]_i_3_n_1 ),
        .I2(instr_jalr_reg),
        .I3(S[0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[1] ),
        .O(\reg_out[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[1]_i_3 
       (.I0(rd_reg__1[33]),
        .I1(shift_out),
        .I2(\rd_reg[1]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [1]),
        .O(\reg_out[1]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[20]_i_1 
       (.I0(\reg_out[20]_i_2_n_1 ),
        .I1(\reg_out_reg[20] ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[24] [3]),
        .O(\cpu_state_reg[3] [20]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[20]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[20]_i_4_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[23] [4]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[20]_0 ),
        .O(\reg_out[20]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[20]_i_4 
       (.I0(rd_reg__1[52]),
        .I1(shift_out),
        .I2(rd_reg__1[20]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [20]),
        .O(\reg_out[20]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[21]_i_1 
       (.I0(\reg_out[21]_i_2_n_1 ),
        .I1(\reg_out_reg[21] ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[24] [4]),
        .O(\cpu_state_reg[3] [21]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[21]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[21]_i_4_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[23] [5]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[21]_0 ),
        .O(\reg_out[21]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[21]_i_4 
       (.I0(rd_reg__1[53]),
        .I1(shift_out),
        .I2(rd_reg__1[21]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [21]),
        .O(\reg_out[21]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[22]_i_1 
       (.I0(\reg_out[22]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_out_reg[24] [5]),
        .I3(\reg_out_reg[22] ),
        .O(\cpu_state_reg[3] [22]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[22]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[22]_0 ),
        .I4(\reg_out[22]_i_5_n_1 ),
        .I5(\reg_out_reg[23] [6]),
        .O(\reg_out[22]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[22]_i_5 
       (.I0(rd_reg__1[54]),
        .I1(shift_out),
        .I2(rd_reg__1[22]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [22]),
        .O(\reg_out[22]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[23]_i_1 
       (.I0(\reg_out[23]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_out_reg[24] [6]),
        .I3(\reg_out_reg[23]_0 ),
        .O(\cpu_state_reg[3] [23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_10 
       (.I0(rd_reg__0_n_70),
        .I1(rd_reg_n_87),
        .O(\reg_out[23]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_11 
       (.I0(rd_reg__0_n_71),
        .I1(rd_reg_n_88),
        .O(\reg_out[23]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_12 
       (.I0(rd_reg__0_n_72),
        .I1(rd_reg_n_89),
        .O(\reg_out[23]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_13 
       (.I0(rd_reg__0_n_73),
        .I1(rd_reg_n_90),
        .O(\reg_out[23]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_14 
       (.I0(rd_reg__0_n_74),
        .I1(rd_reg_n_91),
        .O(\reg_out[23]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_15 
       (.I0(rd_reg__0_n_75),
        .I1(rd_reg_n_92),
        .O(\reg_out[23]_i_15_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_16 
       (.I0(rd_reg__0_n_100),
        .I1(\rd_reg_n_1_[6] ),
        .O(\reg_out[23]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_17 
       (.I0(rd_reg__0_n_101),
        .I1(\rd_reg_n_1_[5] ),
        .O(\reg_out[23]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_18 
       (.I0(rd_reg__0_n_102),
        .I1(\rd_reg_n_1_[4] ),
        .O(\reg_out[23]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_19 
       (.I0(rd_reg__0_n_103),
        .I1(\rd_reg_n_1_[3] ),
        .O(\reg_out[23]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[23]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[23]_i_4_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[23] [7]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[23]_1 ),
        .O(\reg_out[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_20 
       (.I0(rd_reg__0_n_104),
        .I1(\rd_reg_n_1_[2] ),
        .O(\reg_out[23]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_21 
       (.I0(rd_reg__0_n_105),
        .I1(\rd_reg_n_1_[1] ),
        .O(\reg_out[23]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_22 
       (.I0(rd_reg__0_n_106),
        .I1(\rd_reg_n_1_[0] ),
        .O(\reg_out[23]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[23]_i_4 
       (.I0(rd_reg__1[55]),
        .I1(shift_out),
        .I2(rd_reg__1[23]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [23]),
        .O(\reg_out[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_8 
       (.I0(rd_reg__0_n_68),
        .I1(rd_reg_n_85),
        .O(\reg_out[23]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_9 
       (.I0(rd_reg__0_n_69),
        .I1(rd_reg_n_86),
        .O(\reg_out[23]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[24]_i_1 
       (.I0(\reg_out[24]_i_2_n_1 ),
        .I1(\reg_out_reg[24]_0 ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[24] [7]),
        .O(\cpu_state_reg[3] [24]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[24]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[24]_1 ),
        .I4(\reg_out[24]_i_6_n_1 ),
        .I5(\reg_out_reg[31] [0]),
        .O(\reg_out[24]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[24]_i_6 
       (.I0(rd_reg__1[56]),
        .I1(shift_out),
        .I2(rd_reg__1[24]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [24]),
        .O(\reg_out[24]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[25]_i_1 
       (.I0(\reg_out[25]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_out_reg[31]_0 [0]),
        .I3(\reg_out_reg[25] ),
        .O(\cpu_state_reg[3] [25]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[25]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[25]_i_4_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[31] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[25]_0 ),
        .O(\reg_out[25]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[25]_i_4 
       (.I0(rd_reg__1[57]),
        .I1(shift_out),
        .I2(rd_reg__1[25]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [25]),
        .O(\reg_out[25]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[26]_i_1 
       (.I0(\reg_out[26]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_out_reg[31]_0 [1]),
        .I3(\reg_out_reg[26] ),
        .O(\cpu_state_reg[3] [26]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[26]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[26]_0 ),
        .I4(\reg_out[26]_i_5_n_1 ),
        .I5(\reg_out_reg[31] [2]),
        .O(\reg_out[26]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[26]_i_5 
       (.I0(rd_reg__1[58]),
        .I1(shift_out),
        .I2(rd_reg__1[26]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [26]),
        .O(\reg_out[26]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[27]_i_1 
       (.I0(\reg_out[27]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_out_reg[31]_0 [2]),
        .I3(\reg_out_reg[27] ),
        .O(\cpu_state_reg[3] [27]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[27]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[27]_0 ),
        .I4(\reg_out[27]_i_5_n_1 ),
        .I5(\reg_out_reg[31] [3]),
        .O(\reg_out[27]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[27]_i_5 
       (.I0(rd_reg__1[59]),
        .I1(shift_out),
        .I2(rd_reg__1[27]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [27]),
        .O(\reg_out[27]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[28]_i_1 
       (.I0(\reg_out[28]_i_2_n_1 ),
        .I1(\reg_out_reg[28] ),
        .I2(\reg_op2_reg[0] [2]),
        .I3(\reg_out_reg[31]_0 [3]),
        .O(\cpu_state_reg[3] [28]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[28]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[28]_0 ),
        .I4(\reg_out[28]_i_5_n_1 ),
        .I5(\reg_out_reg[31] [4]),
        .O(\reg_out[28]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[28]_i_5 
       (.I0(rd_reg__1[60]),
        .I1(shift_out),
        .I2(rd_reg__1[28]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [28]),
        .O(\reg_out[28]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[29]_i_1 
       (.I0(\reg_out[29]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_out_reg[31]_0 [4]),
        .I3(\reg_out_reg[29] ),
        .O(\cpu_state_reg[3] [29]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[29]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[29]_i_4_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[31] [5]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[29]_0 ),
        .O(\reg_out[29]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[29]_i_4 
       (.I0(rd_reg__1[61]),
        .I1(shift_out),
        .I2(rd_reg__1[29]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [29]),
        .O(\reg_out[29]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[2]_i_1 
       (.I0(\reg_out[2]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [0]),
        .I2(\reg_out_reg[7] [2]),
        .I3(\reg_op2_reg[0] [2]),
        .I4(O[0]),
        .O(\cpu_state_reg[3] [2]));
  LUT6 #(
    .INIT(64'hAAA8A2A08A880200)) 
    \reg_out[2]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[2] ),
        .I4(\reg_out[2]_i_4_n_1 ),
        .I5(S[1]),
        .O(\reg_out[2]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[2]_i_4 
       (.I0(rd_reg__1[34]),
        .I1(shift_out),
        .I2(\rd_reg[2]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [2]),
        .O(\reg_out[2]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[30]_i_1 
       (.I0(\reg_out[30]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_out_reg[31]_0 [5]),
        .I3(\reg_out_reg[30] ),
        .O(\cpu_state_reg[3] [30]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[30]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[30]_i_4_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[31] [6]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[30]_0 ),
        .O(\reg_out[30]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[30]_i_4 
       (.I0(rd_reg__1[62]),
        .I1(shift_out),
        .I2(rd_reg__1[30]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [30]),
        .O(\reg_out[30]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[31]_i_1 
       (.I0(\reg_out[31]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_out_reg[31]_0 [6]),
        .I3(\reg_out_reg[31]_1 ),
        .O(\cpu_state_reg[3] [31]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_16 
       (.I0(rd_reg__0_n_60),
        .I1(rd_reg_n_77),
        .O(\reg_out[31]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_17 
       (.I0(rd_reg__0_n_61),
        .I1(rd_reg_n_78),
        .O(\reg_out[31]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_18 
       (.I0(rd_reg__0_n_62),
        .I1(rd_reg_n_79),
        .O(\reg_out[31]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_19 
       (.I0(rd_reg__0_n_63),
        .I1(rd_reg_n_80),
        .O(\reg_out[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[31]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[31]_i_5_n_1 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[31] [7]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[31]_2 ),
        .O(\reg_out[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_20 
       (.I0(rd_reg__0_n_64),
        .I1(rd_reg_n_81),
        .O(\reg_out[31]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_21 
       (.I0(rd_reg__0_n_65),
        .I1(rd_reg_n_82),
        .O(\reg_out[31]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_22 
       (.I0(rd_reg__0_n_66),
        .I1(rd_reg_n_83),
        .O(\reg_out[31]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_23 
       (.I0(rd_reg__0_n_67),
        .I1(rd_reg_n_84),
        .O(\reg_out[31]_i_23_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_24 
       (.I0(rd_reg__0_n_92),
        .I1(\rd_reg_n_1_[14] ),
        .O(\reg_out[31]_i_24_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_25 
       (.I0(rd_reg__0_n_93),
        .I1(\rd_reg_n_1_[13] ),
        .O(\reg_out[31]_i_25_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_26 
       (.I0(rd_reg__0_n_94),
        .I1(\rd_reg_n_1_[12] ),
        .O(\reg_out[31]_i_26_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_27 
       (.I0(rd_reg__0_n_95),
        .I1(\rd_reg_n_1_[11] ),
        .O(\reg_out[31]_i_27_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_28 
       (.I0(rd_reg__0_n_96),
        .I1(\rd_reg_n_1_[10] ),
        .O(\reg_out[31]_i_28_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_29 
       (.I0(rd_reg__0_n_97),
        .I1(\rd_reg_n_1_[9] ),
        .O(\reg_out[31]_i_29_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_30 
       (.I0(rd_reg__0_n_98),
        .I1(\rd_reg_n_1_[8] ),
        .O(\reg_out[31]_i_30_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_31 
       (.I0(rd_reg__0_n_99),
        .I1(\rd_reg_n_1_[7] ),
        .O(\reg_out[31]_i_31_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[31]_i_5 
       (.I0(rd_reg__1[63]),
        .I1(shift_out),
        .I2(rd_reg__1[31]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [31]),
        .O(\reg_out[31]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[3]_i_1 
       (.I0(\reg_out[3]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [0]),
        .I2(\reg_out_reg[7] [3]),
        .I3(\reg_op2_reg[0] [2]),
        .I4(O[1]),
        .O(\cpu_state_reg[3] [3]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[3]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[3]_i_3_n_1 ),
        .I2(instr_jalr_reg),
        .I3(S[2]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[3] ),
        .O(\reg_out[3]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[3]_i_3 
       (.I0(rd_reg__1[35]),
        .I1(shift_out),
        .I2(\rd_reg[3]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [3]),
        .O(\reg_out[3]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[4]_i_1 
       (.I0(\reg_out[4]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(O[2]),
        .I3(\reg_op2_reg[0] [0]),
        .I4(\reg_out_reg[7] [4]),
        .O(\cpu_state_reg[3] [4]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[4]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[4]_i_3_n_1 ),
        .I2(instr_jalr_reg),
        .I3(S[3]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[4] ),
        .O(\reg_out[4]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[4]_i_3 
       (.I0(rd_reg__1[36]),
        .I1(shift_out),
        .I2(\rd_reg[4]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [4]),
        .O(\reg_out[4]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[5]_i_1 
       (.I0(\reg_out[5]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [0]),
        .I2(\reg_out_reg[7] [5]),
        .I3(\reg_op2_reg[0] [2]),
        .I4(O[3]),
        .O(\cpu_state_reg[3] [5]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[5]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[5]_i_3_n_1 ),
        .I2(instr_jalr_reg),
        .I3(S[4]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[5] ),
        .O(\reg_out[5]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[5]_i_3 
       (.I0(rd_reg__1[37]),
        .I1(shift_out),
        .I2(\rd_reg[5]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [5]),
        .O(\reg_out[5]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[6]_i_1 
       (.I0(\reg_out[6]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(O[4]),
        .I3(\reg_op2_reg[0] [0]),
        .I4(\reg_out_reg[7] [6]),
        .O(\cpu_state_reg[3] [6]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[6]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(\reg_out[6]_i_3_n_1 ),
        .I2(instr_jalr_reg),
        .I3(S[5]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[6] ),
        .O(\reg_out[6]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[6]_i_3 
       (.I0(rd_reg__1[38]),
        .I1(shift_out),
        .I2(\rd_reg[6]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [6]),
        .O(\reg_out[6]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[7]_i_1 
       (.I0(\reg_out[7]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(O[5]),
        .I3(\reg_op2_reg[0] [0]),
        .I4(\reg_out_reg[7] [7]),
        .O(\cpu_state_reg[3] [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_10 
       (.I0(rd_reg__0_n_88),
        .I1(rd_reg_n_105),
        .O(\reg_out[7]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_11 
       (.I0(rd_reg__0_n_89),
        .I1(rd_reg_n_106),
        .O(\reg_out[7]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_12 
       (.I0(rd_reg__0_n_90),
        .I1(\rd_reg_n_1_[16] ),
        .O(\reg_out[7]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_13 
       (.I0(rd_reg__0_n_91),
        .I1(\rd_reg_n_1_[15] ),
        .O(\reg_out[7]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAAA8A2A08A880200)) 
    \reg_out[7]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[7]_0 ),
        .I4(\reg_out[7]_i_4_n_1 ),
        .I5(S[6]),
        .O(\reg_out[7]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[7]_i_4 
       (.I0(rd_reg__1[39]),
        .I1(shift_out),
        .I2(\rd_reg[7]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [7]),
        .O(\reg_out[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_6 
       (.I0(rd_reg__0_n_84),
        .I1(rd_reg_n_101),
        .O(\reg_out[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_7 
       (.I0(rd_reg__0_n_85),
        .I1(rd_reg_n_102),
        .O(\reg_out[7]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_8 
       (.I0(rd_reg__0_n_86),
        .I1(rd_reg_n_103),
        .O(\reg_out[7]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_9 
       (.I0(rd_reg__0_n_87),
        .I1(rd_reg_n_104),
        .O(\reg_out[7]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[8]_i_1 
       (.I0(\reg_out[8]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(O[6]),
        .I3(\reg_out_reg[8] ),
        .O(\cpu_state_reg[3] [8]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[8]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[8]_0 ),
        .I4(\reg_out[8]_i_6_n_1 ),
        .I5(\reg_out_reg[15] [0]),
        .O(\reg_out[8]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[8]_i_6 
       (.I0(rd_reg__1[40]),
        .I1(shift_out),
        .I2(\rd_reg[8]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [8]),
        .O(\reg_out[8]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[9]_i_1 
       (.I0(\reg_out[9]_i_2_n_1 ),
        .I1(\reg_op2_reg[0] [2]),
        .I2(\reg_out_reg[16] [0]),
        .I3(\reg_out_reg[9] ),
        .O(\cpu_state_reg[3] [9]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[9]_i_2 
       (.I0(\reg_op2_reg[0] [3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[9]_0 ),
        .I4(\reg_out[9]_i_5_n_1 ),
        .I5(\reg_out_reg[15] [1]),
        .O(\reg_out[9]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[9]_i_5 
       (.I0(rd_reg__1[41]),
        .I1(shift_out),
        .I2(\rd_reg[9]__0_n_1 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [9]),
        .O(\reg_out[9]_i_5_n_1 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_out_reg[15]_i_6 
       (.CI(\reg_out_reg[7]_i_5_n_1 ),
        .CI_TOP(GND_2),
        .CO({\reg_out_reg[15]_i_6_n_1 ,\NLW_reg_out_reg[15]_i_6_CO_UNCONNECTED [6:0]}),
        .DI({rd_reg__0_n_76,rd_reg__0_n_77,rd_reg__0_n_78,rd_reg__0_n_79,rd_reg__0_n_80,rd_reg__0_n_81,rd_reg__0_n_82,rd_reg__0_n_83}),
        .O(rd_reg__1[47:40]),
        .S({\reg_out[15]_i_7_n_1 ,\reg_out[15]_i_8_n_1 ,\reg_out[15]_i_9_n_1 ,\reg_out[15]_i_10_n_1 ,\reg_out[15]_i_11_n_1 ,\reg_out[15]_i_12_n_1 ,\reg_out[15]_i_13_n_1 ,\reg_out[15]_i_14_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_out_reg[23]_i_6 
       (.CI(\reg_out_reg[15]_i_6_n_1 ),
        .CI_TOP(GND_2),
        .CO({\reg_out_reg[23]_i_6_n_1 ,\NLW_reg_out_reg[23]_i_6_CO_UNCONNECTED [6:0]}),
        .DI({rd_reg__0_n_68,rd_reg__0_n_69,rd_reg__0_n_70,rd_reg__0_n_71,rd_reg__0_n_72,rd_reg__0_n_73,rd_reg__0_n_74,rd_reg__0_n_75}),
        .O(rd_reg__1[55:48]),
        .S({\reg_out[23]_i_8_n_1 ,\reg_out[23]_i_9_n_1 ,\reg_out[23]_i_10_n_1 ,\reg_out[23]_i_11_n_1 ,\reg_out[23]_i_12_n_1 ,\reg_out[23]_i_13_n_1 ,\reg_out[23]_i_14_n_1 ,\reg_out[23]_i_15_n_1 }));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY8 \reg_out_reg[23]_i_7 
       (.CI(\<const0> ),
        .CI_TOP(GND_2),
        .CO({\reg_out_reg[23]_i_7_n_1 ,\NLW_reg_out_reg[23]_i_7_CO_UNCONNECTED [6:0]}),
        .DI({rd_reg__0_n_100,rd_reg__0_n_101,rd_reg__0_n_102,rd_reg__0_n_103,rd_reg__0_n_104,rd_reg__0_n_105,rd_reg__0_n_106,\<const0> }),
        .O(rd_reg__1[23:16]),
        .S({\reg_out[23]_i_16_n_1 ,\reg_out[23]_i_17_n_1 ,\reg_out[23]_i_18_n_1 ,\reg_out[23]_i_19_n_1 ,\reg_out[23]_i_20_n_1 ,\reg_out[23]_i_21_n_1 ,\reg_out[23]_i_22_n_1 ,\rd_reg[16]__0_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_out_reg[31]_i_14 
       (.CI(\reg_out_reg[23]_i_6_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,rd_reg__0_n_61,rd_reg__0_n_62,rd_reg__0_n_63,rd_reg__0_n_64,rd_reg__0_n_65,rd_reg__0_n_66,rd_reg__0_n_67}),
        .O(rd_reg__1[63:56]),
        .S({\reg_out[31]_i_16_n_1 ,\reg_out[31]_i_17_n_1 ,\reg_out[31]_i_18_n_1 ,\reg_out[31]_i_19_n_1 ,\reg_out[31]_i_20_n_1 ,\reg_out[31]_i_21_n_1 ,\reg_out[31]_i_22_n_1 ,\reg_out[31]_i_23_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_out_reg[31]_i_15 
       (.CI(\reg_out_reg[23]_i_7_n_1 ),
        .CI_TOP(GND_2),
        .CO({\reg_out_reg[31]_i_15_n_1 ,\NLW_reg_out_reg[31]_i_15_CO_UNCONNECTED [6:0]}),
        .DI({rd_reg__0_n_92,rd_reg__0_n_93,rd_reg__0_n_94,rd_reg__0_n_95,rd_reg__0_n_96,rd_reg__0_n_97,rd_reg__0_n_98,rd_reg__0_n_99}),
        .O(rd_reg__1[31:24]),
        .S({\reg_out[31]_i_24_n_1 ,\reg_out[31]_i_25_n_1 ,\reg_out[31]_i_26_n_1 ,\reg_out[31]_i_27_n_1 ,\reg_out[31]_i_28_n_1 ,\reg_out[31]_i_29_n_1 ,\reg_out[31]_i_30_n_1 ,\reg_out[31]_i_31_n_1 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \reg_out_reg[7]_i_5 
       (.CI(\reg_out_reg[31]_i_15_n_1 ),
        .CI_TOP(GND_2),
        .CO({\reg_out_reg[7]_i_5_n_1 ,\NLW_reg_out_reg[7]_i_5_CO_UNCONNECTED [6:0]}),
        .DI({rd_reg__0_n_84,rd_reg__0_n_85,rd_reg__0_n_86,rd_reg__0_n_87,rd_reg__0_n_88,rd_reg__0_n_89,rd_reg__0_n_90,rd_reg__0_n_91}),
        .O(rd_reg__1[39:32]),
        .S({\reg_out[7]_i_6_n_1 ,\reg_out[7]_i_7_n_1 ,\reg_out[7]_i_8_n_1 ,\reg_out[7]_i_9_n_1 ,\reg_out[7]_i_10_n_1 ,\reg_out[7]_i_11_n_1 ,\reg_out[7]_i_12_n_1 ,\reg_out[7]_i_13_n_1 }));
  LUT4 #(
    .INIT(16'h2220)) 
    shift_out_i_1
       (.I0(instr_mulh1),
        .I1(\active[0]_i_4_0 [7]),
        .I2(\active[0]_i_4_0 [5]),
        .I3(\active[0]_i_4_0 [6]),
        .O(instr_any_mulh));
  FDRE shift_out_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .D(instr_any_mulh),
        .Q(shift_out),
        .R(\<const0> ));
endmodule

module split
   (s_sel_reg,
    cpu_i_req,
    sys_clk_BUFG,
    reset_IBUF);
  output [0:0]s_sel_reg;
  input [0:0]cpu_i_req;
  input sys_clk_BUFG;
  input reset_IBUF;

  wire \<const1> ;
  wire [0:0]cpu_i_req;
  wire reset_IBUF;
  wire [0:0]s_sel_reg;
  wire sys_clk_BUFG;

  VCC VCC
       (.P(\<const1> ));
  FDCE \s_sel_reg_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(cpu_i_req),
        .Q(s_sel_reg));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized0
   (\s_sel_reg_reg[0]_0 ,
    \s_sel_reg_reg[0]_1 ,
    \s_sel_reg_reg[0]_2 ,
    cpu_d_req,
    sys_clk_BUFG,
    reset_IBUF,
    cpu_instr);
  output \s_sel_reg_reg[0]_0 ;
  output \s_sel_reg_reg[0]_1 ;
  output \s_sel_reg_reg[0]_2 ;
  input [0:0]cpu_d_req;
  input sys_clk_BUFG;
  input reset_IBUF;
  input cpu_instr;

  wire \<const1> ;
  wire [0:0]cpu_d_req;
  wire cpu_instr;
  wire reset_IBUF;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire \s_sel_reg_reg[0]_2 ;
  wire sys_clk_BUFG;

  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_rdata_q[14]_i_5 
       (.I0(\s_sel_reg_reg[0]_0 ),
        .I1(cpu_instr),
        .O(\s_sel_reg_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[15]_i_5 
       (.I0(\s_sel_reg_reg[0]_0 ),
        .I1(cpu_instr),
        .O(\s_sel_reg_reg[0]_1 ));
  FDCE \s_sel_reg_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(cpu_d_req),
        .Q(\s_sel_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized1
   (mem_instr_reg,
    Q,
    \s_sel_reg_reg[0]_0 ,
    \s_sel_reg_reg[0]_1 ,
    cpu_instr,
    \mem_rdata_q[14]_i_2 ,
    slaves_resp,
    D,
    sys_clk_BUFG,
    reset_IBUF);
  output mem_instr_reg;
  output [1:0]Q;
  output \s_sel_reg_reg[0]_0 ;
  output \s_sel_reg_reg[0]_1 ;
  input cpu_instr;
  input \mem_rdata_q[14]_i_2 ;
  input [1:0]slaves_resp;
  input [1:0]D;
  input sys_clk_BUFG;
  input reset_IBUF;

  wire \<const1> ;
  wire [1:0]D;
  wire [1:0]Q;
  wire cpu_instr;
  wire mem_instr_reg;
  wire \mem_rdata_q[14]_i_2 ;
  wire reset_IBUF;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire [1:0]slaves_resp;
  wire sys_clk_BUFG;

  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    \mem_rdata_q[14]_i_3 
       (.I0(Q[0]),
        .I1(\mem_rdata_q[14]_i_2 ),
        .I2(cpu_instr),
        .I3(slaves_resp[0]),
        .I4(Q[1]),
        .I5(slaves_resp[1]),
        .O(\s_sel_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \mem_rdata_q[31]_i_6 
       (.I0(cpu_instr),
        .I1(\mem_rdata_q[14]_i_2 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(mem_instr_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_word_reg[0]_i_15 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\s_sel_reg_reg[0]_0 ));
  FDCE \s_sel_reg_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \s_sel_reg_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(D[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized2
   (\s_sel_reg_reg[0]_0 ,
    mem_instr_reg,
    \s_sel_reg_reg[0]_1 ,
    sys_clk_BUFG,
    reset_IBUF,
    cpu_instr,
    \mem_rdata_q_reg[0] ,
    pbus_resp,
    boot,
    \mem_rdata_q_reg[0]_0 );
  output \s_sel_reg_reg[0]_0 ;
  output mem_instr_reg;
  input \s_sel_reg_reg[0]_1 ;
  input sys_clk_BUFG;
  input reset_IBUF;
  input cpu_instr;
  input \mem_rdata_q_reg[0] ;
  input [0:0]pbus_resp;
  input boot;
  input \mem_rdata_q_reg[0]_0 ;

  wire \<const1> ;
  wire boot;
  wire cpu_instr;
  wire mem_instr_reg;
  wire \mem_rdata_q_reg[0] ;
  wire \mem_rdata_q_reg[0]_0 ;
  wire [0:0]pbus_resp;
  wire reset_IBUF;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire sys_clk_BUFG;

  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51404040)) 
    \mem_rdata_word_reg[0]_i_3 
       (.I0(cpu_instr),
        .I1(\mem_rdata_q_reg[0] ),
        .I2(pbus_resp),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(boot),
        .I5(\mem_rdata_q_reg[0]_0 ),
        .O(mem_instr_reg));
  FDCE \s_sel_reg_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(\s_sel_reg_reg[0]_1 ),
        .Q(\s_sel_reg_reg[0]_0 ));
endmodule

module sram
   (i_ready_reg_0,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    cpu_d_req__0,
    mem_valid_reg,
    i_ready_reg_1,
    ram_reg_bram_0_14,
    ram_reg_bram_0_15,
    ram_reg_bram_0_16,
    ram_reg_bram_0_17,
    ram_reg_bram_0_18,
    ram_reg_bram_0_19,
    ram_reg_bram_0_20,
    ram_reg_bram_0_21,
    ram_reg_bram_0_22,
    ram_reg_bram_0_23,
    ram_reg_bram_0_24,
    ram_reg_bram_0_25,
    ram_reg_bram_0_26,
    ram_reg_bram_0_27,
    ram_reg_bram_0_28,
    ram_reg_bram_0_29,
    ram_reg_bram_0_30,
    ram_reg_bram_0_31,
    ram_reg_bram_0_32,
    ram_reg_bram_0_33,
    ram_reg_bram_0_34,
    ram_reg_bram_0_35,
    ram_reg_bram_0_36,
    ram_reg_bram_0_37,
    mem_valid_reg_0,
    mem_valid_reg_1,
    instr_jalr0,
    \mem_rdata_q_reg[14] ,
    \mem_rdata_q_reg[3] ,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[11] ,
    D,
    sys_clk_BUFG,
    ram_reg_bram_0_38,
    ram_i_req,
    ADDRARDADDR,
    ram_reg_bram_0_39,
    DINADIN,
    WEA,
    ram_reg_bram_0_40,
    ram_reg_bram_0_41,
    ram_reg_bram_0_42,
    ram_reg_bram_0_43,
    ram_reg_bram_0_44,
    ram_reg_bram_0_45,
    reset_IBUF,
    \mem_rdata_q_reg[15] ,
    \mem_rdata_q_reg[8] ,
    instr_jalr_i_2,
    pbus_resp,
    \mem_rdata_q_reg[8]_0 ,
    instr_jal_reg,
    \mem_rdata_word_reg[4]_i_1 ,
    \mem_rdata_word_reg[5]_i_1 ,
    instr_jal_i_4,
    \mem_rdata_q_reg[7] ,
    cpu_instr,
    cpu_valid,
    s_sel_reg,
    sel_reg,
    mem_valid_reg_2,
    slaves_resp,
    \mem_rdata_q[14]_i_2_0 ,
    \mem_rdata_q[14]_i_2_1 ,
    cpu_ready,
    \mem_rdata_q_reg[24] ,
    \mem_rdata_q_reg[24]_0 ,
    instr_jalr_reg,
    instr_jalr_reg_0,
    \decoded_imm_uj_reg[14] ,
    \mem_rdata_q_reg[0] ,
    is_beq_bne_blt_bge_bltu_bgeu_reg,
    \decoded_rd_reg[0] ,
    \decoded_rd_reg[1] ,
    \decoded_rd_reg[2] ,
    \decoded_rd_reg[3] ,
    \decoded_rd_reg[4] ,
    \decoded_rs1_reg_rep[0] );
  output [0:0]i_ready_reg_0;
  output ram_reg_bram_0;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  output ram_reg_bram_0_8;
  output ram_reg_bram_0_9;
  output ram_reg_bram_0_10;
  output ram_reg_bram_0_11;
  output ram_reg_bram_0_12;
  output ram_reg_bram_0_13;
  output [0:0]cpu_d_req__0;
  output mem_valid_reg;
  output i_ready_reg_1;
  output ram_reg_bram_0_14;
  output ram_reg_bram_0_15;
  output ram_reg_bram_0_16;
  output ram_reg_bram_0_17;
  output ram_reg_bram_0_18;
  output ram_reg_bram_0_19;
  output ram_reg_bram_0_20;
  output ram_reg_bram_0_21;
  output ram_reg_bram_0_22;
  output ram_reg_bram_0_23;
  output ram_reg_bram_0_24;
  output ram_reg_bram_0_25;
  output ram_reg_bram_0_26;
  output ram_reg_bram_0_27;
  output ram_reg_bram_0_28;
  output ram_reg_bram_0_29;
  output ram_reg_bram_0_30;
  output ram_reg_bram_0_31;
  output ram_reg_bram_0_32;
  output ram_reg_bram_0_33;
  output ram_reg_bram_0_34;
  output ram_reg_bram_0_35;
  output ram_reg_bram_0_36;
  output ram_reg_bram_0_37;
  output mem_valid_reg_0;
  output mem_valid_reg_1;
  output instr_jalr0;
  output [3:0]\mem_rdata_q_reg[14] ;
  output \mem_rdata_q_reg[3] ;
  output \mem_rdata_q_reg[6] ;
  output [4:0]\mem_rdata_q_reg[11] ;
  output [0:0]D;
  input sys_clk_BUFG;
  input ram_reg_bram_0_38;
  input [2:0]ram_i_req;
  input [11:0]ADDRARDADDR;
  input [45:0]ram_reg_bram_0_39;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [7:0]ram_reg_bram_0_40;
  input [0:0]ram_reg_bram_0_41;
  input [7:0]ram_reg_bram_0_42;
  input [0:0]ram_reg_bram_0_43;
  input [7:0]ram_reg_bram_0_44;
  input [0:0]ram_reg_bram_0_45;
  input reset_IBUF;
  input \mem_rdata_q_reg[15] ;
  input \mem_rdata_q_reg[8] ;
  input instr_jalr_i_2;
  input [8:0]pbus_resp;
  input \mem_rdata_q_reg[8]_0 ;
  input instr_jal_reg;
  input \mem_rdata_word_reg[4]_i_1 ;
  input \mem_rdata_word_reg[5]_i_1 ;
  input instr_jal_i_4;
  input \mem_rdata_q_reg[7] ;
  input cpu_instr;
  input cpu_valid;
  input [0:0]s_sel_reg;
  input sel_reg;
  input mem_valid_reg_2;
  input [0:0]slaves_resp;
  input \mem_rdata_q[14]_i_2_0 ;
  input \mem_rdata_q[14]_i_2_1 ;
  input cpu_ready;
  input \mem_rdata_q_reg[24] ;
  input \mem_rdata_q_reg[24]_0 ;
  input instr_jalr_reg;
  input instr_jalr_reg_0;
  input [6:0]\decoded_imm_uj_reg[14] ;
  input \mem_rdata_q_reg[0] ;
  input is_beq_bne_blt_bge_bltu_bgeu_reg;
  input \decoded_rd_reg[0] ;
  input \decoded_rd_reg[1] ;
  input \decoded_rd_reg[2] ;
  input \decoded_rd_reg[3] ;
  input \decoded_rd_reg[4] ;
  input \decoded_rs1_reg_rep[0] ;

  wire \<const1> ;
  wire [11:0]ADDRARDADDR;
  wire [0:0]D;
  wire [7:0]DINADIN;
  wire [0:0]WEA;
  wire [0:0]cpu_d_req__0;
  wire cpu_instr;
  wire cpu_ready;
  wire cpu_valid;
  wire d_ready;
  wire [6:0]\decoded_imm_uj_reg[14] ;
  wire \decoded_rd_reg[0] ;
  wire \decoded_rd_reg[1] ;
  wire \decoded_rd_reg[2] ;
  wire \decoded_rd_reg[3] ;
  wire \decoded_rd_reg[4] ;
  wire \decoded_rs1_reg_rep[0] ;
  wire [0:0]i_ready_reg_0;
  wire i_ready_reg_1;
  wire instr_jal_i_4;
  wire instr_jal_reg;
  wire instr_jalr0;
  wire instr_jalr_i_2;
  wire instr_jalr_reg;
  wire instr_jalr_reg_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg;
  wire \mem_rdata_q[14]_i_2_0 ;
  wire \mem_rdata_q[14]_i_2_1 ;
  wire \mem_rdata_q[14]_i_4_n_1 ;
  wire \mem_rdata_q_reg[0] ;
  wire [4:0]\mem_rdata_q_reg[11] ;
  wire [3:0]\mem_rdata_q_reg[14] ;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[24] ;
  wire \mem_rdata_q_reg[24]_0 ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_word_reg[4]_i_1 ;
  wire \mem_rdata_word_reg[5]_i_1 ;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire mem_valid_reg_2;
  wire [8:0]pbus_resp;
  wire [2:0]ram_i_req;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_13;
  wire ram_reg_bram_0_14;
  wire ram_reg_bram_0_15;
  wire ram_reg_bram_0_16;
  wire ram_reg_bram_0_17;
  wire ram_reg_bram_0_18;
  wire ram_reg_bram_0_19;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_20;
  wire ram_reg_bram_0_21;
  wire ram_reg_bram_0_22;
  wire ram_reg_bram_0_23;
  wire ram_reg_bram_0_24;
  wire ram_reg_bram_0_25;
  wire ram_reg_bram_0_26;
  wire ram_reg_bram_0_27;
  wire ram_reg_bram_0_28;
  wire ram_reg_bram_0_29;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_30;
  wire ram_reg_bram_0_31;
  wire ram_reg_bram_0_32;
  wire ram_reg_bram_0_33;
  wire ram_reg_bram_0_34;
  wire ram_reg_bram_0_35;
  wire ram_reg_bram_0_36;
  wire ram_reg_bram_0_37;
  wire ram_reg_bram_0_38;
  wire [45:0]ram_reg_bram_0_39;
  wire ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_40;
  wire [0:0]ram_reg_bram_0_41;
  wire [7:0]ram_reg_bram_0_42;
  wire [0:0]ram_reg_bram_0_43;
  wire [7:0]ram_reg_bram_0_44;
  wire [0:0]ram_reg_bram_0_45;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire reset_IBUF;
  wire [0:0]s_sel_reg;
  wire sel_reg;
  wire [0:0]slaves_resp;
  wire sys_clk_BUFG;

  assign mem_valid_reg_1 = mem_valid_reg_0;
  VCC VCC
       (.P(\<const1> ));
  FDCE d_ready_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(ram_reg_bram_0_38),
        .Q(d_ready));
  iob_tdp_ram \gen_main_mem_byte[0].main_mem_byte 
       (.ADDRARDADDR(ADDRARDADDR),
        .DINADIN(DINADIN),
        .WEA(WEA),
        .cpu_instr(cpu_instr),
        .\decoded_rd_reg[0] (\decoded_rd_reg[0] ),
        .instr_jal_i_4(instr_jal_i_4),
        .instr_jal_reg(instr_jal_reg),
        .instr_jal_reg_0(instr_jalr_reg),
        .instr_jal_reg_1(mem_valid_reg_0),
        .instr_jal_reg_2(\mem_rdata_q_reg[0] ),
        .instr_jalr_i_2(instr_jalr_i_2),
        .is_beq_bne_blt_bge_bltu_bgeu_reg(\decoded_imm_uj_reg[14] [3:0]),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_0(is_beq_bne_blt_bge_bltu_bgeu_reg),
        .\mem_rdata_q_reg[1] (\mem_rdata_q_reg[24]_0 ),
        .\mem_rdata_q_reg[1]_0 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[3] (\mem_rdata_q_reg[3] ),
        .\mem_rdata_q_reg[6] (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[7] (\mem_rdata_q_reg[11] [0]),
        .\mem_rdata_q_reg[7]_0 (\mem_rdata_q_reg[15] ),
        .\mem_rdata_q_reg[7]_1 (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[7]_2 (\mem_rdata_q_reg[7] ),
        .\mem_rdata_word_reg[2]_i_1 (\mem_rdata_q_reg[8]_0 ),
        .\mem_rdata_word_reg[4]_i_1 (\mem_rdata_word_reg[4]_i_1 ),
        .\mem_rdata_word_reg[5]_i_1 (\mem_rdata_word_reg[5]_i_1 ),
        .pbus_resp(pbus_resp[0]),
        .ram_i_req(ram_i_req),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_17),
        .ram_reg_bram_0_11(ram_reg_bram_0_18),
        .ram_reg_bram_0_12(ram_reg_bram_0_19),
        .ram_reg_bram_0_13(ram_reg_bram_0_20),
        .ram_reg_bram_0_14(ram_reg_bram_0_21),
        .ram_reg_bram_0_15(ram_reg_bram_0_38),
        .ram_reg_bram_0_16({ram_reg_bram_0_39[45:36],ram_reg_bram_0_39[11:4],ram_reg_bram_0_39[0]}),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_14),
        .ram_reg_bram_0_8(ram_reg_bram_0_15),
        .ram_reg_bram_0_9(ram_reg_bram_0_16),
        .sys_clk_BUFG(sys_clk_BUFG));
  iob_tdp_ram__parameterized0 \gen_main_mem_byte[1].main_mem_byte 
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .\decoded_imm_uj_reg[14] (\decoded_imm_uj_reg[14] [6:4]),
        .\decoded_rd_reg[1] (\decoded_rd_reg[1] ),
        .\decoded_rd_reg[1]_0 (mem_valid_reg_0),
        .\decoded_rd_reg[2] (\decoded_rd_reg[2] ),
        .\decoded_rd_reg[3] (\decoded_rd_reg[3] ),
        .\decoded_rd_reg[4] (\decoded_rd_reg[4] ),
        .\decoded_rs1_reg_rep[0] (\decoded_rs1_reg_rep[0] ),
        .instr_jalr0(instr_jalr0),
        .instr_jalr_reg(instr_jalr_reg),
        .instr_jalr_reg_0(instr_jalr_reg_0),
        .\mem_rdata_q_reg[11] (\mem_rdata_q_reg[11] [4:1]),
        .\mem_rdata_q_reg[14] (\mem_rdata_q_reg[14] [3:1]),
        .\mem_rdata_q_reg[15] (\mem_rdata_q_reg[15] ),
        .\mem_rdata_q_reg[8] (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[8]_0 (\mem_rdata_q_reg[8]_0 ),
        .pbus_resp(pbus_resp[8:1]),
        .ram_i_req(ram_i_req),
        .ram_reg_bram_0_0(ram_reg_bram_0_6),
        .ram_reg_bram_0_1(ram_reg_bram_0_7),
        .ram_reg_bram_0_10(ram_reg_bram_0_40),
        .ram_reg_bram_0_11(ram_reg_bram_0_41),
        .ram_reg_bram_0_2(ram_reg_bram_0_8),
        .ram_reg_bram_0_3(ram_reg_bram_0_9),
        .ram_reg_bram_0_4(ram_reg_bram_0_10),
        .ram_reg_bram_0_5(ram_reg_bram_0_11),
        .ram_reg_bram_0_6(ram_reg_bram_0_12),
        .ram_reg_bram_0_7(ram_reg_bram_0_13),
        .ram_reg_bram_0_8(ram_reg_bram_0_38),
        .ram_reg_bram_0_9({ram_reg_bram_0_39[45:36],ram_reg_bram_0_39[19:12],ram_reg_bram_0_39[1]}),
        .sys_clk_BUFG(sys_clk_BUFG));
  iob_tdp_ram__parameterized1 \gen_main_mem_byte[2].main_mem_byte 
       (.ADDRARDADDR(ADDRARDADDR),
        .cpu_instr(cpu_instr),
        .\mem_rdata_q_reg[16] (\mem_rdata_q_reg[24]_0 ),
        .\mem_rdata_q_reg[16]_0 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[23] (\mem_rdata_q_reg[15] ),
        .ram_i_req(ram_i_req),
        .ram_reg_bram_0_0(ram_reg_bram_0_22),
        .ram_reg_bram_0_1(ram_reg_bram_0_23),
        .ram_reg_bram_0_10(ram_reg_bram_0_42),
        .ram_reg_bram_0_11(ram_reg_bram_0_43),
        .ram_reg_bram_0_2(ram_reg_bram_0_24),
        .ram_reg_bram_0_3(ram_reg_bram_0_25),
        .ram_reg_bram_0_4(ram_reg_bram_0_26),
        .ram_reg_bram_0_5(ram_reg_bram_0_27),
        .ram_reg_bram_0_6(ram_reg_bram_0_28),
        .ram_reg_bram_0_7(ram_reg_bram_0_29),
        .ram_reg_bram_0_8(ram_reg_bram_0_38),
        .ram_reg_bram_0_9({ram_reg_bram_0_39[45:36],ram_reg_bram_0_39[27:20],ram_reg_bram_0_39[2]}),
        .sys_clk_BUFG(sys_clk_BUFG));
  iob_tdp_ram__parameterized2 \gen_main_mem_byte[3].main_mem_byte 
       (.ADDRARDADDR(ADDRARDADDR),
        .cpu_instr(cpu_instr),
        .\mem_rdata_q_reg[24] (\mem_rdata_q_reg[24]_0 ),
        .\mem_rdata_q_reg[24]_0 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[31] (\mem_rdata_q_reg[15] ),
        .ram_i_req(ram_i_req),
        .ram_reg_bram_0_0(ram_reg_bram_0_30),
        .ram_reg_bram_0_1(ram_reg_bram_0_31),
        .ram_reg_bram_0_10(ram_reg_bram_0_44),
        .ram_reg_bram_0_11(ram_reg_bram_0_45),
        .ram_reg_bram_0_2(ram_reg_bram_0_32),
        .ram_reg_bram_0_3(ram_reg_bram_0_33),
        .ram_reg_bram_0_4(ram_reg_bram_0_34),
        .ram_reg_bram_0_5(ram_reg_bram_0_35),
        .ram_reg_bram_0_6(ram_reg_bram_0_36),
        .ram_reg_bram_0_7(ram_reg_bram_0_37),
        .ram_reg_bram_0_8(ram_reg_bram_0_38),
        .ram_reg_bram_0_9({ram_reg_bram_0_39[45:28],ram_reg_bram_0_39[3]}),
        .sys_clk_BUFG(sys_clk_BUFG));
  FDCE i_ready_reg
       (.C(sys_clk_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(ram_i_req[2]),
        .Q(i_ready_reg_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[0]_i_1 
       (.I0(\decoded_imm_uj_reg[14] [0]),
        .I1(mem_valid_reg_0),
        .I2(\mem_rdata_q_reg[0] ),
        .O(\mem_rdata_q_reg[14] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    \mem_rdata_q[14]_i_2 
       (.I0(cpu_valid),
        .I1(mem_valid_reg_2),
        .I2(\mem_rdata_q_reg[15] ),
        .I3(i_ready_reg_0),
        .I4(\mem_rdata_q[14]_i_4_n_1 ),
        .O(mem_valid_reg_0));
  LUT6 #(
    .INIT(64'hFF888888F888F888)) 
    \mem_rdata_q[14]_i_4 
       (.I0(slaves_resp),
        .I1(\mem_rdata_q[14]_i_2_0 ),
        .I2(d_ready),
        .I3(\mem_rdata_q[14]_i_2_1 ),
        .I4(cpu_ready),
        .I5(\mem_rdata_q_reg[24] ),
        .O(\mem_rdata_q[14]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAEAA)) 
    mem_valid_i_2
       (.I0(\mem_rdata_q[14]_i_4_n_1 ),
        .I1(i_ready_reg_0),
        .I2(s_sel_reg),
        .I3(cpu_instr),
        .I4(sel_reg),
        .I5(mem_valid_reg_2),
        .O(i_ready_reg_1));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_45
       (.I0(mem_valid_reg),
        .I1(cpu_instr),
        .O(cpu_d_req__0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_46
       (.I0(i_ready_reg_1),
        .I1(cpu_valid),
        .O(mem_valid_reg));
endmodule

module system
   (rom_r_valid,
    uart_txd_OBUF,
    Q,
    n_0_996_BUFG_inst_n_1,
    sys_clk_BUFG,
    reset_IBUF,
    D,
    DOUTADOUT,
    E);
  output rom_r_valid;
  output uart_txd_OBUF;
  output [9:0]Q;
  output n_0_996_BUFG_inst_n_1;
  input sys_clk_BUFG;
  input reset_IBUF;
  input [0:0]D;
  input [31:0]DOUTADOUT;
  input [0:0]E;

  wire [0:0]D;
  wire [31:0]DOUTADOUT;
  wire [0:0]E;
  wire [9:0]Q;
  wire TIMER_ENABLE;
  wire TIMER_RESET;
  wire TIMER_SAMPLE;
  wire [15:8]bit_duration;
  wire boot;
  wire \boot_ctr0/cpu_rst_req ;
  wire [68:68]boot_ctr_req;
  wire boot_reset;
  wire [63:0]counter_reg;
  wire [67:67]cpu_d_req;
  wire [68:68]cpu_d_req__0;
  wire [67:67]cpu_i_req;
  wire cpu_instr;
  wire cpu_n_1;
  wire cpu_n_100;
  wire cpu_n_101;
  wire cpu_n_102;
  wire cpu_n_103;
  wire cpu_n_104;
  wire cpu_n_105;
  wire cpu_n_106;
  wire cpu_n_107;
  wire cpu_n_108;
  wire cpu_n_109;
  wire cpu_n_110;
  wire cpu_n_111;
  wire cpu_n_112;
  wire cpu_n_113;
  wire cpu_n_114;
  wire cpu_n_115;
  wire cpu_n_116;
  wire cpu_n_117;
  wire cpu_n_118;
  wire cpu_n_119;
  wire cpu_n_120;
  wire cpu_n_121;
  wire cpu_n_122;
  wire cpu_n_123;
  wire cpu_n_124;
  wire cpu_n_125;
  wire cpu_n_126;
  wire cpu_n_127;
  wire cpu_n_129;
  wire cpu_n_176;
  wire cpu_n_178;
  wire cpu_n_179;
  wire cpu_n_180;
  wire cpu_n_181;
  wire cpu_n_182;
  wire cpu_n_183;
  wire cpu_n_184;
  wire cpu_n_3;
  wire cpu_n_31;
  wire cpu_n_32;
  wire cpu_n_33;
  wire cpu_n_34;
  wire cpu_n_35;
  wire cpu_n_38;
  wire cpu_n_4;
  wire cpu_n_42;
  wire cpu_n_43;
  wire cpu_n_44;
  wire cpu_n_45;
  wire cpu_n_46;
  wire cpu_n_48;
  wire cpu_n_58;
  wire cpu_n_59;
  wire cpu_n_6;
  wire cpu_n_64;
  wire cpu_n_66;
  wire cpu_n_67;
  wire cpu_n_68;
  wire cpu_n_69;
  wire cpu_n_7;
  wire cpu_n_70;
  wire cpu_n_71;
  wire cpu_n_72;
  wire cpu_n_73;
  wire cpu_n_75;
  wire cpu_n_8;
  wire cpu_n_92;
  wire cpu_n_93;
  wire cpu_n_94;
  wire cpu_n_95;
  wire cpu_n_96;
  wire cpu_n_97;
  wire cpu_n_98;
  wire cpu_n_99;
  wire cpu_valid;
  wire data_write_en5_out;
  wire dbus_split_n_1;
  wire dbus_split_n_2;
  wire dbus_split_n_3;
  wire div_write_en7_out;
  wire \ibus_merge/sel ;
  wire \ibus_merge/sel_reg ;
  wire int_mem0_n_1;
  wire int_mem0_n_10;
  wire int_mem0_n_11;
  wire int_mem0_n_12;
  wire int_mem0_n_13;
  wire int_mem0_n_14;
  wire int_mem0_n_15;
  wire int_mem0_n_16;
  wire int_mem0_n_17;
  wire int_mem0_n_18;
  wire int_mem0_n_19;
  wire int_mem0_n_20;
  wire int_mem0_n_21;
  wire int_mem0_n_22;
  wire int_mem0_n_23;
  wire int_mem0_n_24;
  wire int_mem0_n_25;
  wire int_mem0_n_27;
  wire int_mem0_n_28;
  wire int_mem0_n_29;
  wire int_mem0_n_30;
  wire int_mem0_n_31;
  wire int_mem0_n_32;
  wire int_mem0_n_33;
  wire int_mem0_n_34;
  wire int_mem0_n_35;
  wire int_mem0_n_36;
  wire int_mem0_n_37;
  wire int_mem0_n_38;
  wire int_mem0_n_39;
  wire int_mem0_n_40;
  wire int_mem0_n_41;
  wire int_mem0_n_42;
  wire int_mem0_n_43;
  wire int_mem0_n_44;
  wire int_mem0_n_45;
  wire int_mem0_n_46;
  wire int_mem0_n_47;
  wire int_mem0_n_48;
  wire int_mem0_n_49;
  wire int_mem0_n_50;
  wire int_mem0_n_6;
  wire int_mem0_n_61;
  wire int_mem0_n_64;
  wire int_mem0_n_65;
  wire int_mem0_n_67;
  wire int_mem0_n_68;
  wire int_mem0_n_69;
  wire int_mem0_n_70;
  wire int_mem0_n_71;
  wire int_mem0_n_72;
  wire int_mem0_n_73;
  wire int_mem0_n_74;
  wire int_mem0_n_75;
  wire int_mem0_n_76;
  wire int_mem0_n_77;
  wire int_mem0_n_78;
  wire int_mem0_n_8;
  wire int_mem0_n_80;
  wire int_mem0_n_9;
  wire n_0_996_BUFG_inst_n_1;
  wire [9:0]p_0_in1_in;
  wire [31:12]p_2_in;
  wire [66:65]pbus_req;
  wire [16:1]pbus_resp;
  wire pbus_split_n_1;
  wire pbus_split_n_2;
  wire pbus_split_n_3;
  wire pbus_split_n_4;
  wire pbus_split_n_5;
  wire [5:5]\picorv32_core/cpu_state0_out ;
  wire \picorv32_core/instr_jalr0 ;
  wire \picorv32_core/mem_do_rinst0 ;
  wire \picorv32_core/mem_state2 ;
  wire [2:0]\picorv32_core/p_0_in ;
  wire \picorv32_core/pcpi_div/pcpi_ready0 ;
  wire \picorv32_core/pcpi_div/quotient_msk ;
  wire [11:10]ram_d_addr;
  wire [47:0]ram_i_req;
  wire [9:0]ram_w_addr;
  wire recv_buf_valid;
  wire reset_IBUF;
  wire rom_r_valid;
  wire rst_soft;
  wire [0:0]s_sel_reg;
  wire [0:0]send_bitcnt;
  wire [206:4]slaves_req;
  wire [66:0]slaves_resp;
  wire sys_clk_BUFG;
  wire timer_n_5;
  wire timer_n_68;
  wire timer_n_69;
  wire timer_n_70;
  wire timer_n_71;
  wire timer_n_72;
  wire tx_en;
  wire uart_n_16;
  wire uart_n_18;
  wire uart_n_19;
  wire uart_n_20;
  wire uart_n_21;
  wire uart_n_22;
  wire uart_n_23;
  wire uart_n_24;
  wire uart_n_25;
  wire uart_n_26;
  wire uart_n_27;
  wire uart_n_28;
  wire uart_n_29;
  wire uart_n_30;
  wire uart_n_31;
  wire uart_n_7;
  wire uart_txd_OBUF;

  iob_picorv32 cpu
       (.ADDRARDADDR({ram_d_addr,p_0_in1_in}),
        .D(int_mem0_n_78),
        .DINADIN({cpu_n_96,cpu_n_97,cpu_n_98,cpu_n_99,cpu_n_100,cpu_n_101,cpu_n_102,cpu_n_103}),
        .DOUTADOUT(DOUTADOUT),
        .E(uart_n_24),
        .Q(cpu_n_3),
        .SR(\picorv32_core/mem_state2 ),
        .TIMER_ENABLE(TIMER_ENABLE),
        .TIMER_RESET(TIMER_RESET),
        .\TIMER_SAMPLE_reg[0] (TIMER_SAMPLE),
        .WEA(cpu_n_92),
        .boot(boot),
        .boot_ctr_req(boot_ctr_req),
        .boot_reset(boot_reset),
        .\counter_reg_reg[0] (cpu_n_48),
        .\counter_reg_reg[15] ({pbus_resp[16:9],pbus_resp[3]}),
        .cpu_d_req(cpu_d_req),
        .cpu_d_req__0(cpu_d_req__0),
        .cpu_i_req(cpu_i_req),
        .cpu_instr(cpu_instr),
        .cpu_rst_req(\boot_ctr0/cpu_rst_req ),
        .\cpu_state_reg[5] (\picorv32_core/cpu_state0_out ),
        .\cpu_state_reg[7] (int_mem0_n_61),
        .cpu_valid(cpu_valid),
        .data_write_en5_out(data_write_en5_out),
        .\decoded_imm_uj_reg[14] ({int_mem0_n_67,int_mem0_n_68,int_mem0_n_69,int_mem0_n_70}),
        .\decoded_imm_uj_reg[29] (int_mem0_n_65),
        .\decoded_rd_reg[4] ({int_mem0_n_73,int_mem0_n_74,int_mem0_n_75,int_mem0_n_76,int_mem0_n_77}),
        .instr_jal_reg(int_mem0_n_71),
        .instr_jalr0(\picorv32_core/instr_jalr0 ),
        .instr_jalr_reg(int_mem0_n_16),
        .is_beq_bne_blt_bge_bltu_bgeu_reg(int_mem0_n_72),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_0(int_mem0_n_10),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_1(int_mem0_n_11),
        .\mem_addr_reg[30] (cpu_n_7),
        .\mem_addr_reg[31] ({p_2_in[31],p_2_in[13:12]}),
        .\mem_addr_reg[31]_0 (cpu_n_64),
        .\mem_addr_reg[31]_1 (cpu_n_176),
        .\mem_addr_reg[3] (cpu_n_58),
        .\mem_addr_reg[3]_0 (cpu_n_59),
        .\mem_addr_reg[4] (div_write_en7_out),
        .mem_do_rinst0(\picorv32_core/mem_do_rinst0 ),
        .mem_instr_reg(pbus_req),
        .mem_instr_reg_0(cpu_n_129),
        .\mem_rdata_q_reg[0] (cpu_n_4),
        .\mem_rdata_q_reg[10] (cpu_n_182),
        .\mem_rdata_q_reg[10]_0 (int_mem0_n_20),
        .\mem_rdata_q_reg[11] (cpu_n_184),
        .\mem_rdata_q_reg[11]_0 (int_mem0_n_21),
        .\mem_rdata_q_reg[14] ({\picorv32_core/p_0_in ,cpu_n_42,cpu_n_43,cpu_n_44,cpu_n_45}),
        .\mem_rdata_q_reg[15] (cpu_n_180),
        .\mem_rdata_q_reg[15]_0 (uart_n_16),
        .\mem_rdata_q_reg[15]_1 (bit_duration),
        .\mem_rdata_q_reg[15]_2 (int_mem0_n_25),
        .\mem_rdata_q_reg[16] (int_mem0_n_35),
        .\mem_rdata_q_reg[17] (int_mem0_n_36),
        .\mem_rdata_q_reg[18] (int_mem0_n_37),
        .\mem_rdata_q_reg[19] (int_mem0_n_38),
        .\mem_rdata_q_reg[1] (uart_n_18),
        .\mem_rdata_q_reg[1]_0 (int_mem0_n_28),
        .\mem_rdata_q_reg[20] (int_mem0_n_39),
        .\mem_rdata_q_reg[21] (int_mem0_n_40),
        .\mem_rdata_q_reg[22] (int_mem0_n_41),
        .\mem_rdata_q_reg[23] (int_mem0_n_42),
        .\mem_rdata_q_reg[24] (int_mem0_n_43),
        .\mem_rdata_q_reg[25] (int_mem0_n_44),
        .\mem_rdata_q_reg[26] (int_mem0_n_45),
        .\mem_rdata_q_reg[27] (int_mem0_n_46),
        .\mem_rdata_q_reg[28] (int_mem0_n_47),
        .\mem_rdata_q_reg[29] (int_mem0_n_48),
        .\mem_rdata_q_reg[2] (uart_n_19),
        .\mem_rdata_q_reg[2]_0 (int_mem0_n_29),
        .\mem_rdata_q_reg[30] (int_mem0_n_49),
        .\mem_rdata_q_reg[31] ({counter_reg[63:40],counter_reg[38:8],counter_reg[6:0]}),
        .\mem_rdata_q_reg[31]_0 (int_mem0_n_50),
        .\mem_rdata_q_reg[31]_1 (pbus_split_n_1),
        .\mem_rdata_q_reg[3] (uart_n_20),
        .\mem_rdata_q_reg[3]_0 (int_mem0_n_30),
        .\mem_rdata_q_reg[4] (uart_n_21),
        .\mem_rdata_q_reg[4]_0 (int_mem0_n_31),
        .\mem_rdata_q_reg[5] (cpu_n_38),
        .\mem_rdata_q_reg[5]_0 (uart_n_22),
        .\mem_rdata_q_reg[5]_1 (int_mem0_n_32),
        .\mem_rdata_q_reg[6] (cpu_n_178),
        .\mem_rdata_q_reg[6]_0 (uart_n_23),
        .\mem_rdata_q_reg[6]_1 (dbus_split_n_1),
        .\mem_rdata_q_reg[6]_2 (int_mem0_n_33),
        .\mem_rdata_q_reg[7] (cpu_n_46),
        .\mem_rdata_q_reg[7]_0 (int_mem0_n_17),
        .\mem_rdata_q_reg[7]_1 (int_mem0_n_64),
        .\mem_rdata_q_reg[8] (cpu_n_183),
        .\mem_rdata_q_reg[8]_0 (int_mem0_n_6),
        .\mem_rdata_q_reg[8]_1 (int_mem0_n_18),
        .\mem_rdata_q_reg[9] (cpu_n_181),
        .\mem_rdata_q_reg[9]_0 (int_mem0_n_19),
        .\mem_rdata_word_reg[0]_i_4 (pbus_split_n_4),
        .\mem_rdata_word_reg[1]_i_4 ({pbus_split_n_2,pbus_split_n_3}),
        .\mem_rdata_word_reg[2] (int_mem0_n_12),
        .\mem_rdata_word_reg[3] (int_mem0_n_13),
        .\mem_rdata_word_reg[4] (int_mem0_n_14),
        .\mem_rdata_word_reg[4]_i_1 (int_mem0_n_22),
        .\mem_rdata_word_reg[5] (int_mem0_n_15),
        .\mem_rdata_word_reg[5]_i_1 (int_mem0_n_23),
        .\mem_rdata_word_reg[6]_i_1 (int_mem0_n_24),
        .\mem_rdata_word_reg[7]_i_1 (pbus_resp[8]),
        .\mem_rdata_word_reg[7]_i_1_0 (int_mem0_n_34),
        .\mem_state_reg[0] (cpu_n_179),
        .mem_valid_reg(int_mem0_n_27),
        .\mem_wdata_reg[0] (cpu_n_6),
        .\mem_wdata_reg[0]_0 (cpu_n_33),
        .\mem_wdata_reg[0]_1 (cpu_n_34),
        .\mem_wdata_reg[0]_2 (cpu_n_35),
        .\mem_wdata_reg[15] ({cpu_n_104,cpu_n_105,cpu_n_106,cpu_n_107,cpu_n_108,cpu_n_109,cpu_n_110,cpu_n_111}),
        .\mem_wdata_reg[23] ({cpu_n_112,cpu_n_113,cpu_n_114,cpu_n_115,cpu_n_116,cpu_n_117,cpu_n_118,cpu_n_119}),
        .\mem_wdata_reg[31] ({cpu_n_120,cpu_n_121,cpu_n_122,cpu_n_123,cpu_n_124,cpu_n_125,cpu_n_126,cpu_n_127}),
        .\mem_wdata_reg[7] ({cpu_n_66,cpu_n_67,cpu_n_68,cpu_n_69,cpu_n_70,cpu_n_71,cpu_n_72,cpu_n_73}),
        .\mem_wstrb_reg[0] (cpu_n_31),
        .\mem_wstrb_reg[0]_0 (int_mem0_n_80),
        .\mem_wstrb_reg[1] (cpu_n_93),
        .\mem_wstrb_reg[2] (cpu_n_94),
        .\mem_wstrb_reg[3] (cpu_n_95),
        .\mem_wstrb_reg[3]_0 (E),
        .n_0_996_BUFG_inst_n_1(n_0_996_BUFG_inst_n_1),
        .pcpi_ready0(\picorv32_core/pcpi_div/pcpi_ready0 ),
        .\quotient_msk_reg[31] (\picorv32_core/pcpi_div/quotient_msk ),
        .ram_i_req({ram_i_req[47:38],ram_i_req[35:0]}),
        .ram_reg_bram_0(int_mem0_n_1),
        .ram_reg_bram_0_0(int_mem0_n_8),
        .ram_reg_bram_0_1(ram_w_addr),
        .ready_reg(int_mem0_n_9),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg(cpu_n_8),
        .reset_IBUF(reset_IBUF),
        .rst_soft(rst_soft),
        .sel(\ibus_merge/sel ),
        .sel_reg(\ibus_merge/sel_reg ),
        .\send_bitcnt_reg[0] (cpu_n_75),
        .\send_bitcnt_reg[0]_0 (send_bitcnt),
        .\send_pattern_reg[7] ({uart_n_25,uart_n_26,uart_n_27,uart_n_28,uart_n_29,uart_n_30,uart_n_31}),
        .slaves_req({slaves_req[206],slaves_req[137],slaves_req[68],slaves_req[40:38],slaves_req[19:4]}),
        .sys_clk_BUFG(sys_clk_BUFG),
        .trap_reg(cpu_n_1),
        .tx_en(tx_en),
        .tx_en_reg(cpu_n_32));
  split__parameterized0 dbus_split
       (.cpu_d_req(cpu_d_req),
        .cpu_instr(cpu_instr),
        .reset_IBUF(reset_IBUF),
        .\s_sel_reg_reg[0]_0 (dbus_split_n_1),
        .\s_sel_reg_reg[0]_1 (dbus_split_n_2),
        .\s_sel_reg_reg[0]_2 (dbus_split_n_3),
        .sys_clk_BUFG(sys_clk_BUFG));
  split ibus_split
       (.cpu_i_req(cpu_i_req),
        .reset_IBUF(reset_IBUF),
        .s_sel_reg(s_sel_reg),
        .sys_clk_BUFG(sys_clk_BUFG));
  int_mem int_mem0
       (.ADDRARDADDR({ram_d_addr,p_0_in1_in}),
        .D(int_mem0_n_78),
        .DINADIN({cpu_n_96,cpu_n_97,cpu_n_98,cpu_n_99,cpu_n_100,cpu_n_101,cpu_n_102,cpu_n_103}),
        .Q(ram_w_addr),
        .SR(\picorv32_core/mem_state2 ),
        .WEA(cpu_n_92),
        .boot(boot),
        .boot_ctr_req(boot_ctr_req),
        .boot_reg(cpu_n_6),
        .boot_reset(boot_reset),
        .cpu_d_req__0(cpu_d_req__0),
        .cpu_instr(cpu_instr),
        .cpu_rst_reg(int_mem0_n_61),
        .cpu_rst_reg_0(\picorv32_core/pcpi_div/quotient_msk ),
        .cpu_rst_reg_1(int_mem0_n_80),
        .cpu_rst_reg_2(\picorv32_core/cpu_state0_out ),
        .cpu_rst_req(\boot_ctr0/cpu_rst_req ),
        .\cpu_state_reg[5] (cpu_n_3),
        .cpu_valid(cpu_valid),
        .\decoded_imm_uj_reg[14] ({\picorv32_core/p_0_in ,cpu_n_42,cpu_n_43,cpu_n_44,cpu_n_45}),
        .\decoded_rd_reg[0] (cpu_n_46),
        .\decoded_rd_reg[1] (cpu_n_183),
        .\decoded_rd_reg[2] (cpu_n_181),
        .\decoded_rd_reg[3] (cpu_n_182),
        .\decoded_rd_reg[4] (cpu_n_184),
        .\decoded_rs1_reg_rep[0] (cpu_n_180),
        .i_ready_reg(int_mem0_n_27),
        .instr_jal_i_4(timer_n_71),
        .instr_jal_reg(timer_n_68),
        .instr_jalr0(\picorv32_core/instr_jalr0 ),
        .instr_jalr_i_2(timer_n_5),
        .instr_jalr_reg(cpu_n_178),
        .instr_jalr_reg_0(cpu_n_4),
        .is_beq_bne_blt_bge_bltu_bgeu_reg(cpu_n_38),
        .mem_do_rinst0(\picorv32_core/mem_do_rinst0 ),
        .mem_do_rinst_reg(cpu_n_179),
        .mem_instr_reg(int_mem0_n_10),
        .\mem_rdata_q[14]_i_2 (pbus_split_n_1),
        .\mem_rdata_q[14]_i_2_0 (dbus_split_n_3),
        .\mem_rdata_q_reg[11] ({int_mem0_n_73,int_mem0_n_74,int_mem0_n_75,int_mem0_n_76,int_mem0_n_77}),
        .\mem_rdata_q_reg[14] ({int_mem0_n_67,int_mem0_n_68,int_mem0_n_69,int_mem0_n_70}),
        .\mem_rdata_q_reg[24] (dbus_split_n_1),
        .\mem_rdata_q_reg[3] (int_mem0_n_71),
        .\mem_rdata_q_reg[6] (int_mem0_n_72),
        .\mem_rdata_q_reg[7] (uart_n_7),
        .\mem_rdata_q_reg[8] (cpu_n_129),
        .\mem_rdata_q_reg[8]_0 (dbus_split_n_2),
        .\mem_rdata_word_reg[4]_i_1 (timer_n_69),
        .\mem_rdata_word_reg[5]_i_1 (timer_n_70),
        .mem_valid_reg(int_mem0_n_9),
        .mem_valid_reg_0(int_mem0_n_64),
        .mem_valid_reg_1(int_mem0_n_65),
        .mem_valid_reg_2(pbus_split_n_5),
        .\mem_wstrb_reg[0] (cpu_n_1),
        .pbus_resp({pbus_resp[16:9],pbus_resp[3],pbus_resp[1]}),
        .pcpi_ready0(\picorv32_core/pcpi_div/pcpi_ready0 ),
        .ram_reg_bram_0(int_mem0_n_11),
        .ram_reg_bram_0_0(int_mem0_n_12),
        .ram_reg_bram_0_1(int_mem0_n_13),
        .ram_reg_bram_0_10(int_mem0_n_22),
        .ram_reg_bram_0_11(int_mem0_n_23),
        .ram_reg_bram_0_12(int_mem0_n_24),
        .ram_reg_bram_0_13(int_mem0_n_25),
        .ram_reg_bram_0_14(int_mem0_n_28),
        .ram_reg_bram_0_15(int_mem0_n_29),
        .ram_reg_bram_0_16(int_mem0_n_30),
        .ram_reg_bram_0_17(int_mem0_n_31),
        .ram_reg_bram_0_18(int_mem0_n_32),
        .ram_reg_bram_0_19(int_mem0_n_33),
        .ram_reg_bram_0_2(int_mem0_n_14),
        .ram_reg_bram_0_20(int_mem0_n_34),
        .ram_reg_bram_0_21(int_mem0_n_35),
        .ram_reg_bram_0_22(int_mem0_n_36),
        .ram_reg_bram_0_23(int_mem0_n_37),
        .ram_reg_bram_0_24(int_mem0_n_38),
        .ram_reg_bram_0_25(int_mem0_n_39),
        .ram_reg_bram_0_26(int_mem0_n_40),
        .ram_reg_bram_0_27(int_mem0_n_41),
        .ram_reg_bram_0_28(int_mem0_n_42),
        .ram_reg_bram_0_29(int_mem0_n_43),
        .ram_reg_bram_0_3(int_mem0_n_15),
        .ram_reg_bram_0_30(int_mem0_n_44),
        .ram_reg_bram_0_31(int_mem0_n_45),
        .ram_reg_bram_0_32(int_mem0_n_46),
        .ram_reg_bram_0_33(int_mem0_n_47),
        .ram_reg_bram_0_34(int_mem0_n_48),
        .ram_reg_bram_0_35(int_mem0_n_49),
        .ram_reg_bram_0_36(int_mem0_n_50),
        .ram_reg_bram_0_37(cpu_n_64),
        .ram_reg_bram_0_38({ram_i_req[47:38],ram_i_req[35:0]}),
        .ram_reg_bram_0_39({cpu_n_104,cpu_n_105,cpu_n_106,cpu_n_107,cpu_n_108,cpu_n_109,cpu_n_110,cpu_n_111}),
        .ram_reg_bram_0_4(int_mem0_n_16),
        .ram_reg_bram_0_40(cpu_n_93),
        .ram_reg_bram_0_41({cpu_n_112,cpu_n_113,cpu_n_114,cpu_n_115,cpu_n_116,cpu_n_117,cpu_n_118,cpu_n_119}),
        .ram_reg_bram_0_42(cpu_n_94),
        .ram_reg_bram_0_43({cpu_n_120,cpu_n_121,cpu_n_122,cpu_n_123,cpu_n_124,cpu_n_125,cpu_n_126,cpu_n_127}),
        .ram_reg_bram_0_44(cpu_n_95),
        .ram_reg_bram_0_45({p_2_in[31],p_2_in[13:12]}),
        .ram_reg_bram_0_5(int_mem0_n_17),
        .ram_reg_bram_0_6(int_mem0_n_18),
        .ram_reg_bram_0_7(int_mem0_n_19),
        .ram_reg_bram_0_8(int_mem0_n_20),
        .ram_reg_bram_0_9(int_mem0_n_21),
        .reset_IBUF(reset_IBUF),
        .\rom_r_addr_reg_rep[9] (Q),
        .rom_r_valid(rom_r_valid),
        .s_sel_reg(s_sel_reg),
        .\s_sel_reg_reg[0] (int_mem0_n_6),
        .\s_sel_reg_reg[0]_0 (cpu_n_7),
        .sel(\ibus_merge/sel ),
        .sel_en_reg(int_mem0_n_8),
        .sel_en_reg_0(cpu_n_176),
        .sel_reg(\ibus_merge/sel_reg ),
        .slaves_resp(slaves_resp[33]),
        .sram_valid_reg(int_mem0_n_1),
        .sys_clk_BUFG(sys_clk_BUFG));
  iob_knn knn
       (.reset_IBUF(reset_IBUF),
        .slaves_req(slaves_req[206]),
        .slaves_resp(slaves_resp[66]),
        .sys_clk_BUFG(sys_clk_BUFG));
  split__parameterized1 pbus_split
       (.D(pbus_req),
        .Q({pbus_split_n_2,pbus_split_n_3}),
        .cpu_instr(cpu_instr),
        .mem_instr_reg(pbus_split_n_1),
        .\mem_rdata_q[14]_i_2 (dbus_split_n_1),
        .reset_IBUF(reset_IBUF),
        .\s_sel_reg_reg[0]_0 (pbus_split_n_4),
        .\s_sel_reg_reg[0]_1 (pbus_split_n_5),
        .slaves_resp({slaves_resp[66],slaves_resp[0]}),
        .sys_clk_BUFG(sys_clk_BUFG));
  iob_timer timer
       (.E(TIMER_SAMPLE),
        .Q({counter_reg[63:40],counter_reg[38:8],counter_reg[6:0]}),
        .TIMER_ENABLE(TIMER_ENABLE),
        .\TIMER_ENABLE_reg[0]_0 (cpu_n_34),
        .TIMER_RESET(TIMER_RESET),
        .\TIMER_RESET_reg[0]_0 (cpu_n_35),
        .\TIMER_SAMPLE_reg[0]_0 (cpu_n_33),
        .\counter_reg_reg[1] (timer_n_5),
        .\counter_reg_reg[3] (timer_n_68),
        .\counter_reg_reg[4] (timer_n_69),
        .\counter_reg_reg[5] (timer_n_70),
        .\counter_reg_reg[6] (timer_n_71),
        .\counter_reg_reg[7] (timer_n_72),
        .\mem_rdata_word_reg[1]_i_3 (dbus_split_n_2),
        .\mem_rdata_word_reg[1]_i_3_0 (cpu_n_59),
        .\mem_rdata_word_reg[1]_i_3_1 (cpu_n_58),
        .\mem_rdata_word_reg[1]_i_3_2 (uart_n_18),
        .\mem_rdata_word_reg[3]_i_3 (uart_n_20),
        .\mem_rdata_word_reg[4]_i_3 (uart_n_21),
        .\mem_rdata_word_reg[5]_i_3 (uart_n_22),
        .\mem_rdata_word_reg[6]_i_3 (uart_n_23),
        .reset_IBUF(reset_IBUF),
        .slaves_req(slaves_req[137]),
        .slaves_resp(slaves_resp[33]),
        .sys_clk_BUFG(sys_clk_BUFG));
  iob_uart uart
       (.D(D),
        .E(uart_n_24),
        .Q(bit_duration),
        .\address_reg_reg[0]_0 (uart_n_16),
        .\bit_duration_reg[15]_0 (div_write_en7_out),
        .data_write_en5_out(data_write_en5_out),
        .\mem_rdata_q_reg[7] (dbus_split_n_2),
        .\mem_rdata_q_reg[7]_0 (timer_n_72),
        .\mem_rdata_word_reg[0]_i_3 (cpu_n_48),
        .\mem_rdata_word_reg[0]_i_4_0 ({pbus_split_n_2,pbus_split_n_3}),
        .pbus_resp({pbus_resp[8],pbus_resp[1]}),
        .\recv_buf_data_reg[1]_0 (uart_n_18),
        .\recv_buf_data_reg[2]_0 (uart_n_19),
        .\recv_buf_data_reg[3]_0 (uart_n_20),
        .\recv_buf_data_reg[4]_0 (uart_n_21),
        .\recv_buf_data_reg[5]_0 (uart_n_22),
        .\recv_buf_data_reg[6]_0 (uart_n_23),
        .\recv_buf_data_reg[7]_0 (uart_n_7),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg_0(cpu_n_8),
        .reset_IBUF(reset_IBUF),
        .rst_soft(rst_soft),
        .\send_bitcnt_reg[0]_0 (send_bitcnt),
        .\send_bitcnt_reg[0]_1 (cpu_n_75),
        .\send_pattern_reg[8]_0 ({uart_n_25,uart_n_26,uart_n_27,uart_n_28,uart_n_29,uart_n_30,uart_n_31}),
        .\send_pattern_reg[8]_1 ({cpu_n_66,cpu_n_67,cpu_n_68,cpu_n_69,cpu_n_70,cpu_n_71,cpu_n_72,cpu_n_73}),
        .slaves_req({slaves_req[68],slaves_req[40:38],slaves_req[19:4]}),
        .slaves_resp(slaves_resp[0]),
        .sys_clk_BUFG(sys_clk_BUFG),
        .tx_en(tx_en),
        .tx_en_reg_0(cpu_n_32),
        .uart_txd_OBUF(uart_txd_OBUF),
        .wstrb_reg_reg_0(cpu_n_31));
endmodule

module timer_core
   (\counter_reg_reg[1]_0 ,
    Q,
    \counter_reg_reg[3]_0 ,
    \counter_reg_reg[4]_0 ,
    \counter_reg_reg[5]_0 ,
    \counter_reg_reg[6]_0 ,
    \counter_reg_reg[7]_0 ,
    \time_counter_reg[0]_0 ,
    sys_clk_BUFG,
    \mem_rdata_word_reg[1]_i_3 ,
    \mem_rdata_word_reg[1]_i_3_0 ,
    \mem_rdata_word_reg[1]_i_3_1 ,
    \mem_rdata_word_reg[1]_i_3_2 ,
    \mem_rdata_word_reg[3]_i_3 ,
    \mem_rdata_word_reg[4]_i_3 ,
    \mem_rdata_word_reg[5]_i_3 ,
    \mem_rdata_word_reg[6]_i_3 ,
    reset_IBUF,
    TIMER_RESET,
    E);
  output \counter_reg_reg[1]_0 ;
  output [61:0]Q;
  output \counter_reg_reg[3]_0 ;
  output \counter_reg_reg[4]_0 ;
  output \counter_reg_reg[5]_0 ;
  output \counter_reg_reg[6]_0 ;
  output \counter_reg_reg[7]_0 ;
  input \time_counter_reg[0]_0 ;
  input sys_clk_BUFG;
  input \mem_rdata_word_reg[1]_i_3 ;
  input \mem_rdata_word_reg[1]_i_3_0 ;
  input \mem_rdata_word_reg[1]_i_3_1 ;
  input \mem_rdata_word_reg[1]_i_3_2 ;
  input \mem_rdata_word_reg[3]_i_3 ;
  input \mem_rdata_word_reg[4]_i_3 ;
  input \mem_rdata_word_reg[5]_i_3 ;
  input \mem_rdata_word_reg[6]_i_3 ;
  input reset_IBUF;
  input TIMER_RESET;
  input [0:0]E;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire GND_2;
  wire [61:0]Q;
  wire TIMER_RESET;
  wire [39:7]counter_reg;
  wire \counter_reg_reg[1]_0 ;
  wire \counter_reg_reg[3]_0 ;
  wire \counter_reg_reg[4]_0 ;
  wire \counter_reg_reg[5]_0 ;
  wire \counter_reg_reg[6]_0 ;
  wire \counter_reg_reg[7]_0 ;
  wire \mem_rdata_word_reg[1]_i_3 ;
  wire \mem_rdata_word_reg[1]_i_3_0 ;
  wire \mem_rdata_word_reg[1]_i_3_1 ;
  wire \mem_rdata_word_reg[1]_i_3_2 ;
  wire \mem_rdata_word_reg[3]_i_3 ;
  wire \mem_rdata_word_reg[4]_i_3 ;
  wire \mem_rdata_word_reg[5]_i_3 ;
  wire \mem_rdata_word_reg[6]_i_3 ;
  wire reset_IBUF;
  wire rst_int;
  wire sys_clk_BUFG;
  wire \time_counter[0]_i_3_n_1 ;
  wire [63:0]time_counter_reg;
  wire \time_counter_reg[0]_0 ;
  wire \time_counter_reg[0]_i_1_n_1 ;
  wire \time_counter_reg[0]_i_1_n_10 ;
  wire \time_counter_reg[0]_i_1_n_11 ;
  wire \time_counter_reg[0]_i_1_n_12 ;
  wire \time_counter_reg[0]_i_1_n_13 ;
  wire \time_counter_reg[0]_i_1_n_14 ;
  wire \time_counter_reg[0]_i_1_n_15 ;
  wire \time_counter_reg[0]_i_1_n_16 ;
  wire \time_counter_reg[0]_i_1_n_9 ;
  wire \time_counter_reg[16]_i_1_n_1 ;
  wire \time_counter_reg[16]_i_1_n_10 ;
  wire \time_counter_reg[16]_i_1_n_11 ;
  wire \time_counter_reg[16]_i_1_n_12 ;
  wire \time_counter_reg[16]_i_1_n_13 ;
  wire \time_counter_reg[16]_i_1_n_14 ;
  wire \time_counter_reg[16]_i_1_n_15 ;
  wire \time_counter_reg[16]_i_1_n_16 ;
  wire \time_counter_reg[16]_i_1_n_9 ;
  wire \time_counter_reg[24]_i_1_n_1 ;
  wire \time_counter_reg[24]_i_1_n_10 ;
  wire \time_counter_reg[24]_i_1_n_11 ;
  wire \time_counter_reg[24]_i_1_n_12 ;
  wire \time_counter_reg[24]_i_1_n_13 ;
  wire \time_counter_reg[24]_i_1_n_14 ;
  wire \time_counter_reg[24]_i_1_n_15 ;
  wire \time_counter_reg[24]_i_1_n_16 ;
  wire \time_counter_reg[24]_i_1_n_9 ;
  wire \time_counter_reg[32]_i_1_n_1 ;
  wire \time_counter_reg[32]_i_1_n_10 ;
  wire \time_counter_reg[32]_i_1_n_11 ;
  wire \time_counter_reg[32]_i_1_n_12 ;
  wire \time_counter_reg[32]_i_1_n_13 ;
  wire \time_counter_reg[32]_i_1_n_14 ;
  wire \time_counter_reg[32]_i_1_n_15 ;
  wire \time_counter_reg[32]_i_1_n_16 ;
  wire \time_counter_reg[32]_i_1_n_9 ;
  wire \time_counter_reg[40]_i_1_n_1 ;
  wire \time_counter_reg[40]_i_1_n_10 ;
  wire \time_counter_reg[40]_i_1_n_11 ;
  wire \time_counter_reg[40]_i_1_n_12 ;
  wire \time_counter_reg[40]_i_1_n_13 ;
  wire \time_counter_reg[40]_i_1_n_14 ;
  wire \time_counter_reg[40]_i_1_n_15 ;
  wire \time_counter_reg[40]_i_1_n_16 ;
  wire \time_counter_reg[40]_i_1_n_9 ;
  wire \time_counter_reg[48]_i_1_n_1 ;
  wire \time_counter_reg[48]_i_1_n_10 ;
  wire \time_counter_reg[48]_i_1_n_11 ;
  wire \time_counter_reg[48]_i_1_n_12 ;
  wire \time_counter_reg[48]_i_1_n_13 ;
  wire \time_counter_reg[48]_i_1_n_14 ;
  wire \time_counter_reg[48]_i_1_n_15 ;
  wire \time_counter_reg[48]_i_1_n_16 ;
  wire \time_counter_reg[48]_i_1_n_9 ;
  wire \time_counter_reg[56]_i_1_n_10 ;
  wire \time_counter_reg[56]_i_1_n_11 ;
  wire \time_counter_reg[56]_i_1_n_12 ;
  wire \time_counter_reg[56]_i_1_n_13 ;
  wire \time_counter_reg[56]_i_1_n_14 ;
  wire \time_counter_reg[56]_i_1_n_15 ;
  wire \time_counter_reg[56]_i_1_n_16 ;
  wire \time_counter_reg[56]_i_1_n_9 ;
  wire \time_counter_reg[8]_i_1_n_1 ;
  wire \time_counter_reg[8]_i_1_n_10 ;
  wire \time_counter_reg[8]_i_1_n_11 ;
  wire \time_counter_reg[8]_i_1_n_12 ;
  wire \time_counter_reg[8]_i_1_n_13 ;
  wire \time_counter_reg[8]_i_1_n_14 ;
  wire \time_counter_reg[8]_i_1_n_15 ;
  wire \time_counter_reg[8]_i_1_n_16 ;
  wire \time_counter_reg[8]_i_1_n_9 ;
  wire [7:0]\NLW_time_counter_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_time_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_time_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_time_counter_reg[32]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_time_counter_reg[40]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_time_counter_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_time_counter_reg[8]_i_1_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  FDRE \counter_reg_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[10]),
        .Q(Q[9]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[11]),
        .Q(Q[10]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[12]),
        .Q(Q[11]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[13]),
        .Q(Q[12]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[14]),
        .Q(Q[13]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[15]),
        .Q(Q[14]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[16]),
        .Q(Q[15]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[17]),
        .Q(Q[16]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[18]),
        .Q(Q[17]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[19]),
        .Q(Q[18]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[20]),
        .Q(Q[19]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[21]),
        .Q(Q[20]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[22]),
        .Q(Q[21]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[23]),
        .Q(Q[22]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[24]),
        .Q(Q[23]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[25]),
        .Q(Q[24]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[26]),
        .Q(Q[25]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[27]),
        .Q(Q[26]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[28]),
        .Q(Q[27]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[29]),
        .Q(Q[28]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[30]),
        .Q(Q[29]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[31]),
        .Q(Q[30]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[32] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[32]),
        .Q(Q[31]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[33] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[33]),
        .Q(Q[32]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[34] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[34]),
        .Q(Q[33]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[35] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[35]),
        .Q(Q[34]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[36] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[36]),
        .Q(Q[35]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[37] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[37]),
        .Q(Q[36]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[38] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[38]),
        .Q(Q[37]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[39] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[39]),
        .Q(counter_reg[39]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[3]),
        .Q(Q[3]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[40] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[40]),
        .Q(Q[38]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[41] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[41]),
        .Q(Q[39]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[42] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[42]),
        .Q(Q[40]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[43] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[43]),
        .Q(Q[41]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[44] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[44]),
        .Q(Q[42]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[45] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[45]),
        .Q(Q[43]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[46] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[46]),
        .Q(Q[44]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[47] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[47]),
        .Q(Q[45]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[48] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[48]),
        .Q(Q[46]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[49] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[49]),
        .Q(Q[47]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[4]),
        .Q(Q[4]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[50] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[50]),
        .Q(Q[48]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[51] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[51]),
        .Q(Q[49]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[52] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[52]),
        .Q(Q[50]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[53] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[53]),
        .Q(Q[51]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[54] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[54]),
        .Q(Q[52]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[55] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[55]),
        .Q(Q[53]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[56] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[56]),
        .Q(Q[54]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[57] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[57]),
        .Q(Q[55]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[58] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[58]),
        .Q(Q[56]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[59] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[59]),
        .Q(Q[57]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[5]),
        .Q(Q[5]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[60] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[60]),
        .Q(Q[58]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[61] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[61]),
        .Q(Q[59]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[62] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[62]),
        .Q(Q[60]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[63] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[63]),
        .Q(Q[61]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[6]),
        .Q(Q[6]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[7]),
        .Q(counter_reg[7]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[8]),
        .Q(Q[7]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(E),
        .D(time_counter_reg[9]),
        .Q(Q[8]),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_rdata_q[7]_i_3 
       (.I0(counter_reg[7]),
        .I1(\mem_rdata_word_reg[1]_i_3_0 ),
        .I2(counter_reg[39]),
        .I3(\mem_rdata_word_reg[1]_i_3_1 ),
        .O(\counter_reg_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_word_reg[1]_i_4 
       (.I0(\mem_rdata_word_reg[1]_i_3 ),
        .I1(Q[1]),
        .I2(\mem_rdata_word_reg[1]_i_3_0 ),
        .I3(Q[32]),
        .I4(\mem_rdata_word_reg[1]_i_3_1 ),
        .I5(\mem_rdata_word_reg[1]_i_3_2 ),
        .O(\counter_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_word_reg[3]_i_4 
       (.I0(\mem_rdata_word_reg[1]_i_3 ),
        .I1(Q[3]),
        .I2(\mem_rdata_word_reg[1]_i_3_0 ),
        .I3(Q[34]),
        .I4(\mem_rdata_word_reg[1]_i_3_1 ),
        .I5(\mem_rdata_word_reg[3]_i_3 ),
        .O(\counter_reg_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_word_reg[4]_i_4 
       (.I0(\mem_rdata_word_reg[1]_i_3 ),
        .I1(Q[4]),
        .I2(\mem_rdata_word_reg[1]_i_3_0 ),
        .I3(Q[35]),
        .I4(\mem_rdata_word_reg[1]_i_3_1 ),
        .I5(\mem_rdata_word_reg[4]_i_3 ),
        .O(\counter_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_word_reg[5]_i_4 
       (.I0(\mem_rdata_word_reg[1]_i_3 ),
        .I1(Q[5]),
        .I2(\mem_rdata_word_reg[1]_i_3_0 ),
        .I3(Q[36]),
        .I4(\mem_rdata_word_reg[1]_i_3_1 ),
        .I5(\mem_rdata_word_reg[5]_i_3 ),
        .O(\counter_reg_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \mem_rdata_word_reg[6]_i_4 
       (.I0(\mem_rdata_word_reg[1]_i_3 ),
        .I1(Q[6]),
        .I2(\mem_rdata_word_reg[1]_i_3_0 ),
        .I3(Q[37]),
        .I4(\mem_rdata_word_reg[1]_i_3_1 ),
        .I5(\mem_rdata_word_reg[6]_i_3 ),
        .O(\counter_reg_reg[6]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \time_counter[0]_i_2 
       (.I0(reset_IBUF),
        .I1(TIMER_RESET),
        .O(rst_int));
  LUT1 #(
    .INIT(2'h1)) 
    \time_counter[0]_i_3 
       (.I0(time_counter_reg[0]),
        .O(\time_counter[0]_i_3_n_1 ));
  FDCE \time_counter_reg[0] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_16 ),
        .Q(time_counter_reg[0]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \time_counter_reg[0]_i_1 
       (.CI(\<const0> ),
        .CI_TOP(GND_2),
        .CO({\time_counter_reg[0]_i_1_n_1 ,\NLW_time_counter_reg[0]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\time_counter_reg[0]_i_1_n_9 ,\time_counter_reg[0]_i_1_n_10 ,\time_counter_reg[0]_i_1_n_11 ,\time_counter_reg[0]_i_1_n_12 ,\time_counter_reg[0]_i_1_n_13 ,\time_counter_reg[0]_i_1_n_14 ,\time_counter_reg[0]_i_1_n_15 ,\time_counter_reg[0]_i_1_n_16 }),
        .S({time_counter_reg[7:1],\time_counter[0]_i_3_n_1 }));
  FDCE \time_counter_reg[10] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_14 ),
        .Q(time_counter_reg[10]));
  FDCE \time_counter_reg[11] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_13 ),
        .Q(time_counter_reg[11]));
  FDCE \time_counter_reg[12] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_12 ),
        .Q(time_counter_reg[12]));
  FDCE \time_counter_reg[13] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_11 ),
        .Q(time_counter_reg[13]));
  FDCE \time_counter_reg[14] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_10 ),
        .Q(time_counter_reg[14]));
  FDCE \time_counter_reg[15] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_9 ),
        .Q(time_counter_reg[15]));
  FDCE \time_counter_reg[16] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_16 ),
        .Q(time_counter_reg[16]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \time_counter_reg[16]_i_1 
       (.CI(\time_counter_reg[8]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\time_counter_reg[16]_i_1_n_1 ,\NLW_time_counter_reg[16]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[16]_i_1_n_9 ,\time_counter_reg[16]_i_1_n_10 ,\time_counter_reg[16]_i_1_n_11 ,\time_counter_reg[16]_i_1_n_12 ,\time_counter_reg[16]_i_1_n_13 ,\time_counter_reg[16]_i_1_n_14 ,\time_counter_reg[16]_i_1_n_15 ,\time_counter_reg[16]_i_1_n_16 }),
        .S(time_counter_reg[23:16]));
  FDCE \time_counter_reg[17] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_15 ),
        .Q(time_counter_reg[17]));
  FDCE \time_counter_reg[18] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_14 ),
        .Q(time_counter_reg[18]));
  FDCE \time_counter_reg[19] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_13 ),
        .Q(time_counter_reg[19]));
  FDCE \time_counter_reg[1] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_15 ),
        .Q(time_counter_reg[1]));
  FDCE \time_counter_reg[20] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_12 ),
        .Q(time_counter_reg[20]));
  FDCE \time_counter_reg[21] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_11 ),
        .Q(time_counter_reg[21]));
  FDCE \time_counter_reg[22] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_10 ),
        .Q(time_counter_reg[22]));
  FDCE \time_counter_reg[23] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_9 ),
        .Q(time_counter_reg[23]));
  FDCE \time_counter_reg[24] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_16 ),
        .Q(time_counter_reg[24]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \time_counter_reg[24]_i_1 
       (.CI(\time_counter_reg[16]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\time_counter_reg[24]_i_1_n_1 ,\NLW_time_counter_reg[24]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[24]_i_1_n_9 ,\time_counter_reg[24]_i_1_n_10 ,\time_counter_reg[24]_i_1_n_11 ,\time_counter_reg[24]_i_1_n_12 ,\time_counter_reg[24]_i_1_n_13 ,\time_counter_reg[24]_i_1_n_14 ,\time_counter_reg[24]_i_1_n_15 ,\time_counter_reg[24]_i_1_n_16 }),
        .S(time_counter_reg[31:24]));
  FDCE \time_counter_reg[25] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_15 ),
        .Q(time_counter_reg[25]));
  FDCE \time_counter_reg[26] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_14 ),
        .Q(time_counter_reg[26]));
  FDCE \time_counter_reg[27] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_13 ),
        .Q(time_counter_reg[27]));
  FDCE \time_counter_reg[28] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_12 ),
        .Q(time_counter_reg[28]));
  FDCE \time_counter_reg[29] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_11 ),
        .Q(time_counter_reg[29]));
  FDCE \time_counter_reg[2] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_14 ),
        .Q(time_counter_reg[2]));
  FDCE \time_counter_reg[30] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_10 ),
        .Q(time_counter_reg[30]));
  FDCE \time_counter_reg[31] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_9 ),
        .Q(time_counter_reg[31]));
  FDCE \time_counter_reg[32] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_16 ),
        .Q(time_counter_reg[32]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \time_counter_reg[32]_i_1 
       (.CI(\time_counter_reg[24]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\time_counter_reg[32]_i_1_n_1 ,\NLW_time_counter_reg[32]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[32]_i_1_n_9 ,\time_counter_reg[32]_i_1_n_10 ,\time_counter_reg[32]_i_1_n_11 ,\time_counter_reg[32]_i_1_n_12 ,\time_counter_reg[32]_i_1_n_13 ,\time_counter_reg[32]_i_1_n_14 ,\time_counter_reg[32]_i_1_n_15 ,\time_counter_reg[32]_i_1_n_16 }),
        .S(time_counter_reg[39:32]));
  FDCE \time_counter_reg[33] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_15 ),
        .Q(time_counter_reg[33]));
  FDCE \time_counter_reg[34] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_14 ),
        .Q(time_counter_reg[34]));
  FDCE \time_counter_reg[35] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_13 ),
        .Q(time_counter_reg[35]));
  FDCE \time_counter_reg[36] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_12 ),
        .Q(time_counter_reg[36]));
  FDCE \time_counter_reg[37] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_11 ),
        .Q(time_counter_reg[37]));
  FDCE \time_counter_reg[38] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_10 ),
        .Q(time_counter_reg[38]));
  FDCE \time_counter_reg[39] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_9 ),
        .Q(time_counter_reg[39]));
  FDCE \time_counter_reg[3] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_13 ),
        .Q(time_counter_reg[3]));
  FDCE \time_counter_reg[40] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_16 ),
        .Q(time_counter_reg[40]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \time_counter_reg[40]_i_1 
       (.CI(\time_counter_reg[32]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\time_counter_reg[40]_i_1_n_1 ,\NLW_time_counter_reg[40]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[40]_i_1_n_9 ,\time_counter_reg[40]_i_1_n_10 ,\time_counter_reg[40]_i_1_n_11 ,\time_counter_reg[40]_i_1_n_12 ,\time_counter_reg[40]_i_1_n_13 ,\time_counter_reg[40]_i_1_n_14 ,\time_counter_reg[40]_i_1_n_15 ,\time_counter_reg[40]_i_1_n_16 }),
        .S(time_counter_reg[47:40]));
  FDCE \time_counter_reg[41] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_15 ),
        .Q(time_counter_reg[41]));
  FDCE \time_counter_reg[42] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_14 ),
        .Q(time_counter_reg[42]));
  FDCE \time_counter_reg[43] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_13 ),
        .Q(time_counter_reg[43]));
  FDCE \time_counter_reg[44] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_12 ),
        .Q(time_counter_reg[44]));
  FDCE \time_counter_reg[45] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_11 ),
        .Q(time_counter_reg[45]));
  FDCE \time_counter_reg[46] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_10 ),
        .Q(time_counter_reg[46]));
  FDCE \time_counter_reg[47] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_9 ),
        .Q(time_counter_reg[47]));
  FDCE \time_counter_reg[48] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_16 ),
        .Q(time_counter_reg[48]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \time_counter_reg[48]_i_1 
       (.CI(\time_counter_reg[40]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\time_counter_reg[48]_i_1_n_1 ,\NLW_time_counter_reg[48]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[48]_i_1_n_9 ,\time_counter_reg[48]_i_1_n_10 ,\time_counter_reg[48]_i_1_n_11 ,\time_counter_reg[48]_i_1_n_12 ,\time_counter_reg[48]_i_1_n_13 ,\time_counter_reg[48]_i_1_n_14 ,\time_counter_reg[48]_i_1_n_15 ,\time_counter_reg[48]_i_1_n_16 }),
        .S(time_counter_reg[55:48]));
  FDCE \time_counter_reg[49] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_15 ),
        .Q(time_counter_reg[49]));
  FDCE \time_counter_reg[4] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_12 ),
        .Q(time_counter_reg[4]));
  FDCE \time_counter_reg[50] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_14 ),
        .Q(time_counter_reg[50]));
  FDCE \time_counter_reg[51] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_13 ),
        .Q(time_counter_reg[51]));
  FDCE \time_counter_reg[52] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_12 ),
        .Q(time_counter_reg[52]));
  FDCE \time_counter_reg[53] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_11 ),
        .Q(time_counter_reg[53]));
  FDCE \time_counter_reg[54] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_10 ),
        .Q(time_counter_reg[54]));
  FDCE \time_counter_reg[55] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_9 ),
        .Q(time_counter_reg[55]));
  FDCE \time_counter_reg[56] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_16 ),
        .Q(time_counter_reg[56]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \time_counter_reg[56]_i_1 
       (.CI(\time_counter_reg[48]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[56]_i_1_n_9 ,\time_counter_reg[56]_i_1_n_10 ,\time_counter_reg[56]_i_1_n_11 ,\time_counter_reg[56]_i_1_n_12 ,\time_counter_reg[56]_i_1_n_13 ,\time_counter_reg[56]_i_1_n_14 ,\time_counter_reg[56]_i_1_n_15 ,\time_counter_reg[56]_i_1_n_16 }),
        .S(time_counter_reg[63:56]));
  FDCE \time_counter_reg[57] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_15 ),
        .Q(time_counter_reg[57]));
  FDCE \time_counter_reg[58] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_14 ),
        .Q(time_counter_reg[58]));
  FDCE \time_counter_reg[59] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_13 ),
        .Q(time_counter_reg[59]));
  FDCE \time_counter_reg[5] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_11 ),
        .Q(time_counter_reg[5]));
  FDCE \time_counter_reg[60] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_12 ),
        .Q(time_counter_reg[60]));
  FDCE \time_counter_reg[61] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_11 ),
        .Q(time_counter_reg[61]));
  FDCE \time_counter_reg[62] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_10 ),
        .Q(time_counter_reg[62]));
  FDCE \time_counter_reg[63] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_9 ),
        .Q(time_counter_reg[63]));
  FDCE \time_counter_reg[6] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_10 ),
        .Q(time_counter_reg[6]));
  FDCE \time_counter_reg[7] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_9 ),
        .Q(time_counter_reg[7]));
  FDCE \time_counter_reg[8] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_16 ),
        .Q(time_counter_reg[8]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY8 \time_counter_reg[8]_i_1 
       (.CI(\time_counter_reg[0]_i_1_n_1 ),
        .CI_TOP(GND_2),
        .CO({\time_counter_reg[8]_i_1_n_1 ,\NLW_time_counter_reg[8]_i_1_CO_UNCONNECTED [6:0]}),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[8]_i_1_n_9 ,\time_counter_reg[8]_i_1_n_10 ,\time_counter_reg[8]_i_1_n_11 ,\time_counter_reg[8]_i_1_n_12 ,\time_counter_reg[8]_i_1_n_13 ,\time_counter_reg[8]_i_1_n_14 ,\time_counter_reg[8]_i_1_n_15 ,\time_counter_reg[8]_i_1_n_16 }),
        .S(time_counter_reg[15:8]));
  FDCE \time_counter_reg[9] 
       (.C(sys_clk_BUFG),
        .CE(\time_counter_reg[0]_0 ),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_15 ),
        .Q(time_counter_reg[9]));
endmodule

(* ECO_CHECKSUM = "c80e6876" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module top_system
   (c0_sys_clk_clk_p,
    c0_sys_clk_clk_n,
    reset,
    uart_txd,
    uart_rxd);
  input c0_sys_clk_clk_p;
  input c0_sys_clk_clk_n;
  input reset;
  output uart_txd;
  input uart_rxd;

  wire \<const0> ;
  wire \<const1> ;
  wire VCC_2;
  (* IBUF_LOW_PWR *) wire c0_sys_clk_clk_n;
  (* IBUF_LOW_PWR *) wire c0_sys_clk_clk_p;
  wire [31:0]\int_mem0/boot_ctr0/sp_rom0/rdata_reg ;
  wire [9:0]\int_mem0/rom_r_addr ;
  wire \int_mem0/rom_r_valid ;
  wire n_0_996_BUFG;
  wire n_0_996_BUFG_inst_n_1;
  wire reset;
  wire reset_IBUF;
  wire sys_clk;
  wire sys_clk_BUFG;
  wire uart_rxd;
  wire uart_rxd_IBUF;
  wire uart_txd;
  wire uart_txd_OBUF;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "boot_ctr0/sp_rom0/rdata" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000504130011262300812423FF010113001000730A1000EF0001011300004137),
    .INIT_01(256'h420000EF001404134000006F0101011300C120830081240300051A6300044503),
    .INIT_02(256'h033126230321282302912A2302812C230441079304F12A23FA010113FE1FF06F),
    .INIT_03(256'h04B122230005031301812C2301712E230341242302112E230361202303512223),
    .INIT_04(256'h06100B1301C00A9300F1262305112E2305012C2304E1282304D1262304C12423),
    .INIT_05(256'h02C1298303012903034124830381240303C1208338C000EF02051C6300034503),
    .INIT_06(256'h02500793000080670601011301812C0301C12B8302012B0302412A8302812A03),
    .INIT_07(256'h02F7606312E7846306400713FA078CE300230A130013478306F5166300130A13),
    .INIT_08(256'h07300713F89FF06F000A031302A78E6304E786630630071306E7846305800713),
    .INIT_09(256'h7CE02C230007A70300E126230047871300C12783FEE796E3078007130EE78463),
    .INIT_0A(256'h0047871300C12783FC1FF06F30C000EF025005130080006F0300051302071C63),
    .INIT_0B(256'h01C006937D502A23FB9FF06F7CF00E2304100793FE9FF06F00E126230007C503),
    .INIT_0C(256'h0005846302078263FFC6869300E7F7B300C517B30006861300F0051300000593),
    .INIT_0D(256'h00100593F5DFF06F7D600E2300075A637D40270300900C1300F00B937CC02A23),
    .INIT_0E(256'h0305051302FC60630FF7F51300E7D7B300D7F7B300EB97B37D802683FC9FF06F),
    .INIT_0F(256'hFF6787937DC04783FB9FF06F7CF02A23FFC787937D402783278000EF0FF57513),
    .INIT_10(256'hEF9FF06FDF9FF0EF00E12623004787130007A50300C12783FDDFF06F00F50533),
    .INIT_11(256'h280000EF7CA02C2300E12623004787130007A5035480059300A0061300C12783),
    .INIT_12(256'h7540051374800593000509930131262301212823FE010113FD5FF06F54800513),
    .INIT_13(256'h00050413224000EF1E8000EF00300513DD9FF0EF00912A2300812C2300112E23),
    .INIT_14(256'h0084E433204000EF00A4E4B30084949301051513214000EF0005049321C000EF),
    .INIT_15(256'h74800593000486131A8000EF0020051304849863000004930087E43301851793),
    .INIT_16(256'h01C12083184000EF002005131A4000EF190000EF00300513D81FF0EF77800513),
    .INIT_17(256'h1A0000EF0000806702010113014124830004851300C129830101290301812403),
    .INIT_18(256'h0121282300812C2300050613FE010113FA1FF06F0014849300A78023009987B3),
    .INIT_19(256'hD09FF0EF0131262300112E2374800593000584937980051300912A2300050413),
    .INIT_1A(256'h01045513104000EF0FF5751300845513110000EF0FF47513118000EF00300513),
    .INIT_1B(256'h0E0000EF0020051305349463008489B30F0000EF018455130F8000EF0FF57513),
    .INIT_1C(256'h018124030DC000EF0C8000EF00300513CB9FF0EF7B8005137480059300040613),
    .INIT_1D(256'h0004C5030A40006F020101130020051300C12983010129030141248301C12083),
    .INIT_1E(256'h00500513006004130011262300812423FF010113FADFF06F098000EF00148493),
    .INIT_1F(256'h0600006F010101130020051300C1208300812403FE851AE30B8000EF07C000EF),
    .INIT_20(256'h00F52A2300F52C2300B522230005262300F526230010079380A7A823000017B7),
    .INIT_21(256'h000727838107A703000017B7000080670047A5038107A783000017B700008067),
    .INIT_22(256'h000017B700008067001535130007A5038107A783000017B700008067FE079EE3),
    .INIT_23(256'h010787938107A783000017B70000806700A7A423FE071EE30007A7038107A783),
    .INIT_24(256'h000017B7000080670107A5038107A783000017B700008067FE070EE30007A703),
    .INIT_25(256'h52C0006F000080670FF575130087A503FE070EE30006A703010786938107A783),
    .INIT_26(256'h000017B7F5DFF0EF0005041300112623012120230091222300812423FF010113),
    .INIT_27(256'h001007930081240300C12083F45FF0EF0284C46300092C23000004938107A903),
    .INIT_28(256'h00148493F45FF0EF063005130000806701010113000129030041248300F92C23),
    .INIT_29(256'h0015859300130313FFF60613007300230005838300060E6300050313FCDFF06F),
    .INIT_2A(256'h00000000000000000000000000000000000000000000000000008067FE0616E3),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h6E69766965636552203A732500000000545241552D624F490000000000000000),
    .INIT_3B(256'h656C6946203A732500000A2E2E2E656C696620676E6964616F6C20646E612067),
    .INIT_3C(256'h646E6553203A73250000000A2973657479622064252820646576696563657220),
    .INIT_3D(256'h656C6946203A7325000000000A2973657479622064252820656C696620676E69),
    .INIT_3E(256'h4343476100000000000000000000000A2973657479622064252820746E657320),
    .INIT_3F(256'h040000001601007663736972000000204100302E322E30312029554E4728203A),
    .INIT_40(256'h01007663736972000000204100000000003070326D5F30703269323376720510),
    .INIT_41(256'h0076637369720000001E41003070326D5F307032693233767205100400000016),
    .INIT_42(256'h64616F6C746F6F422D624F49003070326D5F3070326932337672050000001401),
    .INIT_43(256'h00000A64253D5244445F4E55522064253D5244445F455355203A732500007265),
    .INIT_44(256'h676F72702072657375206E7572206F74205550432074726174736552203A7325),
    .INIT_45(256'h0321202302812423021126238000053700A00593FD010113000A2E2E2E6D6172),
    .INIT_46(256'hAF1FF0EFB29FF0EF02912223017126230161282301512A2301412C2301312E23),
    .INIT_47(256'h00300B13F4CFF0EF864505138544059300000613000006930000153700001437),
    .INIT_48(256'h0375046301650E63B89FF0EF40000A3700001AB7000019B70020091300400B93),
    .INIT_49(256'h9D5FF0EF000485139589A583FE5FF06F00050493921FF0EF9589A503FF251AE3),
    .INIT_4A(256'h0000204100001000FC1FF06F012A2023EF8FF0EF880A851385440593FD5FF06F),
    .INIT_4B(256'h000000003070326D5F3070326932337672051004000000160100766373697200),
    .INIT_4C(256'h0005802302E7F0630005841302200793FFE607130011262300812423FF010113),
    .INIT_4D(256'h02F6126300A007930000806701010113008124030004051300C1208300000413),
    .INIT_4E(256'hFC9FF06F060000EF00B405B30010059340A0053300F5802302D0079302055063),
    .INIT_4F(256'h7205100400000016010076637369720000002041F99FF06FFF1FF06F00000593),
    .INIT_50(256'h66656463626139383736353433323130000000003070326D5F30703269323376),
    .INIT_51(256'h02812C23FC010113000000007A797877767574737271706F6E6D6C6B6A696867),
    .INIT_52(256'hA10585930250061300050913000604930321282302912A23000015B700058413),
    .INIT_53(256'h0004002302D7F4630000071302200793FFE48693ABDFF0EF02112E2300810513),
    .INIT_54(256'h00008067040101130301290303412483038124030004051303C1208300000413),
    .INIT_55(256'hFEF60FA3FD87C78300F587B300E40633001707130007069303010593029977B3),
    .INIT_56(256'hFAC7D4E340F686330000079300D4073300060023FC97FCE30299593300090793),
    .INIT_57(256'hFDDFF06FFFF7071300B700230017879300A600230006458300F4063300074503),
    .INIT_58(256'h5F307032693233767205100400000016010076637369720000002041F39FF06F),
    .INIT_59(256'h6D5F30703269323376720500000014010076637369720000001E41003070326D),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000307032),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    \boot_ctr0/sp_rom0/rdata_reg 
       (.ADDRARDADDR({\int_mem0/rom_r_addr ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRENA(\<const0> ),
        .ADDRENB(\<const0> ),
        .CASDIMUXA(\<const0> ),
        .CASDIMUXB(\<const0> ),
        .CASDINA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINPA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDINPB({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASDOMUXA(\<const0> ),
        .CASDOMUXB(\<const0> ),
        .CASDOMUXEN_A(\<const1> ),
        .CASDOMUXEN_B(VCC_2),
        .CASINDBITERR(\<const0> ),
        .CASINSBITERR(\<const0> ),
        .CASOREGIMUXA(\<const0> ),
        .CASOREGIMUXB(\<const0> ),
        .CASOREGIMUXEN_A(\<const1> ),
        .CASOREGIMUXEN_B(\<const1> ),
        .CLKARDCLK(sys_clk_BUFG),
        .CLKBWRCLK(\<const0> ),
        .DINADIN({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DINBDIN({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DINPADINP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DINPBDINP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOUTADOUT(\int_mem0/boot_ctr0/sp_rom0/rdata_reg ),
        .ECCPIPECE(VCC_2),
        .ENARDEN(\int_mem0/rom_r_valid ),
        .ENBWREN(\<const0> ),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const1> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SLEEP(\<const0> ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFGDS" *) 
  IBUFDS #(
    .DIFF_TERM("FALSE"),
    .IOSTANDARD("DEFAULT")) 
    clk_buf
       (.I(c0_sys_clk_clk_p),
        .IB(c0_sys_clk_clk_n),
        .O(sys_clk));
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC"),
    .SIM_DEVICE("ULTRASCALE_PLUS")) 
    n_0_996_BUFG_inst
       (.CE(VCC_2),
        .I(n_0_996_BUFG_inst_n_1),
        .O(n_0_996_BUFG));
  IBUF reset_IBUF_inst
       (.I(reset),
        .O(reset_IBUF));
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC"),
    .SIM_DEVICE("ULTRASCALE_PLUS")) 
    sys_clk_BUFG_inst
       (.CE(VCC_2),
        .I(sys_clk),
        .O(sys_clk_BUFG));
  system system
       (.D(uart_rxd_IBUF),
        .DOUTADOUT(\int_mem0/boot_ctr0/sp_rom0/rdata_reg ),
        .E(n_0_996_BUFG),
        .Q(\int_mem0/rom_r_addr ),
        .n_0_996_BUFG_inst_n_1(n_0_996_BUFG_inst_n_1),
        .reset_IBUF(reset_IBUF),
        .rom_r_valid(\int_mem0/rom_r_valid ),
        .sys_clk_BUFG(sys_clk_BUFG),
        .uart_txd_OBUF(uart_txd_OBUF));
  IBUF uart_rxd_IBUF_inst
       (.I(uart_rxd),
        .O(uart_rxd_IBUF));
  OBUF uart_txd_OBUF_inst
       (.I(uart_txd_OBUF),
        .O(uart_txd));
endmodule
