
Iteration 1
FETCH      - 
Decode/RF STAGE --> No Instruction in Stage
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 2
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 3
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 4
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 5
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 6
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 7
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 8
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 9
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 10
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 11
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 12
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 13
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 14
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 15
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 16
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 17
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 18
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 19
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 20
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 21
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 22
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 23
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 24
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 25
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 26
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 27
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 28
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 29
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 30
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 31
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 32
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 33
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 34
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 35
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 36
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 37
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 38
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 39
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 40
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 41
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 42
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 43
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 44
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 45
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 46
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 47
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 48
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 49
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 50
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 51
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 52
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 53
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 54
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 55
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 56
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 57
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 58
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 59
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 60
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 61
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 62
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 63
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 64
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 65
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 66
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 67
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 68
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 69
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 70
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 71
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 72
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 73
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 74
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 75
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 76
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 77
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 78
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 79
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 80
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 81
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 82
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 83
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 84
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 85
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 86
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

Iteration 87
FETCH      - 
DECODE/RF  - 
ALU 1 STAGE --> No Instruction in Stage
ALU 2 STAGE --> No Instruction in Stage
Branch STAGE --> No Instruction in Stage
Delay STAGE --> No Instruction in Stage
MEM STAGE --> No Instruction in Stage
Writeback STAGE --> No Instruction in Stage

-- Register File --
R0
   status : INVALID
   value  : 4294967295
R1
   status : INVALID
   value  : 4294967295
R2
   status : INVALID
   value  : 4294967295
R3
   status : INVALID
   value  : 4294967295
R4
   status : INVALID
   value  : 4294967295
R5
   status : INVALID
   value  : 4294967295
R6
   status : INVALID
   value  : 4294967295
R7
   status : INVALID
   value  : 4294967295
R8
   status : INVALID
   value  : 4294967295
R9
   status : INVALID
   value  : 4294967295
R10
   status : INVALID
   value  : 4294967295
R11
   status : INVALID
   value  : 4294967295
R12
   status : INVALID
   value  : 4294967295
R13
   status : INVALID
   value  : 4294967295
R14
   status : INVALID
   value  : 4294967295
R15
   status : INVALID
   value  : 4294967295

-- Memory Locations --
Memory[0] = 0
Memory[1] = 0
Memory[2] = 0
Memory[3] = 0
Memory[4] = 0
Memory[5] = 0
Memory[6] = 0
Memory[7] = 0
Memory[8] = 0
Memory[9] = 0
Memory[10] = 0
Memory[11] = 0
Memory[12] = 0
Memory[13] = 0
Memory[14] = 0
Memory[15] = 0
Memory[16] = 0
Memory[17] = 0
Memory[18] = 0
Memory[19] = 0
Memory[20] = 0
Memory[21] = 0
Memory[22] = 0
Memory[23] = 0
Memory[24] = 0
Memory[25] = 0
Memory[26] = 0
Memory[27] = 0
Memory[28] = 0
Memory[29] = 0
Memory[30] = 0
Memory[31] = 0
Memory[32] = 0
Memory[33] = 0
Memory[34] = 0
Memory[35] = 0
Memory[36] = 0
Memory[37] = 0
Memory[38] = 0
Memory[39] = 0
Memory[40] = 0
Memory[41] = 0
Memory[42] = 0
Memory[43] = 0
Memory[44] = 0
Memory[45] = 0
Memory[46] = 0
Memory[47] = 0
Memory[48] = 0
Memory[49] = 0
Memory[50] = 0
Memory[51] = 0
Memory[52] = 0
Memory[53] = 0
Memory[54] = 0
Memory[55] = 0
Memory[56] = 0
Memory[57] = 0
Memory[58] = 0
Memory[59] = 0
Memory[60] = 0
Memory[61] = 0
Memory[62] = 0
Memory[63] = 0
Memory[64] = 0
Memory[65] = 0
Memory[66] = 0
Memory[67] = 0
Memory[68] = 0
Memory[69] = 0
Memory[70] = 0
Memory[71] = 0
Memory[72] = 0
Memory[73] = 0
Memory[74] = 0
Memory[75] = 0
Memory[76] = 0
Memory[77] = 0
Memory[78] = 0
Memory[79] = 0
Memory[80] = 0
Memory[81] = 0
Memory[82] = 0
Memory[83] = 0
Memory[84] = 0
Memory[85] = 0
Memory[86] = 0
Memory[87] = 0
Memory[88] = 0
Memory[89] = 0
Memory[90] = 0
Memory[91] = 0
Memory[92] = 0
Memory[93] = 0
Memory[94] = 0
Memory[95] = 0
Memory[96] = 0
Memory[97] = 0
Memory[98] = 0
Memory[99] = 0
