// Seed: 2379624741
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2 = id_2;
  always id_1 = -1'b0;
  parameter id_3 = -1;
  wire id_4;
  wire id_5;
  always @(-1) $display(1);
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input tri id_2
);
  wire id_4;
  module_0 modCall_1 (id_4);
  assign id_0 = id_2;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri   id_1,
    input  tri   id_2,
    output tri1  id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri1  id_6,
    input  uwire id_7,
    output wor   id_8,
    input  tri0  id_9,
    input  tri   id_10,
    input  tri1  id_11,
    input  tri1  id_12
);
  assign id_3 = -1;
  genvar id_14;
  wire id_15, id_16;
  module_0 modCall_1 (id_16);
endmodule
