/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* dynports =  1  *)
(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/arm_core.v:71.1-675.10" *)
module a25_icache(i_clk, i_core_stall, o_stall, i_select, i_address, i_address_nxt, i_cache_enable, i_cache_flush, o_read_data, o_wb_req, i_wb_read_data, i_wb_ready);
  (* src = "../vtr/verilog/arm_core.v:433.1-434.28" *)
  wire [31:0] _000_;
  (* src = "../vtr/verilog/arm_core.v:351.1-422.16" *)
  wire [3:0] _001_;
  (* src = "../vtr/verilog/arm_core.v:351.1-422.16" *)
  wire [8:0] _002_;
  (* src = "../vtr/verilog/arm_core.v:428.1-430.35" *)
  wire [31:0] _003_;
  (* src = "../vtr/verilog/arm_core.v:322.1-323.53" *)
  wire _004_;
  (* src = "../vtr/verilog/arm_core.v:351.1-422.16" *)
  wire [3:0] _005_;
  (* src = "../vtr/verilog/arm_core.v:331.1-341.34" *)
  wire [31:0] _006_;
  (* src = "../vtr/verilog/arm_core.v:331.1-341.34" *)
  wire [127:0] _007_;
  (* src = "../vtr/verilog/arm_core.v:331.1-341.34" *)
  wire _008_;
  (* src = "../vtr/verilog/arm_core.v:351.1-422.16" *)
  wire [3:0] _009_;
  (* src = "../vtr/verilog/arm_core.v:351.1-422.16" *)
  wire [3:0] _010_;
  (* src = "../vtr/verilog/arm_core.v:643.5-648.59" *)
  wire [3:0] _011_;
  (* src = "../vtr/verilog/arm_core.v:439.1-443.72" *)
  wire [31:0] _012_;
  (* src = "../vtr/verilog/arm_core.v:286.29-286.46" *)
  wire [31:0] _013_;
  (* src = "../vtr/verilog/arm_core.v:243.29-243.46" *)
  wire [3:0] _014_;
  (* src = "../vtr/verilog/arm_core.v:245.29-245.46" *)
  wire [8:0] _015_;
  (* src = "../vtr/verilog/arm_core.v:277.29-277.49" *)
  wire [31:0] _016_;
  (* src = "../vtr/verilog/arm_core.v:262.29-262.46" *)
  wire [3:0] _017_;
  (* src = "../vtr/verilog/arm_core.v:258.29-258.46" *)
  wire [3:0] _018_;
  (* src = "../vtr/verilog/arm_core.v:244.29-244.47" *)
  wire [3:0] _019_;
  (* src = "../vtr/verilog/arm_core.v:260.29-260.48" *)
  wire [3:0] _020_;
  (* src = "../vtr/verilog/arm_core.v:288.29-288.47" *)
  wire [31:0] _021_;
  (* src = "../vtr/verilog/arm_core.v:367.36-367.53" *)
  wire [8:0] _022_;
  (* src = "../vtr/verilog/arm_core.v:443.42-443.64" *)
  wire [1:0] _023_;
  (* src = "../vtr/verilog/arm_core.v:325.40-325.58" *)
  wire _024_;
  (* src = "../vtr/verilog/arm_core.v:334.28-334.47" *)
  wire _025_;
  (* src = "../vtr/verilog/arm_core.v:344.47-344.87" *)
  wire _026_;
  (* src = "../vtr/verilog/arm_core.v:429.10-429.28" *)
  wire _027_;
  (* src = "../vtr/verilog/arm_core.v:445.27-445.46" *)
  wire _028_;
  (* src = "../vtr/verilog/arm_core.v:446.27-446.50" *)
  wire _029_;
  (* src = "../vtr/verilog/arm_core.v:461.27-461.46" *)
  wire _030_;
  (* src = "../vtr/verilog/arm_core.v:482.28-482.53" *)
  wire _031_;
  (* src = "../vtr/verilog/arm_core.v:482.86-482.104" *)
  wire _032_;
  (* src = "../vtr/verilog/arm_core.v:525.38-525.78" *)
  wire _033_;
  (* src = "../vtr/verilog/arm_core.v:526.38-526.56" *)
  wire _034_;
  (* src = "../vtr/verilog/arm_core.v:561.38-561.78" *)
  wire _035_;
  (* src = "../vtr/verilog/arm_core.v:562.38-562.56" *)
  wire _036_;
  (* src = "../vtr/verilog/arm_core.v:597.38-597.78" *)
  wire _037_;
  (* src = "../vtr/verilog/arm_core.v:598.38-598.56" *)
  wire _038_;
  (* src = "../vtr/verilog/arm_core.v:637.38-637.78" *)
  wire _039_;
  (* src = "../vtr/verilog/arm_core.v:638.38-638.56" *)
  wire _040_;
  (* src = "../vtr/verilog/arm_core.v:644.14-644.32" *)
  wire _041_;
  (* src = "../vtr/verilog/arm_core.v:660.25-660.48" *)
  wire _042_;
  (* src = "../vtr/verilog/arm_core.v:661.4-661.27" *)
  wire _043_;
  (* src = "../vtr/verilog/arm_core.v:662.4-662.27" *)
  wire _044_;
  (* src = "../vtr/verilog/arm_core.v:663.4-663.27" *)
  wire _045_;
  (* src = "../vtr/verilog/arm_core.v:665.11-665.34" *)
  wire _046_;
  (* src = "../vtr/verilog/arm_core.v:666.11-666.34" *)
  wire _047_;
  (* src = "../vtr/verilog/arm_core.v:667.11-667.34" *)
  wire _048_;
  (* src = "../vtr/verilog/arm_core.v:668.11-668.34" *)
  wire _049_;
  (* src = "../vtr/verilog/arm_core.v:669.11-669.34" *)
  wire _050_;
  (* src = "../vtr/verilog/arm_core.v:670.11-670.34" *)
  wire _051_;
  (* src = "../vtr/verilog/arm_core.v:325.27-325.58" *)
  wire _052_;
  (* src = "../vtr/verilog/arm_core.v:334.14-334.47" *)
  wire _053_;
  (* src = "../vtr/verilog/arm_core.v:344.27-344.87" *)
  wire _054_;
  (* src = "../vtr/verilog/arm_core.v:442.15-442.39" *)
  wire _055_;
  (* src = "../vtr/verilog/arm_core.v:446.27-446.64" *)
  wire _056_;
  (* src = "../vtr/verilog/arm_core.v:446.27-446.78" *)
  wire _057_;
  (* src = "../vtr/verilog/arm_core.v:461.27-461.60" *)
  wire _058_;
  (* src = "../vtr/verilog/arm_core.v:473.27-473.53" *)
  wire _059_;
  (* src = "../vtr/verilog/arm_core.v:477.27-477.46" *)
  wire _060_;
  (* src = "../vtr/verilog/arm_core.v:477.27-477.63" *)
  wire _061_;
  (* src = "../vtr/verilog/arm_core.v:479.28-479.54" *)
  wire _062_;
  (* src = "../vtr/verilog/arm_core.v:479.27-479.75" *)
  wire _063_;
  (* src = "../vtr/verilog/arm_core.v:479.27-479.86" *)
  wire _064_;
  (* src = "../vtr/verilog/arm_core.v:479.27-479.103" *)
  wire _065_;
  (* src = "../vtr/verilog/arm_core.v:482.28-482.64" *)
  wire _066_;
  (* src = "../vtr/verilog/arm_core.v:482.28-482.81" *)
  wire _067_;
  (* src = "../vtr/verilog/arm_core.v:518.38-518.92" *)
  wire _068_;
  (* src = "../vtr/verilog/arm_core.v:521.38-521.95" *)
  wire _069_;
  (* src = "../vtr/verilog/arm_core.v:524.38-525.78" *)
  wire _070_;
  (* src = "../vtr/verilog/arm_core.v:524.38-526.56" *)
  wire _071_;
  (* src = "../vtr/verilog/arm_core.v:554.38-554.92" *)
  wire _072_;
  (* src = "../vtr/verilog/arm_core.v:557.38-557.95" *)
  wire _073_;
  (* src = "../vtr/verilog/arm_core.v:560.38-561.78" *)
  wire _074_;
  (* src = "../vtr/verilog/arm_core.v:560.38-562.56" *)
  wire _075_;
  (* src = "../vtr/verilog/arm_core.v:590.38-590.92" *)
  wire _076_;
  (* src = "../vtr/verilog/arm_core.v:593.38-593.95" *)
  wire _077_;
  (* src = "../vtr/verilog/arm_core.v:596.38-598.56" *)
  wire _078_;
  (* src = "../vtr/verilog/arm_core.v:596.38-597.78" *)
  wire _079_;
  (* src = "../vtr/verilog/arm_core.v:630.38-630.92" *)
  wire _080_;
  (* src = "../vtr/verilog/arm_core.v:633.38-633.95" *)
  wire _081_;
  (* src = "../vtr/verilog/arm_core.v:636.38-637.78" *)
  wire _082_;
  (* src = "../vtr/verilog/arm_core.v:636.38-638.56" *)
  wire _083_;
  (* src = "../vtr/verilog/arm_core.v:477.37-477.46" *)
  wire _084_;
  (* src = "../vtr/verilog/arm_core.v:477.50-477.63" *)
  wire _085_;
  (* src = "../vtr/verilog/arm_core.v:479.59-479.75" *)
  wire _086_;
  (* src = "../vtr/verilog/arm_core.v:479.79-479.86" *)
  wire _087_;
  (* src = "../vtr/verilog/arm_core.v:479.90-479.103" *)
  wire _088_;
  (* src = "../vtr/verilog/arm_core.v:482.68-482.81" *)
  wire _089_;
  (* src = "../vtr/verilog/arm_core.v:323.21-323.52" *)
  wire _090_;
  (* src = "../vtr/verilog/arm_core.v:482.27-482.104" *)
  wire _091_;
  (* src = "../vtr/verilog/arm_core.v:518.55-518.90" *)
  wire _092_;
  (* src = "../vtr/verilog/arm_core.v:521.40-521.76" *)
  wire _093_;
  (* src = "../vtr/verilog/arm_core.v:554.55-554.90" *)
  wire _094_;
  (* src = "../vtr/verilog/arm_core.v:557.40-557.76" *)
  wire _095_;
  (* src = "../vtr/verilog/arm_core.v:590.55-590.90" *)
  wire _096_;
  (* src = "../vtr/verilog/arm_core.v:593.40-593.76" *)
  wire _097_;
  (* src = "../vtr/verilog/arm_core.v:630.55-630.90" *)
  wire _098_;
  (* src = "../vtr/verilog/arm_core.v:633.40-633.76" *)
  wire _099_;
  (* src = "../vtr/verilog/arm_core.v:365.22-365.46" *)
  wire _100_;
  (* src = "../vtr/verilog/arm_core.v:436.23-436.45" *)
  wire _101_;
  wire [3:0] _102_;
  wire _103_;
  wire [31:0] _104_;
  wire _105_;
  wire [31:0] _106_;
  wire _107_;
  wire [31:0] _108_;
  wire _109_;
  wire [3:0] _110_;
  wire _111_;
  wire [3:0] _112_;
  wire _113_;
  wire [3:0] _114_;
  wire _115_;
  wire [3:0] _116_;
  wire _117_;
  wire [8:0] _118_;
  wire _119_;
  wire [8:0] _120_;
  wire _121_;
  wire [8:0] _122_;
  wire _123_;
  wire [3:0] _124_;
  wire _125_;
  wire _126_;
  wire [3:0] _127_;
  wire _128_;
  wire _129_;
  wire [3:0] _130_;
  wire _131_;
  wire [3:0] _132_;
  wire _133_;
  wire _134_;
  wire [3:0] _135_;
  wire _136_;
  wire _137_;
  wire [3:0] _138_;
  wire _139_;
  wire _140_;
  wire [3:0] _141_;
  wire _142_;
  wire _143_;
  wire [3:0] _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire [31:0] _152_;
  wire _153_;
  wire [31:0] _154_;
  wire _155_;
  wire [127:0] _156_;
  wire _157_;
  wire [127:0] _158_;
  wire _159_;
  (* src = "../vtr/verilog/arm_core.v:475.27-475.40" *)
  wire _160_;
  (* src = "../vtr/verilog/arm_core.v:479.61-479.74" *)
  wire _161_;
  (* src = "../vtr/verilog/arm_core.v:302.20-303.48" *)
  wire [31:0] _162_;
  (* src = "../vtr/verilog/arm_core.v:311.27-313.51" *)
  wire [127:0] _163_;
  (* src = "../vtr/verilog/arm_core.v:312.27-313.51" *)
  wire [127:0] _164_;
  (* src = "../vtr/verilog/arm_core.v:448.27-450.55" *)
  wire [7:0] _165_;
  (* src = "../vtr/verilog/arm_core.v:449.27-450.55" *)
  wire [7:0] _166_;
  (* src = "../vtr/verilog/arm_core.v:453.27-454.55" *)
  wire [7:0] _167_;
  (* src = "../vtr/verilog/arm_core.v:457.27-458.53" *)
  wire [20:0] _168_;
  (* src = "../vtr/verilog/arm_core.v:465.27-470.52" *)
  wire _169_;
  (* src = "../vtr/verilog/arm_core.v:466.27-470.52" *)
  wire _170_;
  (* src = "../vtr/verilog/arm_core.v:467.27-470.52" *)
  wire _171_;
  (* src = "../vtr/verilog/arm_core.v:468.27-470.52" *)
  wire _172_;
  (* src = "../vtr/verilog/arm_core.v:469.27-470.52" *)
  wire _173_;
  (* src = "../vtr/verilog/arm_core.v:651.27-655.41" *)
  wire [127:0] _174_;
  (* src = "../vtr/verilog/arm_core.v:652.27-655.41" *)
  wire [127:0] _175_;
  (* src = "../vtr/verilog/arm_core.v:653.27-655.41" *)
  wire [127:0] _176_;
  (* src = "../vtr/verilog/arm_core.v:654.27-655.41" *)
  wire [127:0] _177_;
  (* src = "../vtr/verilog/arm_core.v:660.25-672.9" *)
  wire [3:0] _178_;
  (* src = "../vtr/verilog/arm_core.v:661.4-672.9" *)
  wire [3:0] _179_;
  (* src = "../vtr/verilog/arm_core.v:662.4-672.9" *)
  wire [3:0] _180_;
  (* src = "../vtr/verilog/arm_core.v:663.4-672.9" *)
  wire [3:0] _181_;
  (* src = "../vtr/verilog/arm_core.v:665.11-671.27" *)
  wire [3:0] _182_;
  (* src = "../vtr/verilog/arm_core.v:666.11-671.27" *)
  wire [3:0] _183_;
  (* src = "../vtr/verilog/arm_core.v:667.11-671.27" *)
  wire [3:0] _184_;
  (* src = "../vtr/verilog/arm_core.v:668.11-671.27" *)
  wire [3:0] _185_;
  (* src = "../vtr/verilog/arm_core.v:669.11-671.27" *)
  wire [3:0] _186_;
  (* src = "../vtr/verilog/arm_core.v:670.11-671.27" *)
  wire [3:0] _187_;
  (* src = "../vtr/verilog/arm_core.v:392.34-392.61" *)
  wire _188_;
  (* src = "../vtr/verilog/arm_core.v:284.29-284.36" *)
  wire [7:0] address;
  (* src = "../vtr/verilog/arm_core.v:285.29-285.38" *)
  wire [31:0] address_c;
  (* src = "../vtr/verilog/arm_core.v:286.29-286.38" *)
  reg [31:0] address_r = 32'd0;
  (* src = "../vtr/verilog/arm_core.v:243.29-243.36" *)
  reg [3:0] c_state = 4'h1;
  (* src = "../vtr/verilog/arm_core.v:280.29-280.45" *)
  wire cache_busy_stall;
  (* src = "../vtr/verilog/arm_core.v:268.29-268.41" *)
  wire [7:0] data_address;
  (* src = "../vtr/verilog/arm_core.v:256.29-256.41" *)
  wire [3:0] data_hit_way;
  (* src = "../vtr/verilog/arm_core.v:251.29-251.44" *)
  wire [127:0] data_rdata_way0;
  (* src = "../vtr/verilog/arm_core.v:252.29-252.44" *)
  wire [127:0] data_rdata_way1;
  (* src = "../vtr/verilog/arm_core.v:253.29-253.44" *)
  wire [127:0] data_rdata_way2;
  (* src = "../vtr/verilog/arm_core.v:254.29-254.44" *)
  wire [127:0] data_rdata_way3;
  (* src = "../vtr/verilog/arm_core.v:255.29-255.45" *)
  wire [3:0] data_wenable_way;
  (* src = "../vtr/verilog/arm_core.v:283.29-283.35" *)
  wire enable;
  (* src = "../vtr/verilog/arm_core.v:275.29-275.39" *)
  wire fill_state;
  (* src = "../vtr/verilog/arm_core.v:278.29-278.38" *)
  wire [127:0] hit_rdata;
  (* src = "../vtr/verilog/arm_core.v:207.37-207.46" *)
  input [31:0] i_address;
  wire [31:0] i_address;
  (* src = "../vtr/verilog/arm_core.v:208.37-208.50" *)
  input [31:0] i_address_nxt;
  wire [31:0] i_address_nxt;
  (* src = "../vtr/verilog/arm_core.v:209.37-209.51" *)
  input i_cache_enable;
  wire i_cache_enable;
  (* src = "../vtr/verilog/arm_core.v:210.37-210.50" *)
  input i_cache_flush;
  wire i_cache_flush;
  (* src = "../vtr/verilog/arm_core.v:201.37-201.42" *)
  input i_clk;
  wire i_clk;
  (* src = "../vtr/verilog/arm_core.v:202.37-202.49" *)
  input i_core_stall;
  wire i_core_stall;
  (* src = "../vtr/verilog/arm_core.v:206.37-206.45" *)
  input i_select;
  wire i_select;
  (* src = "../vtr/verilog/arm_core.v:216.37-216.51" *)
  input [127:0] i_wb_read_data;
  wire [127:0] i_wb_read_data;
  (* src = "../vtr/verilog/arm_core.v:217.37-217.47" *)
  input i_wb_ready;
  wire i_wb_ready;
  (* src = "../vtr/verilog/arm_core.v:271.29-271.37" *)
  wire idle_hit;
  (* src = "../vtr/verilog/arm_core.v:245.29-245.39" *)
  reg [8:0] init_count = 9'h000;
  (* src = "../vtr/verilog/arm_core.v:274.29-274.41" *)
  wire invalid_read;
  (* src = "../vtr/verilog/arm_core.v:277.29-277.41" *)
  reg [31:0] miss_address = 32'd0;
  (* src = "../vtr/verilog/arm_core.v:259.29-259.37" *)
  wire [3:0] next_way;
  (* src = "../vtr/verilog/arm_core.v:212.37-212.48" *)
  output [127:0] o_read_data;
  wire [127:0] o_read_data;
  (* src = "../vtr/verilog/arm_core.v:203.37-203.44" *)
  output o_stall;
  reg o_stall;
  (* src = "../vtr/verilog/arm_core.v:215.37-215.45" *)
  output o_wb_req;
  wire o_wb_req;
  (* src = "../vtr/verilog/arm_core.v:262.29-262.39" *)
  reg [3:0] random_num = 4'hf;
  (* src = "../vtr/verilog/arm_core.v:292.29-292.44" *)
  reg [31:0] read_buf_addr_r;
  (* src = "../vtr/verilog/arm_core.v:291.29-291.44" *)
  reg [127:0] read_buf_data_r;
  (* src = "../vtr/verilog/arm_core.v:290.29-290.41" *)
  wire read_buf_hit;
  (* src = "../vtr/verilog/arm_core.v:293.29-293.45" *)
  reg read_buf_valid_r;
  (* src = "../vtr/verilog/arm_core.v:272.29-272.38" *)
  wire read_miss;
  (* src = "../vtr/verilog/arm_core.v:273.29-273.43" *)
  wire read_miss_fill;
  (* src = "../vtr/verilog/arm_core.v:281.29-281.39" *)
  wire read_stall;
  (* src = "../vtr/verilog/arm_core.v:258.29-258.39" *)
  reg [3:0] select_way = 4'h0;
  (* src = "../vtr/verilog/arm_core.v:244.29-244.39" *)
  reg [3:0] source_sel = 4'h2;
  (* src = "../vtr/verilog/arm_core.v:264.29-264.40" *)
  wire [7:0] tag_address;
  (* src = "../vtr/verilog/arm_core.v:247.29-247.43" *)
  wire [20:0] tag_rdata_way0;
  (* src = "../vtr/verilog/arm_core.v:248.29-248.43" *)
  wire [20:0] tag_rdata_way1;
  (* src = "../vtr/verilog/arm_core.v:249.29-249.43" *)
  wire [20:0] tag_rdata_way2;
  (* src = "../vtr/verilog/arm_core.v:250.29-250.43" *)
  wire [20:0] tag_rdata_way3;
  (* src = "../vtr/verilog/arm_core.v:265.29-265.38" *)
  wire [20:0] tag_wdata;
  (* src = "../vtr/verilog/arm_core.v:266.29-266.40" *)
  wire tag_wenable;
  (* src = "../vtr/verilog/arm_core.v:257.29-257.44" *)
  wire [3:0] tag_wenable_way;
  (* src = "../vtr/verilog/arm_core.v:260.29-260.41" *)
  reg [3:0] valid_bits_r = 4'h0;
  (* src = "../vtr/verilog/arm_core.v:288.29-288.39" *)
  reg [31:0] wb_address = 32'd0;
  (* src = "../vtr/verilog/arm_core.v:289.29-289.35" *)
  wire wb_hit;
  (* src = "../vtr/verilog/arm_core.v:269.29-269.44" *)
  wire [31:0] write_data_word;
  assign _022_ = init_count + (* src = "../vtr/verilog/arm_core.v:367.36-367.53" *) 1'h1;
  assign _023_ = wb_address[3:2] + (* src = "../vtr/verilog/arm_core.v:443.42-443.64" *) 1'h1;
  assign _024_ = c_state == (* src = "../vtr/verilog/arm_core.v:325.40-325.58" *) 4'h1;
  assign _025_ = c_state == (* src = "../vtr/verilog/arm_core.v:334.28-334.47" *) 4'h5;
  assign _026_ = i_address[31:4] == (* src = "../vtr/verilog/arm_core.v:344.47-344.87" *) read_buf_addr_r[31:4];
  assign _027_ = c_state == (* src = "../vtr/verilog/arm_core.v:429.10-429.28" *) 4'h1;
  assign _028_ = c_state == (* src = "../vtr/verilog/arm_core.v:445.27-445.46" *) 4'h5;
  assign _029_ = i_address == (* src = "../vtr/verilog/arm_core.v:446.27-446.50" *) wb_address;
  assign _030_ = c_state == (* src = "../vtr/verilog/arm_core.v:461.27-461.46" *) 4'h5;
  assign _031_ = c_state == (* src = "../vtr/verilog/arm_core.v:482.28-482.53" *) 4'h8;
  assign _032_ = ! (* src = "../vtr/verilog/arm_core.v:482.86-482.104" *) c_state;
  assign _033_ = tag_rdata_way0[19:0] == (* src = "../vtr/verilog/arm_core.v:525.38-525.78" *) i_address[31:12];
  assign _034_ = c_state == (* src = "../vtr/verilog/arm_core.v:526.38-526.56" *) 4'h1;
  assign _035_ = tag_rdata_way1[19:0] == (* src = "../vtr/verilog/arm_core.v:561.38-561.78" *) i_address[31:12];
  assign _036_ = c_state == (* src = "../vtr/verilog/arm_core.v:562.38-562.56" *) 4'h1;
  assign _037_ = tag_rdata_way2[19:0] == (* src = "../vtr/verilog/arm_core.v:597.38-597.78" *) i_address[31:12];
  assign _038_ = c_state == (* src = "../vtr/verilog/arm_core.v:598.38-598.56" *) 4'h1;
  assign _039_ = tag_rdata_way3[19:0] == (* src = "../vtr/verilog/arm_core.v:637.38-637.78" *) i_address[31:12];
  assign _040_ = c_state == (* src = "../vtr/verilog/arm_core.v:638.38-638.56" *) 4'h1;
  assign _041_ = c_state == (* src = "../vtr/verilog/arm_core.v:644.14-644.32" *) 4'h1;
  assign _042_ = ~ (* src = "../vtr/verilog/arm_core.v:660.25-660.48" *) valid_bits_r[0];
  assign _043_ = ~ (* src = "../vtr/verilog/arm_core.v:661.4-661.27" *) valid_bits_r[1];
  assign _044_ = ~ (* src = "../vtr/verilog/arm_core.v:662.4-662.27" *) valid_bits_r[2];
  assign _045_ = ~ (* src = "../vtr/verilog/arm_core.v:663.4-663.27" *) valid_bits_r[3];
  assign _046_ = ! (* src = "../vtr/verilog/arm_core.v:665.11-665.34" *) random_num[3:1];
  assign _047_ = random_num[3:1] == (* src = "../vtr/verilog/arm_core.v:666.11-666.34" *) 3'h1;
  assign _048_ = random_num[3:1] == (* src = "../vtr/verilog/arm_core.v:667.11-667.34" *) 3'h2;
  assign _049_ = random_num[3:1] == (* src = "../vtr/verilog/arm_core.v:668.11-668.34" *) 3'h3;
  assign _050_ = random_num[3:1] == (* src = "../vtr/verilog/arm_core.v:669.11-669.34" *) 3'h4;
  assign _051_ = random_num[3:1] == (* src = "../vtr/verilog/arm_core.v:670.11-670.34" *) 3'h5;
  assign _052_ = read_miss && (* src = "../vtr/verilog/arm_core.v:325.27-325.58" *) _024_;
  assign _053_ = i_wb_ready && (* src = "../vtr/verilog/arm_core.v:334.14-334.47" *) _025_;
  assign _054_ = read_buf_valid_r && (* src = "../vtr/verilog/arm_core.v:344.27-344.87" *) _026_;
  assign _055_ = i_wb_ready && (* src = "../vtr/verilog/arm_core.v:442.15-442.39" *) fill_state;
  assign _056_ = _029_ && (* src = "../vtr/verilog/arm_core.v:446.27-446.64" *) i_wb_ready;
  assign _057_ = _056_ && (* src = "../vtr/verilog/arm_core.v:446.27-446.78" *) fill_state;
  assign _058_ = _030_ && (* src = "../vtr/verilog/arm_core.v:461.27-461.60" *) i_wb_ready;
  assign _059_ = i_select && (* src = "../vtr/verilog/arm_core.v:473.27-473.53" *) i_cache_enable;
  assign _060_ = enable && (* src = "../vtr/verilog/arm_core.v:477.27-477.46" *) _084_;
  assign _061_ = _060_ && (* src = "../vtr/verilog/arm_core.v:477.27-477.63" *) _085_;
  assign _062_ = i_select && (* src = "../vtr/verilog/arm_core.v:479.28-479.54" *) i_cache_enable;
  assign _063_ = _062_ && (* src = "../vtr/verilog/arm_core.v:479.27-479.75" *) _086_;
  assign _064_ = _063_ && (* src = "../vtr/verilog/arm_core.v:479.27-479.86" *) _087_;
  assign _065_ = _064_ && (* src = "../vtr/verilog/arm_core.v:479.27-479.103" *) _088_;
  assign _066_ = _031_ && (* src = "../vtr/verilog/arm_core.v:482.28-482.64" *) enable;
  assign _067_ = _066_ && (* src = "../vtr/verilog/arm_core.v:482.28-482.81" *) _089_;
  assign _068_ = tag_wenable && (* src = "../vtr/verilog/arm_core.v:518.38-518.92" *) _092_;
  assign _069_ = _093_ && (* src = "../vtr/verilog/arm_core.v:521.38-521.95" *) select_way[0];
  assign _070_ = tag_rdata_way0[20] && (* src = "../vtr/verilog/arm_core.v:524.38-525.78" *) _033_;
  assign _071_ = _070_ && (* src = "../vtr/verilog/arm_core.v:524.38-526.56" *) _034_;
  assign _072_ = tag_wenable && (* src = "../vtr/verilog/arm_core.v:554.38-554.92" *) _094_;
  assign _073_ = _095_ && (* src = "../vtr/verilog/arm_core.v:557.38-557.95" *) select_way[1];
  assign _074_ = tag_rdata_way1[20] && (* src = "../vtr/verilog/arm_core.v:560.38-561.78" *) _035_;
  assign _075_ = _074_ && (* src = "../vtr/verilog/arm_core.v:560.38-562.56" *) _036_;
  assign _076_ = tag_wenable && (* src = "../vtr/verilog/arm_core.v:590.38-590.92" *) _096_;
  assign _077_ = _097_ && (* src = "../vtr/verilog/arm_core.v:593.38-593.95" *) select_way[2];
  assign _078_ = _079_ && (* src = "../vtr/verilog/arm_core.v:596.38-598.56" *) _038_;
  assign _079_ = tag_rdata_way2[20] && (* src = "../vtr/verilog/arm_core.v:596.38-597.78" *) _037_;
  assign _080_ = tag_wenable && (* src = "../vtr/verilog/arm_core.v:630.38-630.92" *) _098_;
  assign _081_ = _099_ && (* src = "../vtr/verilog/arm_core.v:633.38-633.95" *) select_way[3];
  assign _082_ = tag_rdata_way3[20] && (* src = "../vtr/verilog/arm_core.v:636.38-637.78" *) _039_;
  assign _083_ = _082_ && (* src = "../vtr/verilog/arm_core.v:636.38-638.56" *) _040_;
  assign _084_ = ! (* src = "../vtr/verilog/arm_core.v:477.37-477.46" *) idle_hit;
  assign _085_ = ! (* src = "../vtr/verilog/arm_core.v:477.50-477.63" *) invalid_read;
  assign _086_ = ! (* src = "../vtr/verilog/arm_core.v:479.59-479.75" *) _161_;
  assign _087_ = ! (* src = "../vtr/verilog/arm_core.v:479.79-479.86" *) wb_hit;
  assign _088_ = ! (* src = "../vtr/verilog/arm_core.v:479.90-479.103" *) read_buf_hit;
  assign _089_ = ! (* src = "../vtr/verilog/arm_core.v:482.68-482.81" *) read_buf_hit;
  assign _090_ = read_stall || (* src = "../vtr/verilog/arm_core.v:323.21-323.52" *) cache_busy_stall;
  assign _091_ = _067_ || (* src = "../vtr/verilog/arm_core.v:482.27-482.104" *) _032_;
  assign _092_ = select_way[0] || (* src = "../vtr/verilog/arm_core.v:518.55-518.90" *) source_sel[0];
  assign _093_ = source_sel[2] || (* src = "../vtr/verilog/arm_core.v:521.40-521.76" *) read_miss_fill;
  assign _094_ = select_way[1] || (* src = "../vtr/verilog/arm_core.v:554.55-554.90" *) source_sel[0];
  assign _095_ = source_sel[2] || (* src = "../vtr/verilog/arm_core.v:557.40-557.76" *) read_miss_fill;
  assign _096_ = select_way[2] || (* src = "../vtr/verilog/arm_core.v:590.55-590.90" *) source_sel[0];
  assign _097_ = source_sel[2] || (* src = "../vtr/verilog/arm_core.v:593.40-593.76" *) read_miss_fill;
  assign _098_ = select_way[3] || (* src = "../vtr/verilog/arm_core.v:630.55-630.90" *) source_sel[0];
  assign _099_ = source_sel[2] || (* src = "../vtr/verilog/arm_core.v:633.40-633.76" *) read_miss_fill;
  assign _100_ = init_count < (* src = "../vtr/verilog/arm_core.v:365.22-365.46" *) 32'd256;
  assign _101_ = address_r != (* src = "../vtr/verilog/arm_core.v:436.23-436.45" *) i_address;
  (* src = "../vtr/verilog/arm_core.v:643.5-648.59" *)
  always @(posedge i_clk)
    valid_bits_r <= _102_;
  (* src = "../vtr/verilog/arm_core.v:439.1-443.72" *)
  always @(posedge i_clk)
    wb_address <= _106_;
  (* src = "../vtr/verilog/arm_core.v:433.1-434.28" *)
  always @(posedge i_clk)
    address_r <= _162_;
  (* src = "../vtr/verilog/arm_core.v:428.1-430.35" *)
  always @(posedge i_clk)
    miss_address <= _108_;
  (* src = "../vtr/verilog/arm_core.v:351.1-422.16" *)
  always @(posedge i_clk)
    c_state <= _144_;
  (* src = "../vtr/verilog/arm_core.v:351.1-422.16" *)
  always @(posedge i_clk)
    source_sel <= _130_;
  (* src = "../vtr/verilog/arm_core.v:351.1-422.16" *)
  always @(posedge i_clk)
    init_count <= _122_;
  (* src = "../vtr/verilog/arm_core.v:351.1-422.16" *)
  always @(posedge i_clk)
    select_way <= _116_;
  (* src = "../vtr/verilog/arm_core.v:351.1-422.16" *)
  always @(posedge i_clk)
    random_num <= _112_;
  (* src = "../vtr/verilog/arm_core.v:331.1-341.34" *)
  always @(posedge i_clk)
    read_buf_data_r <= _158_;
  (* src = "../vtr/verilog/arm_core.v:331.1-341.34" *)
  always @(posedge i_clk)
    read_buf_addr_r <= _154_;
  (* src = "../vtr/verilog/arm_core.v:331.1-341.34" *)
  always @(posedge i_clk)
    read_buf_valid_r <= _150_;
  (* src = "../vtr/verilog/arm_core.v:322.1-323.53" *)
  always @(posedge i_clk)
    o_stall <= _090_;
  assign _102_ = _103_ ? (* src = "../vtr/verilog/arm_core.v:644.14-644.32|../vtr/verilog/arm_core.v:644.9-648.59" *) { tag_rdata_way3[20], tag_rdata_way2[20], tag_rdata_way1[20], tag_rdata_way0[20] } : valid_bits_r;
  assign _104_ = _105_ ? (* src = "../vtr/verilog/arm_core.v:442.15-442.39|../vtr/verilog/arm_core.v:442.10-443.72" *) { wb_address[31:4], _023_, 2'h0 } : wb_address;
  assign _106_ = _107_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:440.10-440.18|../vtr/verilog/arm_core.v:440.5-443.72" *) i_address : _104_;
  assign _108_ = _109_ ? (* src = "../vtr/verilog/arm_core.v:429.10-429.28|../vtr/verilog/arm_core.v:429.5-430.35" *) i_address : miss_address;
  assign _110_ = _111_ ? (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) { random_num[2:0], _188_ } : random_num;
  assign _111_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) 4'h5;
  assign _112_ = _113_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:352.10-352.23|../vtr/verilog/arm_core.v:352.5-422.16" *) random_num : _110_;
  assign _114_ = _115_ ? (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) _178_ : select_way;
  assign _115_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) 4'h5;
  assign _116_ = _117_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:352.10-352.23|../vtr/verilog/arm_core.v:352.5-422.16" *) select_way : _114_;
  assign _118_ = _119_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:365.22-365.46|../vtr/verilog/arm_core.v:365.17-374.24" *) _022_ : init_count;
  assign _120_ = _121_ ? (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) _118_ : init_count;
  assign _121_ = ! (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) c_state;
  assign _122_ = _123_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:352.10-352.23|../vtr/verilog/arm_core.v:352.5-422.16" *) 9'h000 : _120_;
  function [3:0] _296_;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _296_ = b[3:0];
      3'b?1?:
        _296_ = b[7:4];
      3'b1??:
        _296_ = b[11:8];
      default:
        _296_ = a;
    endcase
  endfunction
  assign _124_ = _296_(source_sel, { _127_, 8'h22 }, { _129_, _126_, _125_ });
  assign _125_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) 4'h7;
  assign _126_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) 4'h1;
  assign _127_ = _128_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:365.22-365.46|../vtr/verilog/arm_core.v:365.17-374.24" *) 4'h1 : 4'h2;
  assign _129_ = ! (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) c_state;
  assign _130_ = _131_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:352.10-352.23|../vtr/verilog/arm_core.v:352.5-422.16" *) 4'h1 : _124_;
  function [3:0] _302_;
    input [3:0] a;
    input [19:0] b;
    input [4:0] s;
    (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _302_ = b[3:0];
      5'b???1?:
        _302_ = b[7:4];
      5'b??1??:
        _302_ = b[11:8];
      5'b?1???:
        _302_ = b[15:12];
      5'b1????:
        _302_ = b[19:16];
      default:
        _302_ = a;
    endcase
  endfunction
  assign _132_ = _302_(c_state, { _141_, _138_, _135_, 8'h81 }, { _143_, _140_, _137_, _134_, _133_ });
  assign _133_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) 4'h8;
  assign _134_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) 4'h7;
  assign _135_ = _136_ ? (* src = "../vtr/verilog/arm_core.v:396.22-396.32|../vtr/verilog/arm_core.v:396.17-399.24" *) 4'h7 : c_state;
  assign _137_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) 4'h5;
  assign _138_ = _139_ ? (* src = "../vtr/verilog/arm_core.v:380.22-380.31|../vtr/verilog/arm_core.v:380.17-381.41" *) 4'h5 : c_state;
  assign _140_ = c_state == (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) 4'h1;
  assign _141_ = _142_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:365.22-365.46|../vtr/verilog/arm_core.v:365.17-374.24" *) c_state : 4'h8;
  assign _143_ = ! (* src = "../vtr/verilog/arm_core.v:0.0-0.0|../vtr/verilog/arm_core.v:363.9-422.16" *) c_state;
  assign _144_ = _145_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:352.10-352.23|../vtr/verilog/arm_core.v:352.5-422.16" *) 4'h0 : _132_;
  assign _146_ = _147_ ? (* src = "../vtr/verilog/arm_core.v:340.14-340.22|../vtr/verilog/arm_core.v:340.10-341.34" *) 1'h0 : read_buf_valid_r;
  assign _148_ = _149_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:334.14-334.47|../vtr/verilog/arm_core.v:334.10-341.34" *) 1'h1 : _146_;
  assign _150_ = _151_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:332.10-332.23|../vtr/verilog/arm_core.v:332.5-341.34" *) 1'h0 : _148_;
  assign _152_ = _153_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:334.14-334.47|../vtr/verilog/arm_core.v:334.10-341.34" *) miss_address : read_buf_addr_r;
  assign _154_ = _155_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:332.10-332.23|../vtr/verilog/arm_core.v:332.5-341.34" *) read_buf_addr_r : _152_;
  assign _156_ = _157_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:334.14-334.47|../vtr/verilog/arm_core.v:334.10-341.34" *) i_wb_read_data : read_buf_data_r;
  assign _158_ = _159_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:332.10-332.23|../vtr/verilog/arm_core.v:332.5-341.34" *) read_buf_data_r : _156_;
  assign _160_ = | (* src = "../vtr/verilog/arm_core.v:475.27-475.40" *) data_hit_way;
  assign _161_ = | (* src = "../vtr/verilog/arm_core.v:479.61-479.74" *) data_hit_way;
  assign _162_ = i_core_stall ? (* src = "../vtr/verilog/arm_core.v:302.20-303.48" *) i_address : i_address_nxt;
  assign _163_ = wb_hit ? (* src = "../vtr/verilog/arm_core.v:311.27-313.51" *) i_wb_read_data : _164_;
  assign _164_ = read_buf_hit ? (* src = "../vtr/verilog/arm_core.v:312.27-313.51" *) read_buf_data_r : hit_rdata;
  assign _165_ = read_miss_fill ? (* src = "../vtr/verilog/arm_core.v:448.27-450.55" *) miss_address[11:4] : _166_;
  assign _166_ = source_sel[0] ? (* src = "../vtr/verilog/arm_core.v:449.27-450.55" *) init_count[7:0] : address;
  assign _167_ = read_miss_fill ? (* src = "../vtr/verilog/arm_core.v:453.27-454.55" *) miss_address[11:4] : address;
  assign _168_ = read_miss_fill ? (* src = "../vtr/verilog/arm_core.v:457.27-458.53" *) { 1'h1, miss_address[31:12] } : 21'h000000;
  assign _169_ = read_miss_fill ? (* src = "../vtr/verilog/arm_core.v:465.27-470.52" *) 1'h1 : _170_;
  assign _170_ = source_sel[3] ? (* src = "../vtr/verilog/arm_core.v:466.27-470.52" *) 1'h1 : _171_;
  assign _171_ = source_sel[2] ? (* src = "../vtr/verilog/arm_core.v:467.27-470.52" *) 1'h1 : _172_;
  assign _172_ = source_sel[0] ? (* src = "../vtr/verilog/arm_core.v:468.27-470.52" *) 1'h1 : 1'h0;
  assign _174_ = data_hit_way[0] ? (* src = "../vtr/verilog/arm_core.v:651.27-655.41" *) data_rdata_way0 : _175_;
  assign _175_ = data_hit_way[1] ? (* src = "../vtr/verilog/arm_core.v:652.27-655.41" *) data_rdata_way1 : _176_;
  assign _176_ = data_hit_way[2] ? (* src = "../vtr/verilog/arm_core.v:653.27-655.41" *) data_rdata_way2 : _177_;
  assign _177_ = data_hit_way[3] ? (* src = "../vtr/verilog/arm_core.v:654.27-655.41" *) data_rdata_way3 : 128'hffffffffffffffffffffffffffffffff;
  assign _178_ = valid_bits_r[0] ? (* src = "../vtr/verilog/arm_core.v:660.25-672.9" *) _179_ : 4'h1;
  assign _179_ = valid_bits_r[1] ? (* src = "../vtr/verilog/arm_core.v:661.4-672.9" *) _180_ : 4'h2;
  assign _180_ = valid_bits_r[2] ? (* src = "../vtr/verilog/arm_core.v:662.4-672.9" *) _181_ : 4'h4;
  assign _181_ = valid_bits_r[3] ? (* src = "../vtr/verilog/arm_core.v:663.4-672.9" *) _182_ : 4'h8;
  assign _182_ = _046_ ? (* src = "../vtr/verilog/arm_core.v:665.11-671.27" *) 4'h4 : _183_;
  assign _183_ = _047_ ? (* src = "../vtr/verilog/arm_core.v:666.11-671.27" *) 4'h4 : _184_;
  assign _184_ = _048_ ? (* src = "../vtr/verilog/arm_core.v:667.11-671.27" *) 4'h8 : _185_;
  assign _185_ = _049_ ? (* src = "../vtr/verilog/arm_core.v:668.11-671.27" *) 4'h8 : _186_;
  assign _186_ = _050_ ? (* src = "../vtr/verilog/arm_core.v:669.11-671.27" *) 4'h1 : _187_;
  assign _187_ = _051_ ? (* src = "../vtr/verilog/arm_core.v:670.11-671.27" *) 4'h1 : 4'h2;
  assign _188_ = random_num[3] ^ (* src = "../vtr/verilog/arm_core.v:392.34-392.61" *) random_num[2];
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:508.31-515.14" *)
  single_port_ram_128_8 u_data0 (
    .addr(data_address),
    .clk(i_clk),
    .data(i_wb_read_data),
    .out(data_rdata_way0),
    .we(data_wenable_way[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:544.31-551.14" *)
  single_port_ram_128_8 u_data1 (
    .addr(data_address),
    .clk(i_clk),
    .data(i_wb_read_data),
    .out(data_rdata_way1),
    .we(data_wenable_way[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:580.31-587.14" *)
  single_port_ram_128_8 u_data2 (
    .addr(data_address),
    .clk(i_clk),
    .data(i_wb_read_data),
    .out(data_rdata_way2),
    .we(data_wenable_way[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:619.30-626.14" *)
  single_port_ram_128_8 u_data3 (
    .addr(data_address),
    .clk(i_clk),
    .data(i_wb_read_data),
    .out(data_rdata_way3),
    .we(data_wenable_way[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:497.30-503.14" *)
  single_port_ram_21_8 u_tag0 (
    .addr(tag_address),
    .clk(i_clk),
    .data(tag_wdata),
    .out(tag_rdata_way0),
    .we(tag_wenable_way[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:532.30-539.14" *)
  single_port_ram_21_8 u_tag1 (
    .addr(tag_address),
    .clk(i_clk),
    .data(tag_wdata),
    .out(tag_rdata_way1),
    .we(tag_wenable_way[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:568.30-575.14" *)
  single_port_ram_21_8 u_tag2 (
    .addr(tag_address),
    .clk(i_clk),
    .data(tag_wdata),
    .out(tag_rdata_way2),
    .we(tag_wenable_way[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:604.29-611.14" *)
  single_port_ram_21_8 u_tag3 (
    .addr(tag_address),
    .clk(i_clk),
    .data(tag_wdata),
    .out(tag_rdata_way3),
    .we(tag_wenable_way[3])
  );
  assign address_c = _162_;
  assign address = address_c[11:4];
  assign o_read_data = _163_;
  assign o_wb_req = _052_;
  assign read_buf_hit = _054_;
  assign invalid_read = _101_;
  assign fill_state = _028_;
  assign wb_hit = _057_;
  assign tag_address = _165_;
  assign data_address = _167_;
  assign tag_wdata = _168_;
  assign read_miss_fill = _058_;
  assign tag_wenable = _169_;
  assign enable = _059_;
  assign idle_hit = _160_;
  assign read_miss = _061_;
  assign read_stall = _065_;
  assign cache_busy_stall = _091_;
  assign tag_wenable_way[0] = _068_;
  assign data_wenable_way[0] = _069_;
  assign data_hit_way[0] = _071_;
  assign tag_wenable_way[1] = _072_;
  assign data_wenable_way[1] = _073_;
  assign data_hit_way[1] = _075_;
  assign tag_wenable_way[2] = _076_;
  assign data_wenable_way[2] = _077_;
  assign data_hit_way[2] = _078_;
  assign tag_wenable_way[3] = _080_;
  assign data_wenable_way[3] = _081_;
  assign data_hit_way[3] = _083_;
  assign hit_rdata = _174_;
  assign next_way = _178_;
  assign _021_ = 32'd0;
  assign _013_ = 32'd0;
  assign _016_ = 32'd0;
  assign _017_ = 4'hf;
  assign _020_ = 4'h0;
  assign _018_ = 4'h0;
  assign _015_ = 9'h000;
  assign _019_ = 4'h2;
  assign _014_ = 4'h1;
  assign _000_ = _162_;
  assign _004_ = _090_;
  assign _103_ = _041_;
  assign _011_ = _102_;
  assign _105_ = _055_;
  assign _107_ = o_wb_req;
  assign _012_ = _106_;
  assign _109_ = _027_;
  assign _003_ = _108_;
  assign _113_ = i_cache_flush;
  assign _005_ = _112_;
  assign _117_ = i_cache_flush;
  assign _009_ = _116_;
  assign _119_ = _100_;
  assign _123_ = i_cache_flush;
  assign _002_ = _122_;
  assign _128_ = _100_;
  assign _131_ = i_cache_flush;
  assign _010_ = _130_;
  assign _136_ = i_wb_ready;
  assign _139_ = read_miss;
  assign _142_ = _100_;
  assign _145_ = i_cache_flush;
  assign _001_ = _144_;
  assign _147_ = o_wb_req;
  assign _149_ = _053_;
  assign _151_ = i_cache_flush;
  assign _008_ = _150_;
  assign _153_ = _053_;
  assign _155_ = i_cache_flush;
  assign _006_ = _154_;
  assign _157_ = _053_;
  assign _159_ = i_cache_flush;
  assign _007_ = _158_;
  assign _173_ = 1'h0;
endmodule
