TRACE: [5000000]_FE_[Pythia-70M]_[h8]_[s128]_[d64] Warmup: 2000000 NumTraces: 5000000
L1:next_line:L2:029-SecTOP-L2-MultiMarkovDelta_ip_stride_v4
*************************************************
   ChampSim Multicore Out-of-Order Simulator
   Last compiled: Oct 21 2024 08:08:12
*************************************************

trace_0 777-comparisonScript_memoryTraces_s128/memTraces[5000000]_FE_[Pythia-70M]_[h8]_[s128]_[d64].champsim.xz
CPU 0 L1D next line prefetcher
MK1: Size: 128 TMAX: 64 TMIN: 32 MKPTHRESH: 20
MK2: Size: 256 TMAX: 32 TMIN: 16 MKPTHRESH: 20
MK3: Size: 384 TMAX: 16 TMIN: 8 MKPTHRESH: 20
MK4: Size: 512 TMAX: 8 TMIN: 0 MKPTHRESH: 15
Stride Size: 512 Prefetch Degree: 14

CPU 0 L2C prefetcher
MAIN.cc ln 751 stats print skipped
CPU 0 L2C prefetcher initialized


Cache Size: 512
number of cache lines: 8192
CPU  0 inst:    1000000 cyc:     515244 now IPC :1.94083: AVG IPC :1.94083: L2-Pf-HR :0.89708: L2-HR :0.87388: (Sim:0h0m2s) 
CPU  0 inst:    2000001 cyc:    1000784 now IPC :2.05956: AVG IPC :1.99843: L2-Pf-HR :0.92096: L2-HR :0.90495: (Sim:0h0m4s) 

Warmup complete CPU  0 instructions:    2000001 cycles:    1000784 (Simulation time: 0 hr 0 min 4 sec) 

Finished CPU 0 instr: 0 cyc: 0 AVG IPC: -nan (Sim time: 0h0m4s)

ChampSim completed all CPUs

[ROI Statistics]
Core_0_instructions 0
Core_0_cycles 0
Core_0_IPC -nan

Core_0_branch_prediction_accuracy -nan
Core_0_branch_MPKI 0.00000
Core_0_average_ROB_occupancy_at_mispredict -nan

Core_0_L1D_total_access 0
Core_0_L1D_total_hit 0 L1D_total_Hit Ratio: -nan
Core_0_L1D_total_miss 0
Core_0_L1D_loads 0
Core_0_L1D_load_hit 0 L1D_load_Hit Ratio: -nan
Core_0_L1D_load_miss 0
Core_0_L1D_RFOs 0
Core_0_L1D_RFO_hit 0 L1D_RFO_Hit Ratio: -nan
Core_0_L1D_RFO_miss 0
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0 L1D_prefetch_Hit Ratio: -nan
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0 L1D_writeback_Hit Ratio: -nan
Core_0_L1D_writeback_miss 0
Core_0_L1D_prefetch_requested 2072052
Core_0_L1D_prefetch_issued 871826
Core_0_L1D_prefetch_useful 23708 L1D_Useful Ratio: 0.02719
Core_0_L1D_prefetch_useless 6634
Core_0_L1D_prefetch_late 928
Core_0_L1D_average_miss_latency -nan

Core_0_L1I_total_access 0
Core_0_L1I_total_hit 0 L1I_total_Hit Ratio: -nan
Core_0_L1I_total_miss 0
Core_0_L1I_loads 0
Core_0_L1I_load_hit 0 L1I_load_Hit Ratio: -nan
Core_0_L1I_load_miss 0
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0 L1I_RFO_Hit Ratio: -nan
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0 L1I_prefetch_Hit Ratio: -nan
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0 L1I_writeback_Hit Ratio: -nan
Core_0_L1I_writeback_miss 0
Core_0_L1I_prefetch_requested 0
Core_0_L1I_prefetch_issued 0
Core_0_L1I_prefetch_useful 0 L1I_Useful Ratio: -nan
Core_0_L1I_prefetch_useless 0
Core_0_L1I_prefetch_late 0
Core_0_L1I_average_miss_latency -nan

Core_0_L2C_total_access 0
Core_0_L2C_total_hit 0 L2C_total_Hit Ratio: -nan
Core_0_L2C_total_miss 0
Core_0_L2C_loads 0
Core_0_L2C_load_hit 0 L2C_load_Hit Ratio: -nan
Core_0_L2C_load_miss 0
Core_0_L2C_RFOs 0
Core_0_L2C_RFO_hit 0 L2C_RFO_Hit Ratio: -nan
Core_0_L2C_RFO_miss 0
Core_0_L2C_prefetches 0
Core_0_L2C_prefetch_hit 0 L2C_prefetch_Hit Ratio: -nan
Core_0_L2C_prefetch_miss 0
Core_0_L2C_writebacks 0
Core_0_L2C_writeback_hit 0 L2C_writeback_Hit Ratio: -nan
Core_0_L2C_writeback_miss 0
Core_0_L2C_prefetch_requested 423295
Core_0_L2C_prefetch_issued 222912
Core_0_L2C_prefetch_useful 7405 L2C_Useful Ratio: 0.03322
Core_0_L2C_prefetch_useless 4853
Core_0_L2C_prefetch_late 17
Core_0_L2C_average_miss_latency -nan

Core_0_LLC_total_access 0
Core_0_LLC_total_hit 0 LLC_total_Hit Ratio: -nan
Core_0_LLC_total_miss 0
Core_0_LLC_loads 0
Core_0_LLC_load_hit 0 LLC_load_Hit Ratio: -nan
Core_0_LLC_load_miss 0
Core_0_LLC_RFOs 0
Core_0_LLC_RFO_hit 0 LLC_RFO_Hit Ratio: -nan
Core_0_LLC_RFO_miss 0
Core_0_LLC_prefetches 0
Core_0_LLC_prefetch_hit 0 LLC_prefetch_Hit Ratio: -nan
Core_0_LLC_prefetch_miss 0
Core_0_LLC_writebacks 0
Core_0_LLC_writeback_hit 0 LLC_writeback_Hit Ratio: -nan
Core_0_LLC_writeback_miss 0
Core_0_LLC_prefetch_requested 0
Core_0_LLC_prefetch_issued 0
Core_0_LLC_prefetch_useful 0 LLC_Useful Ratio: -nan
Core_0_LLC_prefetch_useless 9
Core_0_LLC_prefetch_late 0
Core_0_LLC_average_miss_latency -nan

Core_0_major_page_fault 0
Core_0_minor_page_fault 885

CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats
Stride Degree: 14
MK1  MARKOV_LRU_SIZE: 128
MK1  MARKOV_PREDICTION_PERCENTTHRESHOLD: 20.00000
MK1  OUTLIERS_THRESHOLD_Max: 64
MK1  OUTLIERS_THRESHOLD_Min: 32
MK2  MARKOV_LRU_SIZE: 512
MK2  MARKOV_PREDICTION_PERCENTTHRESHOLD: 15.00000
MK2  OUTLIERS_THRESHOLD_Max: 8
MK2  OUTLIERS_THRESHOLD_Min: 0
MK3  MARKOV_LRU_SIZE: 384
MK3  MARKOV_PREDICTION_PERCENTTHRESHOLD: 20.00000
MK3  OUTLIERS_THRESHOLD_Max: 16
MK3  OUTLIERS_THRESHOLD_Min: 8
MK4  MARKOV_LRU_SIZE: 512
MK4  MARKOV_PREDICTION_PERCENTTHRESHOLD: 15.00000
MK4  OUTLIERS_THRESHOLD_Max: 8
MK4  OUTLIERS_THRESHOLD_Min: 0
IPStride Degree/Access Ratio: 5.39162
MK1 IPDEltaMarkov  Degree/Access Ratio: 0.20916
MK2 IPDEltaMarkov  Degree/Access Ratio: 1.22644
MK3 IPDEltaMarkov  Degree/Access Ratio: 0.57033
MK4 IPDEltaMarkov  Degree/Access Ratio: 1.23174
Channel_0_RQ_row_buffer_hit 0
Channel_0_RQ_row_buffer_miss 0
Channel_0_WQ_row_buffer_hit 0
Channel_0_WQ_row_buffer_miss 0
Channel_0_WQ_full 0
Channel_0_dbus_congested 0

avg_congested_cycle 0

EzSearch AVG IPC:-nan: L2-Pf-HR :-nan : L2-HR :-nan Uful:0.03322
Finished combination: TraceType=777-comparisonScript Sim:0 Prefetcher=L2029-SecTOP-L2-MultiMarkovDelta_ip_stride_v4 L1=next_line
