<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RippleCounter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ripple_counter_tff.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ripple_counter_tff.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ripple_counter_tff.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ripple_counter_tff.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ripple_counter_tff.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ripple_counter_tff.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ripple_counter_tff.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ripple_counter_tff.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ripple_counter_tff.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ripple_counter_tff.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ripple_counter_tff.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ripple_counter_tff.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ripple_counter_tff.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_counter_tff.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ripple_counter_tff.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ripple_counter_tff.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ripple_counter_tff.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ripple_counter_tff.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ripple_counter_tff.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ripple_counter_tff.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ripple_counter_tff.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ripple_counter_tff.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ripple_counter_tff.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ripple_counter_tff_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ripple_counter_tff_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ripple_counter_tff_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ripple_counter_tff_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ripple_counter_tff_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ripple_counter_tff_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_counter_tff_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_counter_tff_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ripple_counter_tff_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ripple_counter_tff_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_counter_tff_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ripple_counter_tff_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ripple_counter_tff_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ripple_counter_tff_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_counter_tff_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_counter_tff_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ripple_counter_tff_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_ripple_counter_tff_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ripple_counter_tff_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1761114940" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1761114940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761116038" xil_pn:in_ck="2086270227022233193" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1761116038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ClkDivider.vhd"/>
      <outfile xil_pn:name="ripple_counter_tff.vhd"/>
      <outfile xil_pn:name="t_ff_async_reset.vhd"/>
      <outfile xil_pn:name="tb_ripple_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1761114955" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1733402612830980770" xil_pn:start_ts="1761114955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761114955" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4957353917861051738" xil_pn:start_ts="1761114955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761114940" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5693359268610431804" xil_pn:start_ts="1761114940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761116038" xil_pn:in_ck="2086270227022233193" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1761116038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ClkDivider.vhd"/>
      <outfile xil_pn:name="ripple_counter_tff.vhd"/>
      <outfile xil_pn:name="t_ff_async_reset.vhd"/>
      <outfile xil_pn:name="tb_ripple_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1761116043" xil_pn:in_ck="2086270227022233193" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6480107086729125580" xil_pn:start_ts="1761116038">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1761116014" xil_pn:in_ck="-4076835677279017490" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3370541942069489279" xil_pn:start_ts="1761116014">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_ripple_counter_tff_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1761117897" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1761117897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761117897" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-687341856434553467" xil_pn:start_ts="1761117897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761117897" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5693359268610431804" xil_pn:start_ts="1761117897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761117897" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1761117897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761117897" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8569408481079620301" xil_pn:start_ts="1761117897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761117897" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1761117897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761117897" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4255692606448743758" xil_pn:start_ts="1761117897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761117907" xil_pn:in_ck="2936233186474119961" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="5211926370972438670" xil_pn:start_ts="1761117897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ripple_counter_tff.lso"/>
      <outfile xil_pn:name="ripple_counter_tff.ngc"/>
      <outfile xil_pn:name="ripple_counter_tff.ngr"/>
      <outfile xil_pn:name="ripple_counter_tff.prj"/>
      <outfile xil_pn:name="ripple_counter_tff.stx"/>
      <outfile xil_pn:name="ripple_counter_tff.syr"/>
      <outfile xil_pn:name="ripple_counter_tff.xst"/>
      <outfile xil_pn:name="ripple_counter_tff_vhdl.prj"/>
      <outfile xil_pn:name="ripple_counter_tff_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1761117907" xil_pn:in_ck="9013373456890523414" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="299884220480448098" xil_pn:start_ts="1761117907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761117912" xil_pn:in_ck="2432950077421354214" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5283370135216508372" xil_pn:start_ts="1761117907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ripple_counter_tff.bld"/>
      <outfile xil_pn:name="ripple_counter_tff.ngd"/>
      <outfile xil_pn:name="ripple_counter_tff_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1761117918" xil_pn:in_ck="-4795409595542856793" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-235656141811914689" xil_pn:start_ts="1761117912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ripple_counter_tff.pcf"/>
      <outfile xil_pn:name="ripple_counter_tff_map.map"/>
      <outfile xil_pn:name="ripple_counter_tff_map.mrp"/>
      <outfile xil_pn:name="ripple_counter_tff_map.ncd"/>
      <outfile xil_pn:name="ripple_counter_tff_map.ngm"/>
      <outfile xil_pn:name="ripple_counter_tff_map.xrpt"/>
      <outfile xil_pn:name="ripple_counter_tff_summary.xml"/>
      <outfile xil_pn:name="ripple_counter_tff_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1761117932" xil_pn:in_ck="-6572949442398138368" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1761117918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ripple_counter_tff.ncd"/>
      <outfile xil_pn:name="ripple_counter_tff.pad"/>
      <outfile xil_pn:name="ripple_counter_tff.par"/>
      <outfile xil_pn:name="ripple_counter_tff.ptwx"/>
      <outfile xil_pn:name="ripple_counter_tff.unroutes"/>
      <outfile xil_pn:name="ripple_counter_tff.xpi"/>
      <outfile xil_pn:name="ripple_counter_tff_pad.csv"/>
      <outfile xil_pn:name="ripple_counter_tff_pad.txt"/>
      <outfile xil_pn:name="ripple_counter_tff_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1761117936" xil_pn:in_ck="9013373456890515789" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1761117932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ripple_counter_tff.bgn"/>
      <outfile xil_pn:name="ripple_counter_tff.bit"/>
      <outfile xil_pn:name="ripple_counter_tff.drc"/>
      <outfile xil_pn:name="ripple_counter_tff.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1761117938" xil_pn:in_ck="9013373456890502935" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6745644827150672321" xil_pn:start_ts="1761117936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1761115705" xil_pn:in_ck="9013373456890502935" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-5283370135216508372" xil_pn:start_ts="1761115704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1761117932" xil_pn:in_ck="8564119476545863715" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1761117929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ripple_counter_tff.twr"/>
      <outfile xil_pn:name="ripple_counter_tff.twx"/>
    </transform>
  </transforms>

</generated_project>
