<map id="verilog_writer" name="verilog_writer">
<area shape="rect" id="node2" href="$d9/ddf/verilog__writer_8c.html#ad82cf886871152d6a797c4e11cfdcded" title="find_clock_name" alt="" coords="174,133,293,160"/>
<area shape="rect" id="node3" href="$d9/ddf/verilog__writer_8c.html#a9e9e6929e67469cf9eae0318dbaf371b" title="instantiate_top_level\l_module" alt="" coords="389,168,531,210"/>
<area shape="rect" id="node10" href="$d9/ddf/verilog__writer_8c.html#a166e966fafafc8790ff637dd18e8e73f" title="instantiate_SDF_header" alt="" coords="153,594,314,621"/>
<area shape="rect" id="node11" href="$d9/ddf/verilog__writer_8c.html#acab434a8d785da0b2a1b117d88a6bdd0" title="instantiate_wires" alt="" coords="400,66,520,93"/>
<area shape="rect" id="node12" href="$d9/ddf/verilog__writer_8c.html#aeafcfd771062326e7f71ed7be4259cb0" title="instantiate_input_interconnect" alt="" coords="363,285,557,312"/>
<area shape="rect" id="node20" href="$d9/ddf/verilog__writer_8c.html#ae0ee48a5d2b86ab976b33ffeb9076424" title="instantiate_primitive\l_modules" alt="" coords="164,528,303,570"/>
<area shape="rect" id="node4" href="$d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623" title="traverse_clb" alt="" coords="645,74,739,101"/>
<area shape="rect" id="node6" href="$d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="877,510,950,537"/>
<area shape="rect" id="node9" href="$d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c" title="free_linked_list" alt="" coords="637,176,747,202"/>
<area shape="rect" id="node5" href="$d9/ddf/verilog__writer_8c.html#ac0aff0e572b7afdc2d0f4526698321fd" title="insert_to_linked_list" alt="" coords="845,74,982,101"/>
<area shape="rect" id="node7" href="$d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="1087,510,1169,537"/>
<area shape="rect" id="node8" href="$de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="1257,510,1341,537"/>
<area shape="rect" id="node13" href="$d9/ddf/verilog__writer_8c.html#ab6290879bde892c15b07657211857758" title="find_connected_primitives\l_downhill" alt="" coords="606,278,778,319"/>
<area shape="rect" id="node17" href="$d9/ddf/verilog__writer_8c.html#a4ba93174f4fcfc85b21c3675b328fa26" title="interconnect_printing" alt="" coords="621,409,763,436"/>
<area shape="rect" id="node18" href="$d9/ddf/verilog__writer_8c.html#a63fed7039f357b3177e39513c8696bec" title="SDF_interconnect_delay\l_printing" alt="" coords="611,343,773,384"/>
<area shape="rect" id="node19" href="$d9/ddf/verilog__writer_8c.html#a1d98b24b18caa0f410a987d87ea083d9" title="free_linked_list_conn" alt="" coords="620,226,764,253"/>
<area shape="rect" id="node14" href="$d6/d8f/vpr__utils_8c.html#a42859cc384d829c605d68d9ba86e34f2" title="get_pb_graph_node_pin\l_from_vpack_net" alt="" coords="834,248,993,290"/>
<area shape="rect" id="node16" href="$d9/ddf/verilog__writer_8c.html#aa765c7225b943143eece55f0e56556e3" title="insert_to_linked_list_conn" alt="" coords="827,314,999,341"/>
<area shape="rect" id="node15" href="$d6/d8f/vpr__utils_8c.html#aa876870272d9af20f4ea24545ed25022" title="get_pb_graph_node_pin\l_from_model_port_pin" alt="" coords="1049,248,1207,290"/>
<area shape="rect" id="node21" href="$d9/ddf/verilog__writer_8c.html#aaa126f612156369daae96abdcfd312c7" title="find_number_of_inputs" alt="" coords="616,612,768,638"/>
<area shape="rect" id="node22" href="$d9/ddf/verilog__writer_8c.html#a415209db988b3225bcc4e22ddb87c640" title="load_truth_table" alt="" coords="403,764,517,790"/>
<area shape="rect" id="node24" href="$d9/ddf/verilog__writer_8c.html#a40cf01527ccc120f6591062927a731e4" title="instantiate_interconnect" alt="" coords="380,350,540,377"/>
<area shape="rect" id="node25" href="$d9/ddf/verilog__writer_8c.html#a6b92445cd6b4574afb6f8aaa140879f0" title="sdf_LUT_delay_printing" alt="" coords="381,662,539,689"/>
<area shape="rect" id="node26" href="$d9/ddf/verilog__writer_8c.html#a4e02a0124c745d2c1788ecd874164c3e" title="sdf_DFF_delay_printing" alt="" coords="613,561,771,588"/>
<area shape="rect" id="node27" href="$d9/ddf/verilog__writer_8c.html#a2a5cc1a766ffa9f5ef87418ffabd753c" title="SDF_Mult_delay_printing" alt="" coords="609,713,775,740"/>
<area shape="rect" id="node28" href="$d9/ddf/verilog__writer_8c.html#aa9b0d1caa84afa384d9900e18d0cf31c" title="SDF_Adder_delay_printing" alt="" coords="373,814,547,841"/>
<area shape="rect" id="node29" href="$d9/ddf/verilog__writer_8c.html#a5c6ae9915e6c2d9e7107bf591cfef697" title="SDF_ram_single_port\l_delay_printing" alt="" coords="387,444,533,486"/>
<area shape="rect" id="node30" href="$d9/ddf/verilog__writer_8c.html#a1a630a0dc7dd81ade51acd5403fad94a" title="SDF_ram_dual_port_delay\l_printing" alt="" coords="373,866,547,907"/>
<area shape="rect" id="node23" href="$d9/ddf/verilog__writer_8c.html#aadb66fb26f401d4621db1fdae7a7cbbd" title="find_index" alt="" coords="653,764,731,790"/>
</map>
