// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN:   -target-feature +experimental-zvfh -disable-O0-optnone \
// RUN:   -emit-llvm %s -o - | opt -S -passes=mem2reg | \
// RUN:   FileCheck --check-prefix=CHECK-RV64 %s

#include <riscv_vector.h>

void test_vsoxseg5ei16_v_f16mf4x5(_Float16 *rs1, vuint16mf4_t vs2,
                                  vfloat16mf4x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_f16mf4x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_f16mf2x5(_Float16 *rs1, vuint16mf2_t vs2,
                                  vfloat16mf2x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_f16mf2x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_f16m1x5(_Float16 *rs1, vuint16m1_t vs2,
                                 vfloat16m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_f16m1x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_f32mf2x5(float *rs1, vuint16mf4_t vs2,
                                  vfloat32mf2x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_f32mf2x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_f32m1x5(float *rs1, vuint16mf2_t vs2,
                                 vfloat32m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_f32m1x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_f64m1x5(double *rs1, vuint16mf4_t vs2,
                                 vfloat64m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_f64m1x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i8mf8x5(int8_t *rs1, vuint16mf4_t vs2,
                                 vint8mf8x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i8mf8x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i8mf4x5(int8_t *rs1, vuint16mf2_t vs2,
                                 vint8mf4x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i8mf4x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i8mf2x5(int8_t *rs1, vuint16m1_t vs2, vint8mf2x5_t vs3,
                                 size_t vl) {
  return __riscv_vsoxseg5ei16_v_i8mf2x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i8m1x5(int8_t *rs1, vuint16m2_t vs2, vint8m1x5_t vs3,
                                size_t vl) {
  return __riscv_vsoxseg5ei16_v_i8m1x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i16mf4x5(int16_t *rs1, vuint16mf4_t vs2,
                                  vint16mf4x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i16mf4x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i16mf2x5(int16_t *rs1, vuint16mf2_t vs2,
                                  vint16mf2x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i16mf2x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i16m1x5(int16_t *rs1, vuint16m1_t vs2,
                                 vint16m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i16m1x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i32mf2x5(int32_t *rs1, vuint16mf4_t vs2,
                                  vint32mf2x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i32mf2x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i32m1x5(int32_t *rs1, vuint16mf2_t vs2,
                                 vint32m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i32m1x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i64m1x5(int64_t *rs1, vuint16mf4_t vs2,
                                 vint64m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i64m1x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u8mf8x5(uint8_t *rs1, vuint16mf4_t vs2,
                                 vuint8mf8x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u8mf8x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u8mf4x5(uint8_t *rs1, vuint16mf2_t vs2,
                                 vuint8mf4x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u8mf4x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u8mf2x5(uint8_t *rs1, vuint16m1_t vs2,
                                 vuint8mf2x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u8mf2x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u8m1x5(uint8_t *rs1, vuint16m2_t vs2, vuint8m1x5_t vs3,
                                size_t vl) {
  return __riscv_vsoxseg5ei16_v_u8m1x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u16mf4x5(uint16_t *rs1, vuint16mf4_t vs2,
                                  vuint16mf4x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u16mf4x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u16mf2x5(uint16_t *rs1, vuint16mf2_t vs2,
                                  vuint16mf2x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u16mf2x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u16m1x5(uint16_t *rs1, vuint16m1_t vs2,
                                 vuint16m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u16m1x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u32mf2x5(uint32_t *rs1, vuint16mf4_t vs2,
                                  vuint32mf2x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u32mf2x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u32m1x5(uint32_t *rs1, vuint16mf2_t vs2,
                                 vuint32m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u32m1x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u64m1x5(uint64_t *rs1, vuint16mf4_t vs2,
                                 vuint64m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u64m1x5(rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_f16mf4x5_m(vbool64_t vm, _Float16 *rs1,
                                    vuint16mf4_t vs2, vfloat16mf4x5_t vs3,
                                    size_t vl) {
  return __riscv_vsoxseg5ei16_v_f16mf4x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_f16mf2x5_m(vbool32_t vm, _Float16 *rs1,
                                    vuint16mf2_t vs2, vfloat16mf2x5_t vs3,
                                    size_t vl) {
  return __riscv_vsoxseg5ei16_v_f16mf2x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_f16m1x5_m(vbool16_t vm, _Float16 *rs1, vuint16m1_t vs2,
                                   vfloat16m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_f16m1x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_f32mf2x5_m(vbool64_t vm, float *rs1, vuint16mf4_t vs2,
                                    vfloat32mf2x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_f32mf2x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_f32m1x5_m(vbool32_t vm, float *rs1, vuint16mf2_t vs2,
                                   vfloat32m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_f32m1x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_f64m1x5_m(vbool64_t vm, double *rs1, vuint16mf4_t vs2,
                                   vfloat64m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_f64m1x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i8mf8x5_m(vbool64_t vm, int8_t *rs1, vuint16mf4_t vs2,
                                   vint8mf8x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i8mf8x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i8mf4x5_m(vbool32_t vm, int8_t *rs1, vuint16mf2_t vs2,
                                   vint8mf4x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i8mf4x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i8mf2x5_m(vbool16_t vm, int8_t *rs1, vuint16m1_t vs2,
                                   vint8mf2x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i8mf2x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i8m1x5_m(vbool8_t vm, int8_t *rs1, vuint16m2_t vs2,
                                  vint8m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i8m1x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i16mf4x5_m(vbool64_t vm, int16_t *rs1,
                                    vuint16mf4_t vs2, vint16mf4x5_t vs3,
                                    size_t vl) {
  return __riscv_vsoxseg5ei16_v_i16mf4x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i16mf2x5_m(vbool32_t vm, int16_t *rs1,
                                    vuint16mf2_t vs2, vint16mf2x5_t vs3,
                                    size_t vl) {
  return __riscv_vsoxseg5ei16_v_i16mf2x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i16m1x5_m(vbool16_t vm, int16_t *rs1, vuint16m1_t vs2,
                                   vint16m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i16m1x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i32mf2x5_m(vbool64_t vm, int32_t *rs1,
                                    vuint16mf4_t vs2, vint32mf2x5_t vs3,
                                    size_t vl) {
  return __riscv_vsoxseg5ei16_v_i32mf2x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i32m1x5_m(vbool32_t vm, int32_t *rs1, vuint16mf2_t vs2,
                                   vint32m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i32m1x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_i64m1x5_m(vbool64_t vm, int64_t *rs1, vuint16mf4_t vs2,
                                   vint64m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_i64m1x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u8mf8x5_m(vbool64_t vm, uint8_t *rs1, vuint16mf4_t vs2,
                                   vuint8mf8x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u8mf8x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u8mf4x5_m(vbool32_t vm, uint8_t *rs1, vuint16mf2_t vs2,
                                   vuint8mf4x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u8mf4x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u8mf2x5_m(vbool16_t vm, uint8_t *rs1, vuint16m1_t vs2,
                                   vuint8mf2x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u8mf2x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u8m1x5_m(vbool8_t vm, uint8_t *rs1, vuint16m2_t vs2,
                                  vuint8m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u8m1x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u16mf4x5_m(vbool64_t vm, uint16_t *rs1,
                                    vuint16mf4_t vs2, vuint16mf4x5_t vs3,
                                    size_t vl) {
  return __riscv_vsoxseg5ei16_v_u16mf4x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u16mf2x5_m(vbool32_t vm, uint16_t *rs1,
                                    vuint16mf2_t vs2, vuint16mf2x5_t vs3,
                                    size_t vl) {
  return __riscv_vsoxseg5ei16_v_u16mf2x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u16m1x5_m(vbool16_t vm, uint16_t *rs1, vuint16m1_t vs2,
                                   vuint16m1x5_t vs3, size_t vl) {
  return __riscv_vsoxseg5ei16_v_u16m1x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u32mf2x5_m(vbool64_t vm, uint32_t *rs1,
                                    vuint16mf4_t vs2, vuint32mf2x5_t vs3,
                                    size_t vl) {
  return __riscv_vsoxseg5ei16_v_u32mf2x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u32m1x5_m(vbool32_t vm, uint32_t *rs1,
                                   vuint16mf2_t vs2, vuint32m1x5_t vs3,
                                   size_t vl) {
  return __riscv_vsoxseg5ei16_v_u32m1x5_m(vm, rs1, vs2, vs3, vl);
}

void test_vsoxseg5ei16_v_u64m1x5_m(vbool64_t vm, uint64_t *rs1,
                                   vuint16mf4_t vs2, vuint64m1x5_t vs3,
                                   size_t vl) {
  return __riscv_vsoxseg5ei16_v_u64m1x5_m(vm, rs1, vs2, vs3, vl);
}
