-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Fri Aug 13 09:19:09 2021
-- Host        : lbo-MS-7A70 running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_vdma_0_2_sim_netlist.vhdl
-- Design      : design_1_axi_vdma_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_calc_error_pushed_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[0]_0\ : in STD_LOGIC;
    sig_cmd2dre_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \I_STRT_STRB_GEN/lsig_end_vect\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \I_STRT_STRB_GEN/lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \sig_adjusted_addr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_input_reg_empty_i_1_n_0 : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2sf_eof : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_push_input_reg11_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \sig_strbgen_bytes_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair121";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair101";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sig_addr_cntr_im0_msh_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sig_addr_cntr_im0_msh_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sig_addr_cntr_im0_msh_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sig_addr_cntr_im0_msh_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[1]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_3 : label is "soft_lutpair116";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa_im01_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of sig_btt_lt_b2mbaa_im01_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_8 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair114";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[0]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_3\ : label is "soft_lutpair118";
begin
  \in\(36 downto 0) <= \^in\(36 downto 0);
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => sig_parent_done,
      I4 => sig_calc_error_pushed,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => sig_calc_error_pushed,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => sig_parent_done,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_calc_error_pushed,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_xfer_reg_ns,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => sig_init_reg
    );
\INFERRED_GEN.cnt_i[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_calc_error_reg_reg_1(1),
      O => sig_calc_error_pushed_reg_0
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF1000EFFF00"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_calc_error_reg_reg_1(1),
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \INFERRED_GEN.cnt_i_reg[2]\,
      O => D(0)
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(12)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(10)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(8)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(7)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(6)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(5)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(4)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(3)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(2)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(1)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(0)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(36),
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(17)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF57575757"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_one_ireg1,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_mstr2sf_eof,
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(16)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(15)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(14)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(13)
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_bytes_to_mbaa_im0(6)
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_addr_aligned_ireg1,
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => p_1_in_0,
      I3 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      O => \sig_addr_cntr_im0_msh[0]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(34),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \sig_addr_cntr_im0_msh[0]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(37),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[0]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(36),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[0]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(35),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \sig_addr_cntr_im0_msh[0]_i_6_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555C55"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \out\(34),
      I2 => sig_calc_error_reg_reg_1(1),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => \^in\(36),
      O => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(49),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \sig_addr_cntr_im0_msh[12]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(48),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \sig_addr_cntr_im0_msh[12]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(47),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \sig_addr_cntr_im0_msh[12]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(46),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(41),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(40),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[4]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(39),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[4]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(38),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(45),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(44),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \sig_addr_cntr_im0_msh[8]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(43),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[8]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(42),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_addr_cntr_im0_msh[0]_i_3_n_0\,
      O(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[0]_i_4_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[0]_i_5_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[0]_i_6_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[12]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[12]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[12]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[4]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[4]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[8]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[8]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_first_xfer_im0,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(18),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(28),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(29),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(30),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(31),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(32),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => sig_calc_error_reg_reg_1(1),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^in\(36),
      I4 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(33),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(19),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(20),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(21),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(22),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(23),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(24),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(25),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(26),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(27),
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(18),
      Q => sig_addr_cntr_lsh_kh(0),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(28),
      Q => sig_addr_cntr_lsh_kh(10),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(29),
      Q => sig_addr_cntr_lsh_kh(11),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(30),
      Q => sig_addr_cntr_lsh_kh(12),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(31),
      Q => sig_addr_cntr_lsh_kh(13),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(32),
      Q => sig_addr_cntr_lsh_kh(14),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(33),
      Q => sig_addr_cntr_lsh_kh(15),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(34),
      Q => sig_addr_cntr_lsh_kh(16),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(35),
      Q => sig_addr_cntr_lsh_kh(17),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(36),
      Q => sig_addr_cntr_lsh_kh(18),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(37),
      Q => sig_addr_cntr_lsh_kh(19),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(19),
      Q => sig_addr_cntr_lsh_kh(1),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(38),
      Q => sig_addr_cntr_lsh_kh(20),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(39),
      Q => sig_addr_cntr_lsh_kh(21),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(40),
      Q => sig_addr_cntr_lsh_kh(22),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(41),
      Q => sig_addr_cntr_lsh_kh(23),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(42),
      Q => sig_addr_cntr_lsh_kh(24),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(43),
      Q => sig_addr_cntr_lsh_kh(25),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(44),
      Q => sig_addr_cntr_lsh_kh(26),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(45),
      Q => sig_addr_cntr_lsh_kh(27),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(46),
      Q => sig_addr_cntr_lsh_kh(28),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(47),
      Q => sig_addr_cntr_lsh_kh(29),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(20),
      Q => sig_addr_cntr_lsh_kh(2),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(48),
      Q => sig_addr_cntr_lsh_kh(30),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(49),
      Q => sig_addr_cntr_lsh_kh(31),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(21),
      Q => sig_addr_cntr_lsh_kh(3),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(22),
      Q => sig_addr_cntr_lsh_kh(4),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(23),
      Q => sig_addr_cntr_lsh_kh(5),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(24),
      Q => sig_addr_cntr_lsh_kh(6),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(25),
      Q => sig_addr_cntr_lsh_kh(7),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(26),
      Q => sig_addr_cntr_lsh_kh(8),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(27),
      Q => sig_addr_cntr_lsh_kh(9),
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => sig_first_xfer_im0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[0]_i_1_n_0\
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699999996999"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => sig_adjusted_addr_incr_im1(1)
    );
\sig_adjusted_addr_incr_ireg2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFFFFF"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A6A6A9A959595"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_adjusted_addr_incr_im1(2)
    );
\sig_adjusted_addr_incr_ireg2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222BBBBBBB2BBB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8884777"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(3)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222BBBBBBB2BBB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_bytes_to_mbaa_ireg1(2),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(4)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7F808F808F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      O => sig_adjusted_addr_incr_im1(5)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8808080A8A8A880"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I1 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => sig_init_reg
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => sig_init_reg
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => sig_init_reg
    );
\sig_btt_cntr_im0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      I5 => \out\(11),
      O => \sig_btt_cntr_im0[11]_i_2_n_0\
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      I5 => \out\(10),
      O => \sig_btt_cntr_im0[11]_i_3_n_0\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      I5 => \out\(9),
      O => \sig_btt_cntr_im0[11]_i_4_n_0\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      I5 => \out\(8),
      O => \sig_btt_cntr_im0[11]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => sig_calc_error_reg_reg_1(1),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^in\(36),
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      I5 => \out\(15),
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      I5 => \out\(14),
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      I5 => \out\(13),
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      I5 => \out\(12),
      O => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(3),
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[3]_i_2_n_0\
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(2),
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[3]_i_3_n_0\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(1),
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[3]_i_4_n_0\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(0),
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[3]_i_5_n_0\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(3),
      O => \sig_btt_cntr_im0[3]_i_6_n_0\
    );
\sig_btt_cntr_im0[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(2),
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(2),
      O => \sig_btt_cntr_im0[3]_i_7_n_0\
    );
\sig_btt_cntr_im0[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(1),
      O => \sig_btt_cntr_im0[3]_i_8_n_0\
    );
\sig_btt_cntr_im0[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(0),
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(0),
      O => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(6),
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(5),
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(4),
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_calc_error_reg_reg_1(1),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => \^in\(36),
      I5 => \out\(7),
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(6),
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(6),
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(5),
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(4),
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(4),
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[11]_i_2_n_0\,
      S(2) => \sig_btt_cntr_im0[11]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[11]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[11]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_5_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_3\,
      CYINIT => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[3]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[3]_i_3_n_0\,
      DI(1) => \sig_btt_cntr_im0[3]_i_4_n_0\,
      DI(0) => \sig_btt_cntr_im0[3]_i_5_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[3]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[3]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[3]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => sig_init_reg
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I1 => sig_brst_cnt_eq_zero_im0,
      I2 => sig_bytes_to_mbaa_im0(6),
      I3 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      I4 => sig_btt_eq_b2mbaa_ireg1_i_4_n_0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => sig_init_reg
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_bytes_to_mbaa_im0(6),
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045145D3"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00015554015557FC"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_bytes_to_mbaa_im0(1)
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => sig_init_reg
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(36),
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => sig_calc_error_pushed,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => sig_calc_error_pushed,
      R => sig_init_reg
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCECC"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => \^in\(36),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_reg_reg_1(1),
      O => sig_calc_error_reg_i_1_n_0
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(3),
      I4 => \out\(2),
      I5 => sig_calc_error_reg_i_4_n_0,
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      I2 => \out\(10),
      I3 => \out\(11),
      I4 => \out\(15),
      I5 => \out\(14),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      I2 => \out\(4),
      I3 => \out\(5),
      I4 => \out\(9),
      I5 => \out\(8),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_reg_i_1_n_0,
      Q => \^in\(36),
      R => sig_init_reg
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554444"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_cmd2addr_valid_reg_0,
      I3 => sig_inhibit_rdy_n_1,
      I4 => \^sig_mstr2addr_cmd_valid\,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55054444"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_inhibit_rdy_n_0,
      I3 => sig_cmd2data_valid_reg_0,
      I4 => \^sig_mstr2data_cmd_valid\,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500555540404040"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_first_xfer_im0,
      I3 => sig_cmd2dre_valid_reg_0,
      I4 => sig_inhibit_rdy_n,
      I5 => \^sig_mstr2sf_cmd_valid\,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => '0'
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      I3 => sig_init_reg,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_sm_pop_input_reg,
      I1 => sig_calc_error_pushed,
      I2 => sig_init_reg,
      O => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^in\(36),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_calc_error_reg_reg_1(1),
      O => sig_push_input_reg11_out
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(16),
      Q => \^in\(35),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(17),
      Q => sig_mstr2sf_eof,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_push_input_reg11_out,
      I2 => sig_init_reg,
      I3 => sig_calc_error_pushed,
      I4 => sig_sm_pop_input_reg,
      O => sig_input_reg_empty_i_1_n_0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_input_reg_empty_i_1_n_0,
      Q => sig_input_reg_empty,
      R => '0'
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_last_addr_offset_im2__0\(2)
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      I3 => sig_init_reg,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => sig_init_reg
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => sig_init_reg,
      I1 => \^sig_mstr2data_sequential\,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_push_input_reg11_out,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => p_1_in_0,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(1 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 4),
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => sig_init_reg
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => sig_calc_error_pushed,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => sig_init_reg
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => sig_init_reg
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => sig_init_reg
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => sig_init_reg
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => sig_init_reg
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(2),
      Q => sig_strbgen_addr_ireg2(2),
      R => sig_init_reg
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101110"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_sm_ld_calc2_reg,
      I4 => \sig_strbgen_bytes_ireg2[0]_i_2_n_0\,
      O => \sig_strbgen_bytes_ireg2[0]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"553F"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_strbgen_bytes_ireg2[0]_i_2_n_0\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_sm_ld_calc2_reg,
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      O => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => sig_sm_ld_calc2_reg,
      I4 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      O => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_strbgen_bytes_ireg2(3),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      O => sig_strbgen_bytes_ireg2(3)
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_last_addr_offset_im2__0\(2),
      Q => sig_xfer_end_strb_ireg3(4),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => sig_init_reg
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001FE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => sig_xfer_len_eq_0_ireg3_i_1_n_0
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_len_eq_0_ireg3_i_1_n_0,
      Q => sig_xfer_len_eq_0_ireg3,
      R => sig_init_reg
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3A"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => sig_init_reg,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(2),
      O => \I_STRT_STRB_GEN/lsig_start_vect\(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033333332"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0FA8"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777777"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFBC"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\,
      I4 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA88"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757575746420202"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111555555757575E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777762222020"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151515557776767E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5777FFFF76220000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"173717765676566E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFEA880000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"377636663666766E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \I_STRT_STRB_GEN/lsig_start_vect\(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(2),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(4),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(5),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(6),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \I_STRT_STRB_GEN/lsig_end_vect\(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\,
      O => \I_STRT_STRB_GEN/lsig_end_vect\(7),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  port (
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_sts_slverr_reg_reg_1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal \^sig_rd_sts_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
begin
  sig_rd_sts_slverr_reg_reg_0(2 downto 0) <= \^sig_rd_sts_slverr_reg_reg_0\(2 downto 0);
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(1),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(1),
      R => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(0),
      R => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => \^sig_rsc2data_ready\,
      S => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_reg_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => sig_rsc2stat_status_valid,
      R => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(2),
      R => sig_rd_sts_slverr_reg_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
begin
  SS(0) <= \^ss\(0);
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from <= \^sig_cmd_stat_rst_user_reg_n_cdc_from\;
datamover_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF88"
    )
        port map (
      I0 => \^mm2s_halt_cmplt\,
      I1 => mm2s_halt,
      I2 => mm2s_dmacr(0),
      I3 => datamover_idle,
      O => sig_halt_cmplt_reg_0
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444445"
    )
        port map (
      I0 => sig_halt_cmplt_reg_1,
      I1 => sig_next_calc_error_reg,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      I5 => \^mm2s_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^mm2s_halt_cmplt\,
      R => \^ss\(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_rst2all_stop_request,
      R => \^ss\(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      O => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if is
  port (
    sts_tready_reg_0 : out STD_LOGIC;
    interr_i_reg_0 : out STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : out STD_LOGIC;
    sts_tready_reg_1 : out STD_LOGIC;
    slverr_i_reg_0 : out STD_LOGIC;
    decerr_i_reg_0 : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]_0\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    err_i_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    decerr_i : in STD_LOGIC;
    slverr_i : in STD_LOGIC;
    interr_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg_2 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    zero_hsize_err : in STD_LOGIC;
    zero_vsize_err : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if is
  signal err_i_i_1_n_0 : STD_LOGIC;
  signal \^err_i_reg_0\ : STD_LOGIC;
  signal \^interr_i_reg_0\ : STD_LOGIC;
  signal mm2s_dma_decerr_set : STD_LOGIC;
  signal mm2s_dma_slverr_set : STD_LOGIC;
  signal \^sts_tready_reg_0\ : STD_LOGIC;
begin
  err_i_reg_0 <= \^err_i_reg_0\;
  interr_i_reg_0 <= \^interr_i_reg_0\;
  sts_tready_reg_0 <= \^sts_tready_reg_0\;
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sts_tready_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      O => sts_tready_reg_1
    );
\I_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_dma_decerr_set,
      I1 => dma_decerr_reg,
      O => decerr_i_reg_0
    );
\I_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_dma_slverr_set,
      I1 => dma_slverr_reg,
      O => slverr_i_reg_0
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => decerr_i,
      Q => mm2s_dma_decerr_set,
      R => p_0_in
    );
err_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mm2s_dma_slverr_set,
      I1 => mm2s_dma_decerr_set,
      I2 => \^interr_i_reg_0\,
      I3 => zero_hsize_err,
      I4 => zero_vsize_err,
      I5 => \^err_i_reg_0\,
      O => err_i_i_1_n_0
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_i_i_1_n_0,
      Q => \^err_i_reg_0\,
      R => p_0_in
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => interr_i,
      Q => \^interr_i_reg_0\,
      R => p_0_in
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(0),
      Q => \s_axis_cmd_tdata_reg[63]_0\(0),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(10),
      Q => \s_axis_cmd_tdata_reg[63]_0\(10),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(11),
      Q => \s_axis_cmd_tdata_reg[63]_0\(11),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(12),
      Q => \s_axis_cmd_tdata_reg[63]_0\(12),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(13),
      Q => \s_axis_cmd_tdata_reg[63]_0\(13),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(14),
      Q => \s_axis_cmd_tdata_reg[63]_0\(14),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(15),
      Q => \s_axis_cmd_tdata_reg[63]_0\(15),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(1),
      Q => \s_axis_cmd_tdata_reg[63]_0\(1),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(16),
      Q => \s_axis_cmd_tdata_reg[63]_0\(16),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(2),
      Q => \s_axis_cmd_tdata_reg[63]_0\(2),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(17),
      Q => \s_axis_cmd_tdata_reg[63]_0\(17),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(18),
      Q => \s_axis_cmd_tdata_reg[63]_0\(18),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(19),
      Q => \s_axis_cmd_tdata_reg[63]_0\(19),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(20),
      Q => \s_axis_cmd_tdata_reg[63]_0\(20),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(21),
      Q => \s_axis_cmd_tdata_reg[63]_0\(21),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(22),
      Q => \s_axis_cmd_tdata_reg[63]_0\(22),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(23),
      Q => \s_axis_cmd_tdata_reg[63]_0\(23),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(24),
      Q => \s_axis_cmd_tdata_reg[63]_0\(24),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(3),
      Q => \s_axis_cmd_tdata_reg[63]_0\(3),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(25),
      Q => \s_axis_cmd_tdata_reg[63]_0\(25),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(26),
      Q => \s_axis_cmd_tdata_reg[63]_0\(26),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(27),
      Q => \s_axis_cmd_tdata_reg[63]_0\(27),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(28),
      Q => \s_axis_cmd_tdata_reg[63]_0\(28),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(29),
      Q => \s_axis_cmd_tdata_reg[63]_0\(29),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(30),
      Q => \s_axis_cmd_tdata_reg[63]_0\(30),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(31),
      Q => \s_axis_cmd_tdata_reg[63]_0\(31),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(32),
      Q => \s_axis_cmd_tdata_reg[63]_0\(32),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(33),
      Q => \s_axis_cmd_tdata_reg[63]_0\(33),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(34),
      Q => \s_axis_cmd_tdata_reg[63]_0\(34),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(4),
      Q => \s_axis_cmd_tdata_reg[63]_0\(4),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(35),
      Q => \s_axis_cmd_tdata_reg[63]_0\(35),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(36),
      Q => \s_axis_cmd_tdata_reg[63]_0\(36),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(37),
      Q => \s_axis_cmd_tdata_reg[63]_0\(37),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(38),
      Q => \s_axis_cmd_tdata_reg[63]_0\(38),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(39),
      Q => \s_axis_cmd_tdata_reg[63]_0\(39),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(40),
      Q => \s_axis_cmd_tdata_reg[63]_0\(40),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(41),
      Q => \s_axis_cmd_tdata_reg[63]_0\(41),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(42),
      Q => \s_axis_cmd_tdata_reg[63]_0\(42),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(43),
      Q => \s_axis_cmd_tdata_reg[63]_0\(43),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(44),
      Q => \s_axis_cmd_tdata_reg[63]_0\(44),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(5),
      Q => \s_axis_cmd_tdata_reg[63]_0\(5),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(45),
      Q => \s_axis_cmd_tdata_reg[63]_0\(45),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(46),
      Q => \s_axis_cmd_tdata_reg[63]_0\(46),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(47),
      Q => \s_axis_cmd_tdata_reg[63]_0\(47),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(48),
      Q => \s_axis_cmd_tdata_reg[63]_0\(48),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(6),
      Q => \s_axis_cmd_tdata_reg[63]_0\(6),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(7),
      Q => \s_axis_cmd_tdata_reg[63]_0\(7),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(8),
      Q => \s_axis_cmd_tdata_reg[63]_0\(8),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => D(9),
      Q => \s_axis_cmd_tdata_reg[63]_0\(9),
      R => SR(0)
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => s_axis_cmd_tvalid_reg_1(0),
      D => s_axis_cmd_tvalid_reg_2,
      Q => s_axis_cmd_tvalid_reg_0,
      R => SR(0)
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slverr_i,
      Q => mm2s_dma_slverr_set,
      R => p_0_in
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sts_tready_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen is
  port (
    mm2s_frame_sync : out STD_LOGIC;
    mm2s_dmac2cdc_fsync_out : out STD_LOGIC;
    mask_fsync_out_i : out STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    frame_sync_out0 : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_1\ : in STD_LOGIC;
    mm2s_valid_video_prmtrs : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen is
  signal all_idle_d1 : STD_LOGIC;
  signal all_idle_d2 : STD_LOGIC;
  signal frame_sync_i0 : STD_LOGIC;
  signal \^mask_fsync_out_i\ : STD_LOGIC;
begin
  mask_fsync_out_i <= \^mask_fsync_out_i\;
\GEN_FREE_RUN_MODE.all_idle_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_all_idle,
      Q => all_idle_d1,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.all_idle_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => all_idle_d1,
      Q => all_idle_d2,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.frame_sync_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => all_idle_d1,
      I1 => mm2s_dmacr(0),
      I2 => all_idle_d2,
      O => frame_sync_i0
    );
\GEN_FREE_RUN_MODE.frame_sync_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_i0,
      Q => mm2s_frame_sync,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_out0,
      Q => mm2s_dmac2cdc_fsync_out,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_1\,
      Q => \^mask_fsync_out_i\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mask_fsync_out_i\,
      I1 => mm2s_valid_video_prmtrs,
      O => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr is
  port (
    mm2s_valid_frame_sync : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_dmasr : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr is
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\ : STD_LOGIC;
  signal \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[1]\ : STD_LOGIC;
  signal mstr_reverse_order : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal s_frame_ptr_out : STD_LOGIC;
begin
  \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ <= \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[1]\;
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => s_frame_ptr_out
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_frame_ptr_out,
      Q => in0(0),
      R => p_0_in
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order,
      Q => mstr_reverse_order_d1,
      S => p_0_in
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => p_0_in
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAAFFFFFFFF"
    )
        port map (
      I0 => mstr_reverse_order,
      I1 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[1]\,
      I2 => mm2s_dmacr(0),
      I3 => E(0),
      I4 => mm2s_dmasr,
      I5 => \out\,
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\,
      Q => mstr_reverse_order,
      R => '0'
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => E(0),
      Q => mm2s_valid_frame_sync,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(4),
      O => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt is
  port (
    mm2s_dly_irq_set : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    mm2s_ioc_irq_set : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_0\ : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]_0\ : out STD_LOGIC;
    ch1_dly_fast_cnt0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_1\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\ : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 13 downto 0 );
    mm2s_packet_sof : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\ : in STD_LOGIC;
    mm2s_valid_frame_sync_cmb : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt is
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[3]_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal L : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch1_delay_count0 : STD_LOGIC;
  signal ch1_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch1_dly_fast_incr : STD_LOGIC;
  signal \^mm2s_ioc_irq_set\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair55";
begin
  \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]_0\ <= \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[3]_0\;
  \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  mm2s_ioc_irq_set <= \^mm2s_ioc_irq_set\;
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555C00000000000"
    )
        port map (
      I0 => \^mm2s_ioc_irq_set\,
      I1 => mm2s_dmacr(0),
      I2 => mm2s_valid_frame_sync_cmb,
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[3]_0\,
      I4 => mask_fsync_out_i,
      I5 => \out\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(5),
      I1 => L(3),
      I2 => L(2),
      I3 => L(4),
      I4 => L(6),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => L(2),
      I1 => L(0),
      I2 => L(1),
      O => ch1_dly_fast_cnt(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(2),
      I3 => L(3),
      O => ch1_dly_fast_cnt(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      O => ch1_dly_fast_cnt(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(4),
      I3 => L(2),
      I4 => L(3),
      I5 => L(5),
      O => ch1_dly_fast_cnt(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0\,
      I1 => L(5),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      I5 => L(6),
      O => ch1_dly_fast_cnt(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(0),
      Q => L(0),
      R => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(1),
      Q => L(1),
      R => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(2),
      Q => L(2),
      S => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(3),
      Q => L(3),
      S => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(4),
      Q => L(4),
      S => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(5),
      Q => L(5),
      S => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(6),
      Q => L(6),
      S => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      I4 => L(5),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0\,
      O => ch1_dly_fast_incr
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_incr,
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      R => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      Q => ch1_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\,
      I5 => ch1_dly_fast_cnt0,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\,
      O => ch1_delay_count0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q\(3),
      I1 => mm2s_dmacr(10),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^q\(4),
      I1 => mm2s_dmacr(11),
      I2 => mm2s_dmacr(7),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => mm2s_dmacr(12),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(0),
      I1 => mm2s_dmacr(7),
      I2 => mm2s_dmacr(12),
      I3 => \^q\(5),
      I4 => \^q\(1),
      I5 => mm2s_dmacr(8),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFF6FFFFFFF6FF"
    )
        port map (
      I0 => \^q\(7),
      I1 => mm2s_dmacr(13),
      I2 => mm2s_packet_sof,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I4 => \^q\(2),
      I5 => mm2s_dmacr(9),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_delay_count0,
      Q => mm2s_dly_irq_set,
      R => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0\,
      O => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[3]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_1\,
      Q => \^mm2s_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I4 => mm2s_dmacr(1),
      O => p_2_in(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I5 => mm2s_dmacr(2),
      O => p_2_in(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I3 => mm2s_dmacr(3),
      O => p_2_in(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I4 => mm2s_dmacr(4),
      O => p_2_in(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I5 => mm2s_dmacr(5),
      O => p_2_in(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I4 => mm2s_dmacr(6),
      O => p_2_in(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I5 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(0),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      S => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(1),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(2),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(3),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(4),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(5),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(6),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(7),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= in0(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect is
  port (
    mm2s_prmtr_updt_complete : out STD_LOGIC;
    mm2s_regdir_idle : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_hsize_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_vsize_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]_0\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_module_hsize_reg[14]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[13]_0\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    run_stop_d1_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmtr_updt_complete_i_reg_0 : in STD_LOGIC;
    regdir_idle_i_reg_0 : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect is
  signal \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^mm2s_prmtr_updt_complete\ : STD_LOGIC;
  signal \^mm2s_regdir_idle\ : STD_LOGIC;
  signal \^reg_module_hsize_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^reg_module_vsize_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal regdir_idle_i_i_1_n_0 : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_43 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_45 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_47 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_49 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_58 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_60 : label is "soft_lutpair49";
begin
  \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) <= \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(15 downto 0);
  \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0) <= \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0);
  mm2s_prmtr_updt_complete <= \^mm2s_prmtr_updt_complete\;
  mm2s_regdir_idle <= \^mm2s_regdir_idle\;
  \reg_module_hsize_reg[15]_0\(15 downto 0) <= \^reg_module_hsize_reg[15]_0\(15 downto 0);
  \reg_module_vsize_reg[12]_0\(12 downto 0) <= \^reg_module_vsize_reg[12]_0\(12 downto 0);
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(10),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(10),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(11),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(11),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(12),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(13),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(13),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(14),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(14),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(15),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(15),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(1),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(2),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(3),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(5),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(6),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(7),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(8),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(8),
      R => p_0_in
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(9),
      Q => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(9),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(0),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(0),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(10),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(10),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(11),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(11),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(12),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(12),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(13),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(13),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(14),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(14),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(15),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(15),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(16),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(16),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(17),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(17),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(18),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(18),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(19),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(19),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(1),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(1),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(20),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(20),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(21),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(21),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(22),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(22),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(23),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(23),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(24),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(24),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(25),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(25),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(26),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(26),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(27),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(27),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(28),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(28),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(29),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(29),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(2),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(2),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(30),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(30),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(31),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(31),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(3),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(3),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(4),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(4),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(5),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(5),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(6),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(6),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(7),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(7),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(8),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(8),
      R => p_0_in
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(9),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(9),
      R => p_0_in
    );
ip2axi_rddata_int_inferred_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(15),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(15),
      I4 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(15),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(14),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(14),
      I4 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(14),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      O => \reg_module_hsize_reg[14]_0\
    );
ip2axi_rddata_int_inferred_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(13),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(13),
      I4 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(13),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      O => \reg_module_hsize_reg[13]_0\
    );
ip2axi_rddata_int_inferred_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(12),
      I1 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(12),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(12),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]_0\
    );
ip2axi_rddata_int_inferred_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(11),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I2 => \^reg_module_hsize_reg[15]_0\(11),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]_0\
    );
ip2axi_rddata_int_inferred_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(10),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I2 => \^reg_module_hsize_reg[15]_0\(10),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]_0\
    );
ip2axi_rddata_int_inferred_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(9),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I2 => \^reg_module_hsize_reg[15]_0\(9),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]_0\
    );
ip2axi_rddata_int_inferred_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(8),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I2 => \^reg_module_hsize_reg[15]_0\(8),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]_0\
    );
ip2axi_rddata_int_inferred_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(7),
      I1 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(7),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(7),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]_0\
    );
ip2axi_rddata_int_inferred_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(6),
      I1 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(6),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(6),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]_0\
    );
ip2axi_rddata_int_inferred_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(5),
      I1 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(5),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(5),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]_0\
    );
ip2axi_rddata_int_inferred_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(4),
      I1 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(4),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(4),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]_0\
    );
ip2axi_rddata_int_inferred_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(3),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I2 => \^reg_module_hsize_reg[15]_0\(3),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]_0\
    );
ip2axi_rddata_int_inferred_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I2 => \^reg_module_hsize_reg[15]_0\(2),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]_0\
    );
ip2axi_rddata_int_inferred_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(1),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I2 => \^reg_module_hsize_reg[15]_0\(1),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]_0\
    );
ip2axi_rddata_int_inferred_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(0),
      I1 => \^ds_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(0),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]_0\
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmtr_updt_complete_i_reg_0,
      Q => \^mm2s_prmtr_updt_complete\,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(0),
      Q => \^reg_module_hsize_reg[15]_0\(0),
      R => p_0_in
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(10),
      Q => \^reg_module_hsize_reg[15]_0\(10),
      R => p_0_in
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(11),
      Q => \^reg_module_hsize_reg[15]_0\(11),
      R => p_0_in
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(12),
      Q => \^reg_module_hsize_reg[15]_0\(12),
      R => p_0_in
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(13),
      Q => \^reg_module_hsize_reg[15]_0\(13),
      R => p_0_in
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(14),
      Q => \^reg_module_hsize_reg[15]_0\(14),
      R => p_0_in
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(15),
      Q => \^reg_module_hsize_reg[15]_0\(15),
      R => p_0_in
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(1),
      Q => \^reg_module_hsize_reg[15]_0\(1),
      R => p_0_in
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(2),
      Q => \^reg_module_hsize_reg[15]_0\(2),
      R => p_0_in
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(3),
      Q => \^reg_module_hsize_reg[15]_0\(3),
      R => p_0_in
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(4),
      Q => \^reg_module_hsize_reg[15]_0\(4),
      R => p_0_in
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(5),
      Q => \^reg_module_hsize_reg[15]_0\(5),
      R => p_0_in
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(6),
      Q => \^reg_module_hsize_reg[15]_0\(6),
      R => p_0_in
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(7),
      Q => \^reg_module_hsize_reg[15]_0\(7),
      R => p_0_in
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(8),
      Q => \^reg_module_hsize_reg[15]_0\(8),
      R => p_0_in
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(9),
      Q => \^reg_module_hsize_reg[15]_0\(9),
      R => p_0_in
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(0),
      Q => \^reg_module_vsize_reg[12]_0\(0),
      R => p_0_in
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^reg_module_vsize_reg[12]_0\(10),
      R => p_0_in
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \^reg_module_vsize_reg[12]_0\(11),
      R => p_0_in
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \^reg_module_vsize_reg[12]_0\(12),
      R => p_0_in
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^reg_module_vsize_reg[12]_0\(1),
      R => p_0_in
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^reg_module_vsize_reg[12]_0\(2),
      R => p_0_in
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^reg_module_vsize_reg[12]_0\(3),
      R => p_0_in
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^reg_module_vsize_reg[12]_0\(4),
      R => p_0_in
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^reg_module_vsize_reg[12]_0\(5),
      R => p_0_in
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^reg_module_vsize_reg[12]_0\(6),
      R => p_0_in
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^reg_module_vsize_reg[12]_0\(7),
      R => p_0_in
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^reg_module_vsize_reg[12]_0\(8),
      R => p_0_in
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^reg_module_vsize_reg[12]_0\(9),
      R => p_0_in
    );
regdir_idle_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF3A2FFFF"
    )
        port map (
      I0 => \^mm2s_regdir_idle\,
      I1 => run_stop_d1_reg_0,
      I2 => run_stop_d1,
      I3 => \^mm2s_prmtr_updt_complete\,
      I4 => regdir_idle_i_reg_0,
      I5 => mm2s_stop,
      O => regdir_idle_i_i_1_n_0
    );
regdir_idle_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => regdir_idle_i_i_1_n_0,
      Q => \^mm2s_regdir_idle\,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => run_stop_d1_reg_0,
      Q => run_stop_d1,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register is
  port (
    \dmacr_i_reg[1]_0\ : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0\ : out STD_LOGIC;
    reset_counts_reg_0 : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    halted_reg_0 : out STD_LOGIC;
    mm2s_ip2axi_introut : out STD_LOGIC;
    mm2s_dmacr : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \dmacr_i_reg[0]_1\ : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    \dmacr_i_reg[0]_2\ : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    ch1_dly_fast_cnt0 : out STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]_0\ : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    halted_reg_1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]_0\ : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\ : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\ : out STD_LOGIC;
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ptr_ref_i_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_1\ : out STD_LOGIC;
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    initial_frame_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]_1\ : in STD_LOGIC;
    reset_counts_reg_1 : in STD_LOGIC;
    irqdelay_wren_i0 : in STD_LOGIC;
    irqthresh_wren_i0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    ioc_irq_reg_1 : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    halted_reg_2 : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    introut_reg_0 : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    mm2s_packet_sof : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    mm2s_tstvect_fsync : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    mm2s_valid_video_prmtrs : in STD_LOGIC;
    mm2s_prmtr_updt_complete : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ : in STD_LOGIC;
    mm2s_valid_frame_sync : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2\ : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\ : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register is
  signal \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\ : STD_LOGIC;
  signal \^ds_gen_syncen_bit.dmacr_i_reg[3]_1\ : STD_LOGIC;
  signal \^dynamic_genlock_for_slave.mstrfrm_tstsync_d1_reg\ : STD_LOGIC;
  signal \^enable_dmacr_delay_cntr.dmacr_i_reg[24]_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[0]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[1]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal err_irq_reg_n_0 : STD_LOGIC;
  signal \^halted_reg_0\ : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal introut_i_2_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqdelay_wren_i : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal \^mm2s_dmacr\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^reset_counts_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of stop_i_1 : label is "soft_lutpair51";
begin
  \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0\ <= \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\;
  \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_1\ <= \^ds_gen_syncen_bit.dmacr_i_reg[3]_1\;
  \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\ <= \^dynamic_genlock_for_slave.mstrfrm_tstsync_d1_reg\;
  \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]_0\ <= \^enable_dmacr_delay_cntr.dmacr_i_reg[24]_0\;
  \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\(0) <= \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(0);
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[0]_0\ <= \^dmacr_i_reg[0]_0\;
  \dmacr_i_reg[1]_0\ <= \^dmacr_i_reg[1]_0\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  halted_reg_0 <= \^halted_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  mm2s_dmacr(22 downto 0) <= \^mm2s_dmacr\(22 downto 0);
  reset_counts_reg_0 <= \^reset_counts_reg_0\;
\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA03AA"
    )
        port map (
      I0 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(0),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\,
      I2 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      I3 => \^dmacr_i_reg[1]_0\,
      I4 => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      O => \ptr_ref_i_reg[3]\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA3CAA"
    )
        port map (
      I0 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(1),
      I1 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(1),
      I2 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      I3 => \^dmacr_i_reg[1]_0\,
      I4 => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      O => \ptr_ref_i_reg[3]\(1)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEE222"
    )
        port map (
      I0 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(2),
      I1 => \^dmacr_i_reg[1]_0\,
      I2 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      I3 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(1),
      I4 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(2),
      I5 => \^ds_gen_syncen_bit.dmacr_i_reg[3]_1\,
      O => \ptr_ref_i_reg[3]\(2)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA3CAA"
    )
        port map (
      I0 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(3),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\,
      I2 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(3),
      I3 => \^dmacr_i_reg[1]_0\,
      I4 => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      O => \ptr_ref_i_reg[3]\(3)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF04FFFF"
    )
        port map (
      I0 => initial_frame,
      I1 => \^dmacr_i_reg[1]_0\,
      I2 => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      I3 => \^halted_reg_0\,
      I4 => introut_reg_0,
      O => initial_frame_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ds_gen_syncen_bit.dmacr_i_reg[3]_0\,
      I1 => \^dmacr_i_reg[1]_0\,
      I2 => E(0),
      O => \^ds_gen_syncen_bit.dmacr_i_reg[3]_1\
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(21),
      Q => \^mm2s_dmacr\(15),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(22),
      Q => \^mm2s_dmacr\(16),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(23),
      Q => \^mm2s_dmacr\(17),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(24),
      Q => \^mm2s_dmacr\(18),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(25),
      Q => \^mm2s_dmacr\(19),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(26),
      Q => \^mm2s_dmacr\(20),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(27),
      Q => \^mm2s_dmacr\(21),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(28),
      Q => \^mm2s_dmacr\(22),
      R => p_0_in
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => irqdelay_wren_i0,
      Q => irqdelay_wren_i,
      R => p_0_in
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(13),
      Q => \^mm2s_dmacr\(7),
      S => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(14),
      Q => \^mm2s_dmacr\(8),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(15),
      Q => \^mm2s_dmacr\(9),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(16),
      Q => \^mm2s_dmacr\(10),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(17),
      Q => \^mm2s_dmacr\(11),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(18),
      Q => \^mm2s_dmacr\(12),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(19),
      Q => \^mm2s_dmacr\(13),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(20),
      Q => \^mm2s_dmacr\(14),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \^mm2s_dmacr\(13),
      I1 => D(19),
      I2 => \^mm2s_dmacr\(14),
      I3 => D(20),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0\,
      I5 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^mm2s_dmacr\(12),
      I1 => D(18),
      I2 => \^mm2s_dmacr\(11),
      I3 => D(17),
      I4 => D(16),
      I5 => \^mm2s_dmacr\(10),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => irqthresh_wren_i0,
      Q => irqthresh_wren_i,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^dmacr_i_reg[0]_0\,
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => dma_err,
      I3 => mm2s_halt,
      O => \dmacr_i_reg[0]_2\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I1 => mm2s_dly_irq_set,
      I2 => \^dly_irq_reg_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\,
      I4 => \^enable_dmacr_delay_cntr.dmacr_i_reg[24]_0\,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0\,
      O => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^mm2s_dmacr\(15),
      I1 => \^mm2s_dmacr\(16),
      I2 => \^mm2s_dmacr\(20),
      I3 => \^mm2s_dmacr\(19),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_8_n_0\,
      O => \^enable_dmacr_delay_cntr.dmacr_i_reg[24]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => mm2s_frame_sync,
      I1 => mm2s_packet_sof,
      I2 => irqdelay_wren_i,
      I3 => ch1_delay_cnt_en,
      I4 => \^reset_counts_reg_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^mm2s_dmacr\(21),
      I1 => \^mm2s_dmacr\(17),
      I2 => \^mm2s_dmacr\(18),
      I3 => \^mm2s_dmacr\(22),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_8_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A8"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\,
      I1 => ch1_delay_cnt_en,
      I2 => mm2s_tstvect_fsync,
      I3 => mm2s_packet_sof,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^enable_dmacr_delay_cntr.dmacr_i_reg[24]_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\,
      I2 => \^dly_irq_reg_0\,
      I3 => mm2s_dly_irq_set,
      I4 => mask_fsync_out_i,
      I5 => mm2s_valid_video_prmtrs,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^mm2s_dmacr\(17),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^mm2s_dmacr\(19),
      I4 => Q(2),
      I5 => \^mm2s_dmacr\(21),
      O => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\,
      I2 => introut_reg_0,
      I3 => mm2s_tstvect_fsync,
      O => prmry_resetn_i_reg
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^dynamic_genlock_for_slave.mstrfrm_tstsync_d1_reg\,
      I1 => \^mm2s_dmacr\(7),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(0),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \^dynamic_genlock_for_slave.mstrfrm_tstsync_d1_reg\,
      I1 => \^mm2s_dmacr\(8),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(1),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(0),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B000B000B"
    )
        port map (
      I0 => mm2s_valid_frame_sync,
      I1 => mm2s_tstvect_fsync,
      I2 => \^reset_counts_reg_0\,
      I3 => irqthresh_wren_i,
      I4 => mm2s_dly_irq_set,
      I5 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      I1 => mm2s_dly_irq_set,
      I2 => irqthresh_wren_i,
      I3 => \^reset_counts_reg_0\,
      I4 => mm2s_tstvect_fsync,
      O => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\,
      O => \^dynamic_genlock_for_slave.mstrfrm_tstsync_d1_reg\
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^mm2s_dmacr\(5),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^mm2s_dmacr\(6),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(0),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^mm2s_dmacr\(0),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^mm2s_dmacr\(1),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^mm2s_dmacr\(2),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^mm2s_dmacr\(3),
      R => p_0_in
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^mm2s_dmacr\(4),
      R => p_0_in
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404440"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => introut_reg_0,
      I2 => mm2s_prmtr_updt_complete,
      I3 => prmtr_update_complete,
      I4 => mm2s_frame_sync,
      O => halted_reg_1
    );
\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^dma_decerr_reg_0\,
      I1 => \^dma_slverr_reg_0\,
      I2 => \^dma_interr_reg_0\,
      O => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(0),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(1),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(1),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(2),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(2),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(3),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(3),
      R => p_0_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4),
      R => p_0_in
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dly_irq_reg_1,
      Q => \^dly_irq_reg_0\,
      R => p_0_in
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => p_0_in
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => p_0_in
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => p_0_in
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^mm2s_dmacr\(0),
      I1 => mm2s_ioc_irq_set,
      I2 => \dmacr_i[0]_i_2_n_0\,
      O => \dmacr_i[0]_i_1_n_0\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => mm2s_stop,
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => D(0),
      I3 => mm2s_axi2ip_wrce(0),
      I4 => \^dmacr_i_reg[0]_0\,
      I5 => introut_reg_0,
      O => \dmacr_i[0]_i_2_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1_n_0\,
      Q => \^dmacr_i_reg[0]_0\,
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^dmacr_i_reg[1]_0\,
      S => p_0_in
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_1\,
      Q => \^dmacr_i_reg[2]_0\,
      R => '0'
    );
err_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dma_interr_reg_0\,
      I1 => \^dma_slverr_reg_0\,
      I2 => \^dma_decerr_reg_0\,
      O => err
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => p_0_in
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F000F"
    )
        port map (
      I0 => D(12),
      I1 => mm2s_axi2ip_wrce(1),
      I2 => err_d1,
      I3 => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      I4 => err_irq_reg_n_0,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => err_irq_reg_n_0,
      R => p_0_in
    );
halt_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \^dmacr_i_reg[0]_0\,
      I1 => run_stop_d1,
      I2 => \^dmacr_i_reg[2]_0\,
      I3 => soft_reset_d1,
      I4 => mm2s_stop,
      O => halt_i0
    );
halt_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444F444"
    )
        port map (
      I0 => \^dmacr_i_reg[0]_0\,
      I1 => halt_reset,
      I2 => mm2s_halt,
      I3 => mm2s_halt_cmplt,
      I4 => \^dmacr_i_reg[2]_0\,
      I5 => mm2s_stop,
      O => \dmacr_i_reg[0]_1\
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_reg_2,
      Q => \^halted_reg_0\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => introut_i_2_n_0,
      I1 => introut_reg_0,
      I2 => \^dmacr_i_reg[2]_0\,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_no_internal_genlock.ds_gen_dmacr_register.dmacr_i_reg[12]_0\(0),
      I1 => \^ioc_irq_reg_0\,
      I2 => \^dly_irq_reg_0\,
      I3 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      I4 => err_irq_reg_n_0,
      I5 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      O => introut_i_2_n_0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => mm2s_ip2axi_introut,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ioc_irq_reg_1,
      Q => \^ioc_irq_reg_0\,
      R => p_0_in
    );
ip2axi_rddata_int_inferred_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2\,
      I1 => err_irq_reg_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\,
      I4 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(0),
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\,
      I1 => \^dly_irq_reg_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\,
      I4 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(0),
      O => in0(0)
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => reset_counts_reg_1,
      Q => \^reset_counts_reg_0\,
      R => '0'
    );
\s_axis_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => introut_reg_0,
      O => SR(0)
    );
stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => dma_err,
      O => stop_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    m_axis_mm2s_tlast_i : out STD_LOGIC;
    m_axis_mm2s_tuser_i : out STD_LOGIC;
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg_1 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \sig_data_reg_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_reg_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 37 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready_i : in STD_LOGIC;
    empty : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    mm2s_halt_reg : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf is
  signal \^m_axis_mm2s_tlast_i\ : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axis_mm2s_tlast_i <= \^m_axis_mm2s_tlast_i\;
  \out\ <= sig_m_valid_dup;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^m_axis_mm2s_tlast_i\,
      I1 => mm2s_fsync_out_i,
      I2 => mm2s_halt_reg,
      I3 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\,
      O => sig_last_reg_out_reg_0
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => mm2s_fsync_out_i,
      I2 => mm2s_halt_reg,
      I3 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\,
      O => sig_m_valid_out_reg_1
    );
fg_builtin_fifo_inst_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => empty,
      O => rd_en
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => \sig_data_reg_out_reg[31]_0\(0),
      R => SR(0)
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => \sig_data_reg_out_reg[31]_0\(10),
      R => SR(0)
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => \sig_data_reg_out_reg[31]_0\(11),
      R => SR(0)
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => \sig_data_reg_out_reg[31]_0\(12),
      R => SR(0)
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => \sig_data_reg_out_reg[31]_0\(13),
      R => SR(0)
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => \sig_data_reg_out_reg[31]_0\(14),
      R => SR(0)
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => \sig_data_reg_out_reg[31]_0\(15),
      R => SR(0)
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => \sig_data_reg_out_reg[31]_0\(16),
      R => SR(0)
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => \sig_data_reg_out_reg[31]_0\(17),
      R => SR(0)
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => \sig_data_reg_out_reg[31]_0\(18),
      R => SR(0)
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => \sig_data_reg_out_reg[31]_0\(19),
      R => SR(0)
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => \sig_data_reg_out_reg[31]_0\(1),
      R => SR(0)
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => \sig_data_reg_out_reg[31]_0\(20),
      R => SR(0)
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => \sig_data_reg_out_reg[31]_0\(21),
      R => SR(0)
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => \sig_data_reg_out_reg[31]_0\(22),
      R => SR(0)
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => \sig_data_reg_out_reg[31]_0\(23),
      R => SR(0)
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => \sig_data_reg_out_reg[31]_0\(24),
      R => SR(0)
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => \sig_data_reg_out_reg[31]_0\(25),
      R => SR(0)
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => \sig_data_reg_out_reg[31]_0\(26),
      R => SR(0)
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => \sig_data_reg_out_reg[31]_0\(27),
      R => SR(0)
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => \sig_data_reg_out_reg[31]_0\(28),
      R => SR(0)
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => \sig_data_reg_out_reg[31]_0\(29),
      R => SR(0)
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => \sig_data_reg_out_reg[31]_0\(2),
      R => SR(0)
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => \sig_data_reg_out_reg[31]_0\(30),
      R => SR(0)
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => \sig_data_reg_out_reg[31]_0\(31),
      R => SR(0)
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => \sig_data_reg_out_reg[31]_0\(3),
      R => SR(0)
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => \sig_data_reg_out_reg[31]_0\(4),
      R => SR(0)
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => \sig_data_reg_out_reg[31]_0\(5),
      R => SR(0)
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => \sig_data_reg_out_reg[31]_0\(6),
      R => SR(0)
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => \sig_data_reg_out_reg[31]_0\(7),
      R => SR(0)
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => \sig_data_reg_out_reg[31]_0\(8),
      R => SR(0)
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => \sig_data_reg_out_reg[31]_0\(9),
      R => SR(0)
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => \^m_axis_mm2s_tlast_i\,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(36),
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111101010101"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => SR(0),
      I2 => empty,
      I3 => m_axis_mm2s_tready_i,
      I4 => sig_s_ready_dup,
      I5 => sig_m_valid_dup,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => sig_reset_reg,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0E0F0E0E0E0E"
    )
        port map (
      I0 => m_axis_mm2s_tready_i,
      I1 => sig_reset_reg,
      I2 => SR(0),
      I3 => sig_m_valid_dup,
      I4 => empty,
      I5 => sig_s_ready_dup,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => \sig_strb_reg_out_reg[3]_0\(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => \sig_strb_reg_out_reg[3]_0\(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => \sig_strb_reg_out_reg[3]_0\(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(3),
      Q => \sig_strb_reg_out_reg[3]_0\(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(34),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(35),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
\sig_user_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_user_skid_mux_out,
      Q => m_axis_mm2s_tuser_i,
      R => SR(0)
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(37),
      Q => sig_user_skid_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm is
  port (
    tstvect_fsync_d2 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    halted_set_i0 : out STD_LOGIC;
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0\ : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    load_new_addr : out STD_LOGIC;
    frame_sync_out0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 48 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmnds_queued_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_all_lines_xfred : in STD_LOGIC;
    zero_vsize_err0 : in STD_LOGIC;
    zero_hsize_err0 : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_allbuffer_empty : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[2]_1\ : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \vert_count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_FREE_RUN_MODE.frame_sync_out_reg\ : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    \cmnds_queued_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \VFLIP_DISABLE.dm_address_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_interr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmnds_queued_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm is
  signal \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\ : STD_LOGIC;
  signal \^gen_done_for_snf.gen_for_free_run.xfred_started_reg_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_wr_i_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \VFLIP_DISABLE.dm_address[19]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_6_n_0\ : STD_LOGIC;
  signal \^vflip_disable.dm_address_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal all_lines_xfred_d1 : STD_LOGIC;
  signal \cmnds_queued[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_2_n_0\ : STD_LOGIC;
  signal cmnds_queued_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal dm_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal frame_sync_d3 : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal \^load_new_addr\ : STD_LOGIC;
  signal tstvect_fsync_d1 : STD_LOGIC;
  signal \^tstvect_fsync_d2\ : STD_LOGIC;
  signal \vert_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \vert_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \vert_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_6_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_7_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_8_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_9_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_6_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_7_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_8_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_9_n_0\ : STD_LOGIC;
  signal vert_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \vert_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \vert_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \vert_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \vert_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \vert_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  signal zero_vsize_err_i_4_n_0 : STD_LOGIC;
  signal \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vert_count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[1]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[2]_i_2\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cmnds_queued[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1\ : label is "soft_lutpair31";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \vert_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \vert_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \vert_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \vert_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of zero_vsize_err_i_4 : label is "soft_lutpair9";
begin
  \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0\ <= \^gen_done_for_snf.gen_for_free_run.xfred_started_reg_0\;
  \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ <= \^gen_normal_dm_command.cmnd_wr_i_reg_0\;
  Q(5 downto 0) <= \^q\(5 downto 0);
  \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) <= \^vflip_disable.dm_address_reg[15]_0\(15 downto 0);
  load_new_addr <= \^load_new_addr\;
  tstvect_fsync_d2 <= \^tstvect_fsync_d2\;
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFFEEEF0000"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I2 => dmacntrl_cs(1),
      I3 => dmacntrl_cs(2),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I5 => dmacntrl_cs(0),
      O => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAABA0000"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\,
      I1 => dmacntrl_cs(2),
      I2 => mm2s_dmacr(0),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I5 => dmacntrl_cs(1),
      O => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFEAAFA"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(2),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      O => \FSM_sequential_dmacntrl_cs[1]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0100F0F0F0F0"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(1),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I5 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => mm2s_halt,
      I1 => \FSM_sequential_dmacntrl_cs_reg[2]_1\,
      I2 => mm2s_soft_reset,
      I3 => frame_sync_reg,
      I4 => dmacntrl_cs(0),
      O => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => vert_count_reg(2),
      I1 => vert_count_reg(4),
      I2 => vert_count_reg(7),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\,
      I5 => \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFFEAAA"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I2 => \GEN_FREE_RUN_MODE.frame_sync_out_reg\,
      I3 => frame_sync_reg,
      I4 => dmacntrl_cs(1),
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vert_count_reg(10),
      I1 => vert_count_reg(5),
      I2 => vert_count_reg(9),
      I3 => vert_count_reg(6),
      O => \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => vert_count_reg(12),
      I1 => vert_count_reg(11),
      I2 => vert_count_reg(0),
      I3 => vert_count_reg(8),
      I4 => vert_count_reg(1),
      I5 => vert_count_reg(3),
      O => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => frame_sync_reg,
      I1 => mm2s_soft_reset,
      I2 => \FSM_sequential_dmacntrl_cs_reg[2]_1\,
      I3 => mm2s_halt,
      I4 => dmacntrl_cs(0),
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\
    );
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\,
      Q => dmacntrl_cs(0),
      R => p_0_in
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\,
      Q => dmacntrl_cs(1),
      R => p_0_in
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      Q => dmacntrl_cs(2),
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11010101"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\,
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I3 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I4 => mm2s_all_lines_xfred,
      O => \^gen_done_for_snf.gen_for_free_run.xfred_started_reg_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => frame_sync_reg,
      I1 => \GEN_FREE_RUN_MODE.frame_sync_out_reg\,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I3 => dmacntrl_cs(2),
      I4 => dmacntrl_cs(1),
      I5 => dmacntrl_cs(0),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => cmnds_queued_reg(7),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => cmnds_queued_reg(6),
      I2 => \^q\(4),
      I3 => \^q\(1),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.all_lines_xfred_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_all_lines_xfred,
      Q => all_lines_xfred_d1,
      R => p_0_in
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I1 => all_lines_xfred_d1,
      I2 => mm2s_all_lines_xfred,
      I3 => mm2s_frame_sync,
      I4 => \out\,
      I5 => mm2s_dmacr(0),
      O => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\,
      Q => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      R => '0'
    );
\GEN_FREE_RUN_MODE.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => tstvect_fsync_d1,
      I1 => \GEN_FREE_RUN_MODE.frame_sync_out_reg\,
      I2 => mask_fsync_out_i,
      O => frame_sync_out0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000020000"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(2),
      I2 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I3 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      I4 => \out\,
      I5 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFF"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(2),
      I2 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I3 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      I4 => \out\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(1),
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0\,
      Q => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      R => p_0_in
    );
\I_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => dma_interr_reg(0),
      I1 => mm2s_axi2ip_wrce(0),
      I2 => dma_interr_reg_0,
      I3 => \^zero_hsize_err\,
      I4 => \^zero_vsize_err\,
      I5 => dma_interr_reg_1,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\
    );
\VFLIP_DISABLE.dm_address[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(3),
      I1 => \^load_new_addr\,
      I2 => dm_address(19),
      O => \VFLIP_DISABLE.dm_address[19]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(2),
      I1 => \^load_new_addr\,
      I2 => dm_address(18),
      O => \VFLIP_DISABLE.dm_address[19]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(1),
      I1 => \^load_new_addr\,
      I2 => dm_address(17),
      O => \VFLIP_DISABLE.dm_address[19]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(0),
      I1 => \^load_new_addr\,
      I2 => dm_address(16),
      O => \VFLIP_DISABLE.dm_address[19]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(7),
      I1 => \^load_new_addr\,
      I2 => dm_address(23),
      O => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(6),
      I1 => \^load_new_addr\,
      I2 => dm_address(22),
      O => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(5),
      I1 => \^load_new_addr\,
      I2 => dm_address(21),
      O => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(4),
      I1 => \^load_new_addr\,
      I2 => dm_address(20),
      O => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(11),
      I1 => \^load_new_addr\,
      I2 => dm_address(27),
      O => \VFLIP_DISABLE.dm_address[27]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(10),
      I1 => \^load_new_addr\,
      I2 => dm_address(26),
      O => \VFLIP_DISABLE.dm_address[27]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(9),
      I1 => \^load_new_addr\,
      I2 => dm_address(25),
      O => \VFLIP_DISABLE.dm_address[27]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(8),
      I1 => \^load_new_addr\,
      I2 => dm_address(24),
      O => \VFLIP_DISABLE.dm_address[27]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(2),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      O => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(15),
      I1 => \^load_new_addr\,
      I2 => dm_address(31),
      O => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(14),
      I1 => \^load_new_addr\,
      I2 => dm_address(30),
      O => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(13),
      I1 => \^load_new_addr\,
      I2 => dm_address(29),
      O => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(12),
      I1 => \^load_new_addr\,
      I2 => dm_address(28),
      O => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(0),
      Q => \^vflip_disable.dm_address_reg[15]_0\(0),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(10),
      Q => \^vflip_disable.dm_address_reg[15]_0\(10),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(11),
      Q => \^vflip_disable.dm_address_reg[15]_0\(11),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(12),
      Q => \^vflip_disable.dm_address_reg[15]_0\(12),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(13),
      Q => \^vflip_disable.dm_address_reg[15]_0\(13),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(14),
      Q => \^vflip_disable.dm_address_reg[15]_0\(14),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(15),
      Q => \^vflip_disable.dm_address_reg[15]_0\(15),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\,
      Q => dm_address(16),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\,
      Q => dm_address(17),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\,
      Q => dm_address(18),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\,
      Q => dm_address(19),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[19]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[19]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[19]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[19]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(1),
      Q => \^vflip_disable.dm_address_reg[15]_0\(1),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\,
      Q => dm_address(20),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\,
      Q => dm_address(21),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\,
      Q => dm_address(22),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\,
      Q => dm_address(23),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\,
      Q => dm_address(24),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\,
      Q => dm_address(25),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\,
      Q => dm_address(26),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\,
      Q => dm_address(27),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[27]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[27]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[27]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[27]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\,
      Q => dm_address(28),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\,
      Q => dm_address(29),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(2),
      Q => \^vflip_disable.dm_address_reg[15]_0\(2),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\,
      Q => dm_address(30),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\,
      Q => dm_address(31),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\,
      CO(3) => \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(3),
      Q => \^vflip_disable.dm_address_reg[15]_0\(3),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(4),
      Q => \^vflip_disable.dm_address_reg[15]_0\(4),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(5),
      Q => \^vflip_disable.dm_address_reg[15]_0\(5),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(6),
      Q => \^vflip_disable.dm_address_reg[15]_0\(6),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(7),
      Q => \^vflip_disable.dm_address_reg[15]_0\(7),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(8),
      Q => \^vflip_disable.dm_address_reg[15]_0\(8),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(9),
      Q => \^vflip_disable.dm_address_reg[15]_0\(9),
      R => p_0_in
    );
\cmnds_queued[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cmnds_queued[0]_i_1_n_0\
    );
\cmnds_queued[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \cmnds_queued_reg[0]_0\(0),
      I2 => m_axis_mm2s_sts_tready,
      O => \cmnds_queued[7]_i_2_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(0),
      Q => \^q\(1),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(1),
      Q => \^q\(2),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(2),
      Q => \^q\(3),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(3),
      Q => \^q\(4),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(4),
      Q => \^q\(5),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(5),
      Q => cmnds_queued_reg(6),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(6),
      Q => cmnds_queued_reg(7),
      R => \cmnds_queued_reg[0]_1\(0)
    );
frame_sync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_sync,
      Q => tstvect_fsync_d1,
      R => p_0_in
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => tstvect_fsync_d1,
      Q => \^tstvect_fsync_d2\,
      R => p_0_in
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^tstvect_fsync_d2\,
      Q => frame_sync_d3,
      R => p_0_in
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => frame_sync_reg,
      R => p_0_in
    );
halted_set_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^gen_done_for_snf.gen_for_free_run.xfred_started_reg_0\,
      I1 => mm2s_allbuffer_empty,
      I2 => datamover_idle,
      I3 => mm2s_dmacr(0),
      O => halted_set_i0
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(6),
      I1 => cmnds_queued_reg(7),
      O => \cmnds_queued_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => cmnds_queued_reg(6),
      O => \cmnds_queued_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \cmnds_queued_reg[6]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => \^q\(1),
      I1 => m_axis_mm2s_sts_tready,
      I2 => \cmnds_queued_reg[0]_0\(0),
      I3 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      O => S(0)
    );
\s_axis_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => D(0)
    );
\s_axis_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => D(10)
    );
\s_axis_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => D(11)
    );
\s_axis_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => D(12)
    );
\s_axis_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => D(13)
    );
\s_axis_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => D(14)
    );
\s_axis_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => D(15)
    );
\s_axis_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => D(1)
    );
\s_axis_cmd_tdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => D(16)
    );
\s_axis_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => D(2)
    );
\s_axis_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => D(17)
    );
\s_axis_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => D(18)
    );
\s_axis_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => D(19)
    );
\s_axis_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => D(20)
    );
\s_axis_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => D(21)
    );
\s_axis_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => D(22)
    );
\s_axis_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => D(23)
    );
\s_axis_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => D(24)
    );
\s_axis_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => D(3)
    );
\s_axis_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => D(25)
    );
\s_axis_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => D(26)
    );
\s_axis_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => D(27)
    );
\s_axis_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => D(28)
    );
\s_axis_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => D(29)
    );
\s_axis_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => D(30)
    );
\s_axis_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => D(31)
    );
\s_axis_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => D(32)
    );
\s_axis_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => D(33)
    );
\s_axis_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => D(34)
    );
\s_axis_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => D(4)
    );
\s_axis_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => D(35)
    );
\s_axis_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => D(36)
    );
\s_axis_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => D(37)
    );
\s_axis_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => D(38)
    );
\s_axis_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => D(39)
    );
\s_axis_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => D(40)
    );
\s_axis_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => D(41)
    );
\s_axis_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => D(42)
    );
\s_axis_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => D(43)
    );
\s_axis_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => D(44)
    );
\s_axis_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => D(5)
    );
\s_axis_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => D(45)
    );
\s_axis_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => D(46)
    );
\s_axis_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => D(47)
    );
\s_axis_cmd_tdata[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => D(48)
    );
\s_axis_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => D(6)
    );
\s_axis_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => D(7)
    );
\s_axis_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => D(8)
    );
\s_axis_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => D(9)
    );
s_soft_reset_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^gen_done_for_snf.gen_for_free_run.xfred_started_reg_0\,
      I1 => halt_reset,
      I2 => mm2s_halt_cmplt,
      I3 => mm2s_soft_reset,
      O => s_soft_reset_i0
    );
\vert_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(1),
      I4 => \^load_new_addr\,
      O => \vert_count[0]_i_1_n_0\
    );
\vert_count[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(0),
      I1 => \vert_count_reg[12]_0\(0),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_10_n_0\
    );
\vert_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_3_n_0\
    );
\vert_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_4_n_0\
    );
\vert_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_5_n_0\
    );
\vert_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[0]_i_6_n_0\
    );
\vert_count[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(3),
      I1 => \vert_count_reg[12]_0\(3),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_7_n_0\
    );
\vert_count[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(2),
      I1 => \vert_count_reg[12]_0\(2),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_8_n_0\
    );
\vert_count[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(1),
      I1 => \vert_count_reg[12]_0\(1),
      I2 => \^load_new_addr\,
      O => \vert_count[0]_i_9_n_0\
    );
\vert_count[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(12),
      I1 => \^load_new_addr\,
      I2 => vert_count_reg(12),
      O => \vert_count[12]_i_2_n_0\
    );
\vert_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_2_n_0\
    );
\vert_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_3_n_0\
    );
\vert_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_4_n_0\
    );
\vert_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[4]_i_5_n_0\
    );
\vert_count[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(7),
      I1 => \vert_count_reg[12]_0\(7),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_6_n_0\
    );
\vert_count[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(6),
      I1 => \vert_count_reg[12]_0\(6),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_7_n_0\
    );
\vert_count[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(5),
      I1 => \vert_count_reg[12]_0\(5),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_8_n_0\
    );
\vert_count[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(4),
      I1 => \vert_count_reg[12]_0\(4),
      I2 => \^load_new_addr\,
      O => \vert_count[4]_i_9_n_0\
    );
\vert_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_2_n_0\
    );
\vert_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_3_n_0\
    );
\vert_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_4_n_0\
    );
\vert_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^load_new_addr\,
      O => \vert_count[8]_i_5_n_0\
    );
\vert_count[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(11),
      I1 => \vert_count_reg[12]_0\(11),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_6_n_0\
    );
\vert_count[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(10),
      I1 => \vert_count_reg[12]_0\(10),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_7_n_0\
    );
\vert_count[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(9),
      I1 => \vert_count_reg[12]_0\(9),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_8_n_0\
    );
\vert_count[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => vert_count_reg(8),
      I1 => \vert_count_reg[12]_0\(8),
      I2 => \^load_new_addr\,
      O => \vert_count[8]_i_9_n_0\
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_7\,
      Q => vert_count_reg(0),
      R => p_0_in
    );
\vert_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vert_count_reg[0]_i_2_n_0\,
      CO(2) => \vert_count_reg[0]_i_2_n_1\,
      CO(1) => \vert_count_reg[0]_i_2_n_2\,
      CO(0) => \vert_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[0]_i_3_n_0\,
      DI(2) => \vert_count[0]_i_4_n_0\,
      DI(1) => \vert_count[0]_i_5_n_0\,
      DI(0) => \vert_count[0]_i_6_n_0\,
      O(3) => \vert_count_reg[0]_i_2_n_4\,
      O(2) => \vert_count_reg[0]_i_2_n_5\,
      O(1) => \vert_count_reg[0]_i_2_n_6\,
      O(0) => \vert_count_reg[0]_i_2_n_7\,
      S(3) => \vert_count[0]_i_7_n_0\,
      S(2) => \vert_count[0]_i_8_n_0\,
      S(1) => \vert_count[0]_i_9_n_0\,
      S(0) => \vert_count[0]_i_10_n_0\
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_5\,
      Q => vert_count_reg(10),
      R => p_0_in
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_4\,
      Q => vert_count_reg(11),
      R => p_0_in
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[12]_i_1_n_7\,
      Q => vert_count_reg(12),
      R => p_0_in
    );
\vert_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vert_count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \vert_count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \vert_count[12]_i_2_n_0\
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_6\,
      Q => vert_count_reg(1),
      R => p_0_in
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_5\,
      Q => vert_count_reg(2),
      R => p_0_in
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[0]_i_2_n_4\,
      Q => vert_count_reg(3),
      R => p_0_in
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_7\,
      Q => vert_count_reg(4),
      R => p_0_in
    );
\vert_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[0]_i_2_n_0\,
      CO(3) => \vert_count_reg[4]_i_1_n_0\,
      CO(2) => \vert_count_reg[4]_i_1_n_1\,
      CO(1) => \vert_count_reg[4]_i_1_n_2\,
      CO(0) => \vert_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[4]_i_2_n_0\,
      DI(2) => \vert_count[4]_i_3_n_0\,
      DI(1) => \vert_count[4]_i_4_n_0\,
      DI(0) => \vert_count[4]_i_5_n_0\,
      O(3) => \vert_count_reg[4]_i_1_n_4\,
      O(2) => \vert_count_reg[4]_i_1_n_5\,
      O(1) => \vert_count_reg[4]_i_1_n_6\,
      O(0) => \vert_count_reg[4]_i_1_n_7\,
      S(3) => \vert_count[4]_i_6_n_0\,
      S(2) => \vert_count[4]_i_7_n_0\,
      S(1) => \vert_count[4]_i_8_n_0\,
      S(0) => \vert_count[4]_i_9_n_0\
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_6\,
      Q => vert_count_reg(5),
      R => p_0_in
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_5\,
      Q => vert_count_reg(6),
      R => p_0_in
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[4]_i_1_n_4\,
      Q => vert_count_reg(7),
      R => p_0_in
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_7\,
      Q => vert_count_reg(8),
      R => p_0_in
    );
\vert_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vert_count_reg[4]_i_1_n_0\,
      CO(3) => \vert_count_reg[8]_i_1_n_0\,
      CO(2) => \vert_count_reg[8]_i_1_n_1\,
      CO(1) => \vert_count_reg[8]_i_1_n_2\,
      CO(0) => \vert_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \vert_count[8]_i_2_n_0\,
      DI(2) => \vert_count[8]_i_3_n_0\,
      DI(1) => \vert_count[8]_i_4_n_0\,
      DI(0) => \vert_count[8]_i_5_n_0\,
      O(3) => \vert_count_reg[8]_i_1_n_4\,
      O(2) => \vert_count_reg[8]_i_1_n_5\,
      O(1) => \vert_count_reg[8]_i_1_n_6\,
      O(0) => \vert_count_reg[8]_i_1_n_7\,
      S(3) => \vert_count[8]_i_6_n_0\,
      S(2) => \vert_count[8]_i_7_n_0\,
      S(1) => \vert_count[8]_i_8_n_0\,
      S(0) => \vert_count[8]_i_9_n_0\
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[0]_i_1_n_0\,
      D => \vert_count_reg[8]_i_1_n_6\,
      Q => vert_count_reg(9),
      R => p_0_in
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => p_0_in
    );
zero_vsize_err_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => zero_vsize_err_i_4_n_0,
      I1 => mm2s_dmacr(0),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(1),
      O => \^load_new_addr\
    );
zero_vsize_err_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => mm2s_halt,
      I2 => \FSM_sequential_dmacntrl_cs_reg[2]_1\,
      I3 => mm2s_soft_reset,
      I4 => frame_sync_reg,
      O => zero_vsize_err_i_4_n_0
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen is
  port (
    prmry_in_xored : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s_valid0 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen is
  signal hold_sof : STD_LOGIC;
  signal hold_sof_i_1_n_0 : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => hold_sof,
      I2 => s_valid_d1,
      I3 => s_valid,
      O => prmry_in_xored
    );
hold_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404440"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \out\,
      I2 => hold_sof,
      I3 => s_valid,
      I4 => s_valid_d1,
      O => hold_sof_i_1_n_0
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => hold_sof_i_1_n_0,
      Q => hold_sof,
      R => '0'
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid,
      Q => s_valid_d1,
      R => scndry_reset2
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid0,
      Q => s_valid,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr is
  port (
    mm2s_all_idle : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    halted_set_i_reg_0 : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    all_idle_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    halted_set_i0 : in STD_LOGIC;
    datamover_idle_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr is
  signal mm2s_halted_clr : STD_LOGIC;
  signal mm2s_halted_set : STD_LOGIC;
begin
all_idle_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => all_idle_reg_0,
      Q => mm2s_all_idle,
      S => p_0_in
    );
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => datamover_idle_reg_0,
      Q => datamover_idle,
      R => p_0_in
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_dmacr(0),
      Q => mm2s_halted_clr,
      R => p_0_in
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => mm2s_halted_set,
      I1 => \out\,
      I2 => mm2s_dmasr,
      I3 => mm2s_halted_clr,
      O => halted_set_i_reg_0
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => mm2s_halted_set,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer is
  port (
    \state_reg[1]_0\ : out STD_LOGIC;
    d2_ready : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_valid0 : out STD_LOGIC;
    mm2s_dwidth_fifo_pipe_empty : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    acc_last : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    acc_user_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r0_keep_reg[10]_0\ : in STD_LOGIC;
    \r0_keep_reg[11]_0\ : in STD_LOGIC;
    \r0_keep_reg[9]_0\ : in STD_LOGIC;
    acc_keep_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_data_accumulator[1].acc_keep_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r0_keep_reg[8]_0\ : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    d2_valid : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    mm2s_all_lines_xfred_s_dwidth : in STD_LOGIC;
    mm2s_halt_reg : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ : in STD_LOGIC;
    \r0_is_null_r_reg[3]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 95 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer is
  signal A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d2_ready\ : STD_LOGIC;
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal \r0_data_reg_n_0_[72]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[73]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[74]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[78]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[79]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[80]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[81]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[82]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[83]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[84]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[85]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[86]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[87]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[88]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[89]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[90]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[91]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[92]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[93]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[94]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[95]\ : STD_LOGIC;
  signal r0_is_end : STD_LOGIC_VECTOR ( 2 to 2 );
  signal r0_is_null_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \r0_is_null_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_is_null_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \r0_is_null_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[10]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[11]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[2]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[3]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[4]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[5]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[6]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[7]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[8]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[9]\ : STD_LOGIC;
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal r0_load : STD_LOGIC;
  signal r0_out_sel_next_r : STD_LOGIC;
  signal \r0_out_sel_next_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_4_n_0\ : STD_LOGIC;
  signal r0_out_sel_r0 : STD_LOGIC;
  signal \r0_out_sel_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_user_reg_n_0_[0]\ : STD_LOGIC;
  signal r1_keep : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r1_keep[0]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[1]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[2]_i_1_n_0\ : STD_LOGIC;
  signal r1_last_reg_n_0 : STD_LOGIC;
  signal r1_load : STD_LOGIC;
  signal r1_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r1_user[0]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of m_axis_mm2s_tlast_INST_0_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of s_valid_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair39";
begin
  d2_ready <= \^d2_ready\;
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => mm2s_all_lines_xfred_s_dwidth,
      I2 => mm2s_halt_reg,
      O => mm2s_dwidth_fifo_pipe_empty
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axis_mm2s_tlast\,
      I1 => \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\,
      I2 => mm2s_halt_reg,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\,
      I2 => mm2s_halt_reg,
      O => \state_reg[1]_1\
    );
\m_axis_mm2s_tdata[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(72),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(48),
      I4 => p_0_in1_in(24),
      I5 => p_0_in1_in(0),
      O => m_axis_mm2s_tdata(0)
    );
\m_axis_mm2s_tdata[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(82),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(58),
      I4 => p_0_in1_in(34),
      I5 => p_0_in1_in(10),
      O => m_axis_mm2s_tdata(10)
    );
\m_axis_mm2s_tdata[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(83),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(59),
      I4 => p_0_in1_in(35),
      I5 => p_0_in1_in(11),
      O => m_axis_mm2s_tdata(11)
    );
\m_axis_mm2s_tdata[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(84),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(60),
      I4 => p_0_in1_in(36),
      I5 => p_0_in1_in(12),
      O => m_axis_mm2s_tdata(12)
    );
\m_axis_mm2s_tdata[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(85),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(61),
      I4 => p_0_in1_in(37),
      I5 => p_0_in1_in(13),
      O => m_axis_mm2s_tdata(13)
    );
\m_axis_mm2s_tdata[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(86),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(62),
      I4 => p_0_in1_in(38),
      I5 => p_0_in1_in(14),
      O => m_axis_mm2s_tdata(14)
    );
\m_axis_mm2s_tdata[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(87),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(63),
      I4 => p_0_in1_in(39),
      I5 => p_0_in1_in(15),
      O => m_axis_mm2s_tdata(15)
    );
\m_axis_mm2s_tdata[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(88),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(64),
      I4 => p_0_in1_in(40),
      I5 => p_0_in1_in(16),
      O => m_axis_mm2s_tdata(16)
    );
\m_axis_mm2s_tdata[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(89),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(65),
      I4 => p_0_in1_in(41),
      I5 => p_0_in1_in(17),
      O => m_axis_mm2s_tdata(17)
    );
\m_axis_mm2s_tdata[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(90),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(66),
      I4 => p_0_in1_in(42),
      I5 => p_0_in1_in(18),
      O => m_axis_mm2s_tdata(18)
    );
\m_axis_mm2s_tdata[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(91),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(67),
      I4 => p_0_in1_in(43),
      I5 => p_0_in1_in(19),
      O => m_axis_mm2s_tdata(19)
    );
\m_axis_mm2s_tdata[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(73),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(49),
      I4 => p_0_in1_in(25),
      I5 => p_0_in1_in(1),
      O => m_axis_mm2s_tdata(1)
    );
\m_axis_mm2s_tdata[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(92),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(68),
      I4 => p_0_in1_in(44),
      I5 => p_0_in1_in(20),
      O => m_axis_mm2s_tdata(20)
    );
\m_axis_mm2s_tdata[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(93),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(69),
      I4 => p_0_in1_in(45),
      I5 => p_0_in1_in(21),
      O => m_axis_mm2s_tdata(21)
    );
\m_axis_mm2s_tdata[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(94),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(70),
      I4 => p_0_in1_in(46),
      I5 => p_0_in1_in(22),
      O => m_axis_mm2s_tdata(22)
    );
\m_axis_mm2s_tdata[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(95),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(71),
      I4 => p_0_in1_in(47),
      I5 => p_0_in1_in(23),
      O => m_axis_mm2s_tdata(23)
    );
\m_axis_mm2s_tdata[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(74),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(50),
      I4 => p_0_in1_in(26),
      I5 => p_0_in1_in(2),
      O => m_axis_mm2s_tdata(2)
    );
\m_axis_mm2s_tdata[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(75),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(51),
      I4 => p_0_in1_in(27),
      I5 => p_0_in1_in(3),
      O => m_axis_mm2s_tdata(3)
    );
\m_axis_mm2s_tdata[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(76),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(52),
      I4 => p_0_in1_in(28),
      I5 => p_0_in1_in(4),
      O => m_axis_mm2s_tdata(4)
    );
\m_axis_mm2s_tdata[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(77),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(53),
      I4 => p_0_in1_in(29),
      I5 => p_0_in1_in(5),
      O => m_axis_mm2s_tdata(5)
    );
\m_axis_mm2s_tdata[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(78),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(54),
      I4 => p_0_in1_in(30),
      I5 => p_0_in1_in(6),
      O => m_axis_mm2s_tdata(6)
    );
\m_axis_mm2s_tdata[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(79),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(55),
      I4 => p_0_in1_in(31),
      I5 => p_0_in1_in(7),
      O => m_axis_mm2s_tdata(7)
    );
\m_axis_mm2s_tdata[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(80),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(56),
      I4 => p_0_in1_in(32),
      I5 => p_0_in1_in(8),
      O => m_axis_mm2s_tdata(8)
    );
\m_axis_mm2s_tdata[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(81),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(57),
      I4 => p_0_in1_in(33),
      I5 => p_0_in1_in(9),
      O => m_axis_mm2s_tdata(9)
    );
\m_axis_mm2s_tkeep[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(0),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => \r0_keep_reg_n_0_[6]\,
      I4 => \r0_keep_reg_n_0_[3]\,
      I5 => \r0_keep_reg_n_0_[0]\,
      O => m_axis_mm2s_tkeep(0)
    );
\m_axis_mm2s_tkeep[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(1),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => \r0_keep_reg_n_0_[7]\,
      I4 => \r0_keep_reg_n_0_[4]\,
      I5 => \r0_keep_reg_n_0_[1]\,
      O => m_axis_mm2s_tkeep(1)
    );
\m_axis_mm2s_tkeep[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(2),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => \r0_keep_reg_n_0_[8]\,
      I4 => \r0_keep_reg_n_0_[5]\,
      I5 => \r0_keep_reg_n_0_[2]\,
      O => m_axis_mm2s_tkeep(2)
    );
m_axis_mm2s_tlast_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF2222220022222"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^d2_ready\,
      I4 => \^state_reg[1]_0\,
      I5 => r1_last_reg_n_0,
      O => \^m_axis_mm2s_tlast\
    );
m_axis_mm2s_tlast_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => r0_is_null_r(2),
      I2 => r0_is_null_r(1),
      O => m_axis_mm2s_tlast_INST_0_i_1_n_0
    );
\m_axis_mm2s_tuser[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
        port map (
      I0 => r1_user(0),
      I1 => \r0_user_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      O => m_axis_mm2s_tuser(0)
    );
\r0_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \state_reg_n_0_[2]\,
      O => r0_load
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(0),
      Q => p_0_in1_in(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(10),
      Q => p_0_in1_in(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(11),
      Q => p_0_in1_in(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(12),
      Q => p_0_in1_in(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(13),
      Q => p_0_in1_in(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(14),
      Q => p_0_in1_in(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(15),
      Q => p_0_in1_in(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(16),
      Q => p_0_in1_in(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(17),
      Q => p_0_in1_in(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(18),
      Q => p_0_in1_in(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(19),
      Q => p_0_in1_in(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(1),
      Q => p_0_in1_in(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(20),
      Q => p_0_in1_in(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(21),
      Q => p_0_in1_in(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(22),
      Q => p_0_in1_in(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(23),
      Q => p_0_in1_in(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(24),
      Q => p_0_in1_in(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(25),
      Q => p_0_in1_in(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(26),
      Q => p_0_in1_in(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(27),
      Q => p_0_in1_in(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(28),
      Q => p_0_in1_in(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(29),
      Q => p_0_in1_in(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(2),
      Q => p_0_in1_in(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(30),
      Q => p_0_in1_in(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(31),
      Q => p_0_in1_in(31),
      R => '0'
    );
\r0_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(32),
      Q => p_0_in1_in(32),
      R => '0'
    );
\r0_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(33),
      Q => p_0_in1_in(33),
      R => '0'
    );
\r0_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(34),
      Q => p_0_in1_in(34),
      R => '0'
    );
\r0_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(35),
      Q => p_0_in1_in(35),
      R => '0'
    );
\r0_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(36),
      Q => p_0_in1_in(36),
      R => '0'
    );
\r0_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(37),
      Q => p_0_in1_in(37),
      R => '0'
    );
\r0_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(38),
      Q => p_0_in1_in(38),
      R => '0'
    );
\r0_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(39),
      Q => p_0_in1_in(39),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(3),
      Q => p_0_in1_in(3),
      R => '0'
    );
\r0_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(40),
      Q => p_0_in1_in(40),
      R => '0'
    );
\r0_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(41),
      Q => p_0_in1_in(41),
      R => '0'
    );
\r0_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(42),
      Q => p_0_in1_in(42),
      R => '0'
    );
\r0_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(43),
      Q => p_0_in1_in(43),
      R => '0'
    );
\r0_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(44),
      Q => p_0_in1_in(44),
      R => '0'
    );
\r0_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(45),
      Q => p_0_in1_in(45),
      R => '0'
    );
\r0_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(46),
      Q => p_0_in1_in(46),
      R => '0'
    );
\r0_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(47),
      Q => p_0_in1_in(47),
      R => '0'
    );
\r0_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(48),
      Q => p_0_in1_in(48),
      R => '0'
    );
\r0_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(49),
      Q => p_0_in1_in(49),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(4),
      Q => p_0_in1_in(4),
      R => '0'
    );
\r0_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(50),
      Q => p_0_in1_in(50),
      R => '0'
    );
\r0_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(51),
      Q => p_0_in1_in(51),
      R => '0'
    );
\r0_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(52),
      Q => p_0_in1_in(52),
      R => '0'
    );
\r0_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(53),
      Q => p_0_in1_in(53),
      R => '0'
    );
\r0_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(54),
      Q => p_0_in1_in(54),
      R => '0'
    );
\r0_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(55),
      Q => p_0_in1_in(55),
      R => '0'
    );
\r0_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(56),
      Q => p_0_in1_in(56),
      R => '0'
    );
\r0_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(57),
      Q => p_0_in1_in(57),
      R => '0'
    );
\r0_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(58),
      Q => p_0_in1_in(58),
      R => '0'
    );
\r0_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(59),
      Q => p_0_in1_in(59),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(5),
      Q => p_0_in1_in(5),
      R => '0'
    );
\r0_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(60),
      Q => p_0_in1_in(60),
      R => '0'
    );
\r0_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(61),
      Q => p_0_in1_in(61),
      R => '0'
    );
\r0_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(62),
      Q => p_0_in1_in(62),
      R => '0'
    );
\r0_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(63),
      Q => p_0_in1_in(63),
      R => '0'
    );
\r0_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(64),
      Q => p_0_in1_in(64),
      R => '0'
    );
\r0_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(65),
      Q => p_0_in1_in(65),
      R => '0'
    );
\r0_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(66),
      Q => p_0_in1_in(66),
      R => '0'
    );
\r0_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(67),
      Q => p_0_in1_in(67),
      R => '0'
    );
\r0_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(68),
      Q => p_0_in1_in(68),
      R => '0'
    );
\r0_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(69),
      Q => p_0_in1_in(69),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(6),
      Q => p_0_in1_in(6),
      R => '0'
    );
\r0_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(70),
      Q => p_0_in1_in(70),
      R => '0'
    );
\r0_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(71),
      Q => p_0_in1_in(71),
      R => '0'
    );
\r0_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(72),
      Q => \r0_data_reg_n_0_[72]\,
      R => '0'
    );
\r0_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(73),
      Q => \r0_data_reg_n_0_[73]\,
      R => '0'
    );
\r0_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(74),
      Q => \r0_data_reg_n_0_[74]\,
      R => '0'
    );
\r0_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(75),
      Q => \r0_data_reg_n_0_[75]\,
      R => '0'
    );
\r0_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(76),
      Q => \r0_data_reg_n_0_[76]\,
      R => '0'
    );
\r0_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(77),
      Q => \r0_data_reg_n_0_[77]\,
      R => '0'
    );
\r0_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(78),
      Q => \r0_data_reg_n_0_[78]\,
      R => '0'
    );
\r0_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(79),
      Q => \r0_data_reg_n_0_[79]\,
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(7),
      Q => p_0_in1_in(7),
      R => '0'
    );
\r0_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(80),
      Q => \r0_data_reg_n_0_[80]\,
      R => '0'
    );
\r0_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(81),
      Q => \r0_data_reg_n_0_[81]\,
      R => '0'
    );
\r0_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(82),
      Q => \r0_data_reg_n_0_[82]\,
      R => '0'
    );
\r0_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(83),
      Q => \r0_data_reg_n_0_[83]\,
      R => '0'
    );
\r0_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(84),
      Q => \r0_data_reg_n_0_[84]\,
      R => '0'
    );
\r0_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(85),
      Q => \r0_data_reg_n_0_[85]\,
      R => '0'
    );
\r0_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(86),
      Q => \r0_data_reg_n_0_[86]\,
      R => '0'
    );
\r0_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(87),
      Q => \r0_data_reg_n_0_[87]\,
      R => '0'
    );
\r0_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(88),
      Q => \r0_data_reg_n_0_[88]\,
      R => '0'
    );
\r0_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(89),
      Q => \r0_data_reg_n_0_[89]\,
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(8),
      Q => p_0_in1_in(8),
      R => '0'
    );
\r0_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(90),
      Q => \r0_data_reg_n_0_[90]\,
      R => '0'
    );
\r0_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(91),
      Q => \r0_data_reg_n_0_[91]\,
      R => '0'
    );
\r0_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(92),
      Q => \r0_data_reg_n_0_[92]\,
      R => '0'
    );
\r0_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(93),
      Q => \r0_data_reg_n_0_[93]\,
      R => '0'
    );
\r0_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(94),
      Q => \r0_data_reg_n_0_[94]\,
      R => '0'
    );
\r0_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(95),
      Q => \r0_data_reg_n_0_[95]\,
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => D(9),
      Q => p_0_in1_in(9),
      R => '0'
    );
\r0_is_null_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => acc_keep_reg(3),
      I1 => \gen_data_accumulator[1].acc_keep_reg\(1),
      I2 => \gen_data_accumulator[1].acc_keep_reg\(0),
      I3 => \r0_is_null_r_reg[3]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_null_r(1),
      O => \r0_is_null_r[1]_i_1_n_0\
    );
\r0_is_null_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => \gen_data_accumulator[1].acc_keep_reg\(2),
      I1 => \r0_keep_reg[8]_0\,
      I2 => \gen_data_accumulator[1].acc_keep_reg\(3),
      I3 => \r0_is_null_r_reg[3]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_null_r(2),
      O => \r0_is_null_r[2]_i_1_n_0\
    );
\r0_is_null_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => \r0_keep_reg[9]_0\,
      I1 => \r0_keep_reg[11]_0\,
      I2 => \r0_keep_reg[10]_0\,
      I3 => \r0_is_null_r_reg[3]_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_is_end(2),
      O => \r0_is_null_r[3]_i_1_n_0\
    );
\r0_is_null_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[1]_i_1_n_0\,
      Q => r0_is_null_r(1),
      R => areset_r
    );
\r0_is_null_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[2]_i_1_n_0\,
      Q => r0_is_null_r(2),
      R => areset_r
    );
\r0_is_null_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_is_null_r[3]_i_1_n_0\,
      Q => r0_is_end(2),
      R => areset_r
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(0),
      Q => \r0_keep_reg_n_0_[0]\,
      R => '0'
    );
\r0_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \r0_keep_reg[10]_0\,
      Q => \r0_keep_reg_n_0_[10]\,
      R => '0'
    );
\r0_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \r0_keep_reg[11]_0\,
      Q => \r0_keep_reg_n_0_[11]\,
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(1),
      Q => \r0_keep_reg_n_0_[1]\,
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(2),
      Q => \r0_keep_reg_n_0_[2]\,
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_keep_reg(3),
      Q => \r0_keep_reg_n_0_[3]\,
      R => '0'
    );
\r0_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(0),
      Q => \r0_keep_reg_n_0_[4]\,
      R => '0'
    );
\r0_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(1),
      Q => \r0_keep_reg_n_0_[5]\,
      R => '0'
    );
\r0_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(2),
      Q => \r0_keep_reg_n_0_[6]\,
      R => '0'
    );
\r0_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \gen_data_accumulator[1].acc_keep_reg\(3),
      Q => \r0_keep_reg_n_0_[7]\,
      R => '0'
    );
\r0_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \r0_keep_reg[8]_0\,
      Q => \r0_keep_reg_n_0_[8]\,
      R => '0'
    );
\r0_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \r0_keep_reg[9]_0\,
      Q => \r0_keep_reg_n_0_[9]\,
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_last,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_out_sel_next_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFCFEFCF10F030F0"
    )
        port map (
      I0 => r0_is_null_r(2),
      I1 => A(1),
      I2 => m_axis_mm2s_tready,
      I3 => r0_is_end(2),
      I4 => r0_is_null_r(1),
      I5 => A(0),
      O => \r0_out_sel_next_r[0]_i_1_n_0\
    );
\r0_out_sel_next_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFABABABA"
    )
        port map (
      I0 => \r0_out_sel_next_r[1]_i_3_n_0\,
      I1 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I2 => m_axis_mm2s_tready,
      I3 => \r0_out_sel_r_reg_n_0_[0]\,
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => \r0_out_sel_next_r[1]_i_4_n_0\,
      O => r0_out_sel_next_r
    );
\r0_out_sel_next_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F0FCF0"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => m_axis_mm2s_tready,
      I2 => A(1),
      I3 => A(0),
      I4 => r0_is_null_r(2),
      O => \r0_out_sel_next_r[1]_i_2_n_0\
    );
\r0_out_sel_next_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => r0_is_null_r(2),
      I1 => r0_is_end(2),
      I2 => m_axis_mm2s_tready,
      I3 => \r0_out_sel_r_reg_n_0_[0]\,
      I4 => areset_r,
      O => \r0_out_sel_next_r[1]_i_3_n_0\
    );
\r0_out_sel_next_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080808080FF80"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => \r0_out_sel_r_reg_n_0_[1]\,
      I2 => m_axis_mm2s_tready,
      I3 => \^d2_ready\,
      I4 => \^state_reg[1]_0\,
      I5 => \state_reg_n_0_[2]\,
      O => \r0_out_sel_next_r[1]_i_4_n_0\
    );
\r0_out_sel_next_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[0]_i_1_n_0\,
      Q => A(0),
      S => r0_out_sel_next_r
    );
\r0_out_sel_next_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[1]_i_2_n_0\,
      Q => A(1),
      R => r0_out_sel_next_r
    );
\r0_out_sel_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => A(0),
      I1 => m_axis_mm2s_tready,
      I2 => r0_out_sel_r0,
      I3 => \r0_out_sel_r_reg_n_0_[0]\,
      O => \r0_out_sel_r[0]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => A(1),
      I1 => m_axis_mm2s_tready,
      I2 => r0_out_sel_r0,
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      O => \r0_out_sel_r[1]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEC888800000000"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => r0_is_null_r(2),
      I3 => r0_is_null_r(1),
      I4 => r0_is_end(2),
      I5 => m_axis_mm2s_tready,
      O => r0_out_sel_r0
    );
\r0_out_sel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_r[0]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[0]\,
      R => r0_out_sel_next_r
    );
\r0_out_sel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_out_sel_r[1]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[1]\,
      R => r0_out_sel_next_r
    );
\r0_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => acc_user_reg(0),
      Q => \r0_user_reg_n_0_[0]\,
      R => '0'
    );
\r1_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(24),
      I4 => p_0_in1_in(48),
      I5 => \r0_data_reg_n_0_[72]\,
      O => p_0_in(0)
    );
\r1_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(10),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(34),
      I4 => p_0_in1_in(58),
      I5 => \r0_data_reg_n_0_[82]\,
      O => p_0_in(10)
    );
\r1_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(11),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(35),
      I4 => p_0_in1_in(59),
      I5 => \r0_data_reg_n_0_[83]\,
      O => p_0_in(11)
    );
\r1_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(12),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(36),
      I4 => p_0_in1_in(60),
      I5 => \r0_data_reg_n_0_[84]\,
      O => p_0_in(12)
    );
\r1_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(13),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(37),
      I4 => p_0_in1_in(61),
      I5 => \r0_data_reg_n_0_[85]\,
      O => p_0_in(13)
    );
\r1_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(14),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(38),
      I4 => p_0_in1_in(62),
      I5 => \r0_data_reg_n_0_[86]\,
      O => p_0_in(14)
    );
\r1_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(15),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(39),
      I4 => p_0_in1_in(63),
      I5 => \r0_data_reg_n_0_[87]\,
      O => p_0_in(15)
    );
\r1_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(16),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(40),
      I4 => p_0_in1_in(64),
      I5 => \r0_data_reg_n_0_[88]\,
      O => p_0_in(16)
    );
\r1_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(17),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(41),
      I4 => p_0_in1_in(65),
      I5 => \r0_data_reg_n_0_[89]\,
      O => p_0_in(17)
    );
\r1_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(18),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(42),
      I4 => p_0_in1_in(66),
      I5 => \r0_data_reg_n_0_[90]\,
      O => p_0_in(18)
    );
\r1_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(19),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(43),
      I4 => p_0_in1_in(67),
      I5 => \r0_data_reg_n_0_[91]\,
      O => p_0_in(19)
    );
\r1_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(25),
      I4 => p_0_in1_in(49),
      I5 => \r0_data_reg_n_0_[73]\,
      O => p_0_in(1)
    );
\r1_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(20),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(44),
      I4 => p_0_in1_in(68),
      I5 => \r0_data_reg_n_0_[92]\,
      O => p_0_in(20)
    );
\r1_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(21),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(45),
      I4 => p_0_in1_in(69),
      I5 => \r0_data_reg_n_0_[93]\,
      O => p_0_in(21)
    );
\r1_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(22),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(46),
      I4 => p_0_in1_in(70),
      I5 => \r0_data_reg_n_0_[94]\,
      O => p_0_in(22)
    );
\r1_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \^state_reg[1]_0\,
      I2 => \state_reg_n_0_[2]\,
      O => r1_load
    );
\r1_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(23),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(47),
      I4 => p_0_in1_in(71),
      I5 => \r0_data_reg_n_0_[95]\,
      O => p_0_in(23)
    );
\r1_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(26),
      I4 => p_0_in1_in(50),
      I5 => \r0_data_reg_n_0_[74]\,
      O => p_0_in(2)
    );
\r1_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(27),
      I4 => p_0_in1_in(51),
      I5 => \r0_data_reg_n_0_[75]\,
      O => p_0_in(3)
    );
\r1_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(28),
      I4 => p_0_in1_in(52),
      I5 => \r0_data_reg_n_0_[76]\,
      O => p_0_in(4)
    );
\r1_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(29),
      I4 => p_0_in1_in(53),
      I5 => \r0_data_reg_n_0_[77]\,
      O => p_0_in(5)
    );
\r1_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(30),
      I4 => p_0_in1_in(54),
      I5 => \r0_data_reg_n_0_[78]\,
      O => p_0_in(6)
    );
\r1_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(31),
      I4 => p_0_in1_in(55),
      I5 => \r0_data_reg_n_0_[79]\,
      O => p_0_in(7)
    );
\r1_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(32),
      I4 => p_0_in1_in(56),
      I5 => \r0_data_reg_n_0_[80]\,
      O => p_0_in(8)
    );
\r1_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(9),
      I1 => A(1),
      I2 => A(0),
      I3 => p_0_in1_in(33),
      I4 => p_0_in1_in(57),
      I5 => \r0_data_reg_n_0_[81]\,
      O => p_0_in(9)
    );
\r1_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(0),
      Q => p_0_in1_in(72),
      R => '0'
    );
\r1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(10),
      Q => p_0_in1_in(82),
      R => '0'
    );
\r1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(11),
      Q => p_0_in1_in(83),
      R => '0'
    );
\r1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(12),
      Q => p_0_in1_in(84),
      R => '0'
    );
\r1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(13),
      Q => p_0_in1_in(85),
      R => '0'
    );
\r1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(14),
      Q => p_0_in1_in(86),
      R => '0'
    );
\r1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(15),
      Q => p_0_in1_in(87),
      R => '0'
    );
\r1_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(16),
      Q => p_0_in1_in(88),
      R => '0'
    );
\r1_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(17),
      Q => p_0_in1_in(89),
      R => '0'
    );
\r1_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(18),
      Q => p_0_in1_in(90),
      R => '0'
    );
\r1_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(19),
      Q => p_0_in1_in(91),
      R => '0'
    );
\r1_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(1),
      Q => p_0_in1_in(73),
      R => '0'
    );
\r1_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(20),
      Q => p_0_in1_in(92),
      R => '0'
    );
\r1_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(21),
      Q => p_0_in1_in(93),
      R => '0'
    );
\r1_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(22),
      Q => p_0_in1_in(94),
      R => '0'
    );
\r1_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(23),
      Q => p_0_in1_in(95),
      R => '0'
    );
\r1_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(2),
      Q => p_0_in1_in(74),
      R => '0'
    );
\r1_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(3),
      Q => p_0_in1_in(75),
      R => '0'
    );
\r1_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(4),
      Q => p_0_in1_in(76),
      R => '0'
    );
\r1_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(5),
      Q => p_0_in1_in(77),
      R => '0'
    );
\r1_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(6),
      Q => p_0_in1_in(78),
      R => '0'
    );
\r1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(7),
      Q => p_0_in1_in(79),
      R => '0'
    );
\r1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(8),
      Q => p_0_in1_in(80),
      R => '0'
    );
\r1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(9),
      Q => p_0_in1_in(81),
      R => '0'
    );
\r1_keep[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[0]\,
      I1 => A(1),
      I2 => A(0),
      I3 => \r0_keep_reg_n_0_[3]\,
      I4 => \r0_keep_reg_n_0_[6]\,
      I5 => \r0_keep_reg_n_0_[9]\,
      O => \r1_keep[0]_i_1_n_0\
    );
\r1_keep[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[1]\,
      I1 => A(1),
      I2 => A(0),
      I3 => \r0_keep_reg_n_0_[4]\,
      I4 => \r0_keep_reg_n_0_[7]\,
      I5 => \r0_keep_reg_n_0_[10]\,
      O => \r1_keep[1]_i_1_n_0\
    );
\r1_keep[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[2]\,
      I1 => A(1),
      I2 => A(0),
      I3 => \r0_keep_reg_n_0_[5]\,
      I4 => \r0_keep_reg_n_0_[8]\,
      I5 => \r0_keep_reg_n_0_[11]\,
      O => \r1_keep[2]_i_1_n_0\
    );
\r1_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[0]_i_1_n_0\,
      Q => r1_keep(0),
      R => '0'
    );
\r1_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[1]_i_1_n_0\,
      Q => r1_keep(1),
      R => '0'
    );
\r1_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[2]_i_1_n_0\,
      Q => r1_keep(2),
      R => '0'
    );
r1_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => r0_last_reg_n_0,
      Q => r1_last_reg_n_0,
      R => '0'
    );
\r1_user[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => A(1),
      I1 => A(0),
      I2 => \r0_user_reg_n_0_[0]\,
      O => \r1_user[0]_i_1_n_0\
    );
\r1_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_user[0]_i_1_n_0\,
      Q => r1_user(0),
      R => '0'
    );
s_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => m_axis_mm2s_tready,
      O => s_valid0
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F53F35F5F53535"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => d2_valid,
      I2 => \^d2_ready\,
      I3 => m_axis_mm2s_tready,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[0]_i_2_n_0\,
      O => state(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA0AA80"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => r0_is_null_r(1),
      I2 => r0_is_null_r(2),
      I3 => A(1),
      I4 => A(0),
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF0B00030F0B0"
    )
        port map (
      I0 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I1 => m_axis_mm2s_tready,
      I2 => \^state_reg[1]_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \^d2_ready\,
      I5 => d2_valid,
      O => state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003800"
    )
        port map (
      I0 => d2_valid,
      I1 => \^d2_ready\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^state_reg[1]_0\,
      I4 => m_axis_mm2s_tready,
      O => state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(0),
      Q => \^d2_ready\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(1),
      Q => \^state_reg[1]_0\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer is
  port (
    \state_reg[0]_0\ : out STD_LOGIC;
    acc_user_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \acc_keep_reg[9]_0\ : out STD_LOGIC;
    \acc_keep_reg[10]_0\ : out STD_LOGIC;
    \acc_keep_reg[11]_0\ : out STD_LOGIC;
    acc_keep_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_data_accumulator[1].acc_keep_reg\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \acc_keep_reg[8]_0\ : out STD_LOGIC;
    acc_last : out STD_LOGIC;
    d2_valid : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[0]_1\ : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_mm2s_tlast_i : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_tuser_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d2_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    mm2s_halt_reg : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    \r0_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal acc_data0 : STD_LOGIC;
  signal \acc_keep[9]_i_1_n_0\ : STD_LOGIC;
  signal \^acc_last\ : STD_LOGIC;
  signal acc_last_i_1_n_0 : STD_LOGIC;
  signal acc_reg_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d2_valid\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal r0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r0_keep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal \r0_reg_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal r0_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \r0_is_null_r[3]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \r0_reg_sel[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of sig_last_reg_out_i_1 : label is "soft_lutpair42";
begin
  acc_last <= \^acc_last\;
  d2_valid <= \^d2_valid\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000F444"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => p_0_in1_in,
      I2 => d2_ready,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \out\,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[0]_i_2_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECE0E0A0E0A0E0A"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \out\,
      I2 => d2_ready,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => r0_last_reg_n_0,
      I5 => p_0_in1_in,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => \out\,
      I2 => r0_last_reg_n_0,
      I3 => p_1_in2_in,
      I4 => p_0_in1_in,
      I5 => \r0_reg_sel_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8FFC0C0C8C8C0C0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => d2_ready,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state[2]_i_3_n_0\,
      I4 => \out\,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_3_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => p_1_in2_in,
      I2 => p_0_in1_in,
      I3 => \r0_reg_sel_reg_n_0_[1]\,
      I4 => \out\,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C8FFFF00C80000"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => r0_last_reg_n_0,
      I4 => \out\,
      I5 => \FSM_onehot_state[3]_i_3_n_0\,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => d2_ready,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => r0_last_reg_n_0,
      I3 => p_0_in1_in,
      O => \FSM_onehot_state[3]_i_3_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => areset_r
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => areset_r
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => p_0_in1_in,
      R => areset_r
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => areset_r
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      S => areset_r
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => mm2s_fsync_out_i,
      I2 => mm2s_halt_reg,
      I3 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      O => \state_reg[0]_1\
    );
\acc_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      O => acc_reg_en(0)
    );
\acc_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      O => acc_data0
    );
\acc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(0),
      Q => D(0),
      R => '0'
    );
\acc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(10),
      Q => D(10),
      R => '0'
    );
\acc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(11),
      Q => D(11),
      R => '0'
    );
\acc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(12),
      Q => D(12),
      R => '0'
    );
\acc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(13),
      Q => D(13),
      R => '0'
    );
\acc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(14),
      Q => D(14),
      R => '0'
    );
\acc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(15),
      Q => D(15),
      R => '0'
    );
\acc_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(16),
      Q => D(16),
      R => '0'
    );
\acc_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(17),
      Q => D(17),
      R => '0'
    );
\acc_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(18),
      Q => D(18),
      R => '0'
    );
\acc_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(19),
      Q => D(19),
      R => '0'
    );
\acc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(1),
      Q => D(1),
      R => '0'
    );
\acc_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(20),
      Q => D(20),
      R => '0'
    );
\acc_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(21),
      Q => D(21),
      R => '0'
    );
\acc_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(22),
      Q => D(22),
      R => '0'
    );
\acc_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(23),
      Q => D(23),
      R => '0'
    );
\acc_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(24),
      Q => D(24),
      R => '0'
    );
\acc_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(25),
      Q => D(25),
      R => '0'
    );
\acc_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(26),
      Q => D(26),
      R => '0'
    );
\acc_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(27),
      Q => D(27),
      R => '0'
    );
\acc_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(28),
      Q => D(28),
      R => '0'
    );
\acc_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(29),
      Q => D(29),
      R => '0'
    );
\acc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(2),
      Q => D(2),
      R => '0'
    );
\acc_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(30),
      Q => D(30),
      R => '0'
    );
\acc_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(31),
      Q => D(31),
      R => '0'
    );
\acc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(3),
      Q => D(3),
      R => '0'
    );
\acc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(4),
      Q => D(4),
      R => '0'
    );
\acc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(5),
      Q => D(5),
      R => '0'
    );
\acc_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(0),
      Q => D(64),
      R => '0'
    );
\acc_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(1),
      Q => D(65),
      R => '0'
    );
\acc_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(2),
      Q => D(66),
      R => '0'
    );
\acc_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(3),
      Q => D(67),
      R => '0'
    );
\acc_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(4),
      Q => D(68),
      R => '0'
    );
\acc_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(5),
      Q => D(69),
      R => '0'
    );
\acc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(6),
      Q => D(6),
      R => '0'
    );
\acc_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(6),
      Q => D(70),
      R => '0'
    );
\acc_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(7),
      Q => D(71),
      R => '0'
    );
\acc_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(8),
      Q => D(72),
      R => '0'
    );
\acc_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(9),
      Q => D(73),
      R => '0'
    );
\acc_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(10),
      Q => D(74),
      R => '0'
    );
\acc_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(11),
      Q => D(75),
      R => '0'
    );
\acc_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(12),
      Q => D(76),
      R => '0'
    );
\acc_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(13),
      Q => D(77),
      R => '0'
    );
\acc_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(14),
      Q => D(78),
      R => '0'
    );
\acc_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(15),
      Q => D(79),
      R => '0'
    );
\acc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(7),
      Q => D(7),
      R => '0'
    );
\acc_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(16),
      Q => D(80),
      R => '0'
    );
\acc_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(17),
      Q => D(81),
      R => '0'
    );
\acc_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(18),
      Q => D(82),
      R => '0'
    );
\acc_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(19),
      Q => D(83),
      R => '0'
    );
\acc_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(20),
      Q => D(84),
      R => '0'
    );
\acc_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(21),
      Q => D(85),
      R => '0'
    );
\acc_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(22),
      Q => D(86),
      R => '0'
    );
\acc_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(23),
      Q => D(87),
      R => '0'
    );
\acc_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(24),
      Q => D(88),
      R => '0'
    );
\acc_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(25),
      Q => D(89),
      R => '0'
    );
\acc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(8),
      Q => D(8),
      R => '0'
    );
\acc_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(26),
      Q => D(90),
      R => '0'
    );
\acc_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(27),
      Q => D(91),
      R => '0'
    );
\acc_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(28),
      Q => D(92),
      R => '0'
    );
\acc_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(29),
      Q => D(93),
      R => '0'
    );
\acc_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(30),
      Q => D(94),
      R => '0'
    );
\acc_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \r0_data_reg[31]_0\(31),
      Q => D(95),
      R => '0'
    );
\acc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(9),
      Q => D(9),
      R => '0'
    );
\acc_keep[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[0]\,
      I1 => r0_last_reg_n_0,
      I2 => p_0_in1_in,
      O => \acc_keep[9]_i_1_n_0\
    );
\acc_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(0),
      Q => acc_keep_reg(0),
      R => '0'
    );
\acc_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(2),
      Q => \acc_keep_reg[10]_0\,
      R => \acc_keep[9]_i_1_n_0\
    );
\acc_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(3),
      Q => \acc_keep_reg[11]_0\,
      R => \acc_keep[9]_i_1_n_0\
    );
\acc_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(1),
      Q => acc_keep_reg(1),
      R => '0'
    );
\acc_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(2),
      Q => acc_keep_reg(2),
      R => '0'
    );
\acc_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(3),
      Q => acc_keep_reg(3),
      R => '0'
    );
\acc_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(0),
      Q => \acc_keep_reg[8]_0\,
      R => \acc_keep[9]_i_1_n_0\
    );
\acc_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => Q(1),
      Q => \acc_keep_reg[9]_0\,
      R => \acc_keep[9]_i_1_n_0\
    );
acc_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0FFF0F0F088"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => p_0_in1_in,
      I2 => \^acc_last\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => m_axis_mm2s_tlast_i,
      O => acc_last_i_1_n_0
    );
acc_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => acc_last_i_1_n_0,
      Q => \^acc_last\,
      R => '0'
    );
\acc_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_user(0),
      Q => acc_user_reg(0),
      R => '0'
    );
\gen_data_accumulator[1].acc_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[1]\,
      O => acc_reg_en(1)
    );
\gen_data_accumulator[1].acc_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(0),
      Q => D(32),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(1),
      Q => D(33),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(2),
      Q => D(34),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(3),
      Q => D(35),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(4),
      Q => D(36),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(5),
      Q => D(37),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(6),
      Q => D(38),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(7),
      Q => D(39),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(8),
      Q => D(40),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(9),
      Q => D(41),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(10),
      Q => D(42),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(11),
      Q => D(43),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(12),
      Q => D(44),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(13),
      Q => D(45),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(14),
      Q => D(46),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(15),
      Q => D(47),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(16),
      Q => D(48),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(17),
      Q => D(49),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(18),
      Q => D(50),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(19),
      Q => D(51),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(20),
      Q => D(52),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(21),
      Q => D(53),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(22),
      Q => D(54),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(23),
      Q => D(55),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(24),
      Q => D(56),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(25),
      Q => D(57),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(26),
      Q => D(58),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(27),
      Q => D(59),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(28),
      Q => D(60),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(29),
      Q => D(61),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(30),
      Q => D(62),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(31),
      Q => D(63),
      R => '0'
    );
\gen_data_accumulator[1].acc_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(0),
      Q => \gen_data_accumulator[1].acc_keep_reg\(0),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(1),
      Q => \gen_data_accumulator[1].acc_keep_reg\(1),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(2),
      Q => \gen_data_accumulator[1].acc_keep_reg\(2),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(3),
      Q => \gen_data_accumulator[1].acc_keep_reg\(3),
      R => acc_reg_en(0)
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(0),
      Q => r0_data(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(10),
      Q => r0_data(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(11),
      Q => r0_data(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(12),
      Q => r0_data(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(13),
      Q => r0_data(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(14),
      Q => r0_data(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(15),
      Q => r0_data(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(16),
      Q => r0_data(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(17),
      Q => r0_data(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(18),
      Q => r0_data(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(19),
      Q => r0_data(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(1),
      Q => r0_data(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(20),
      Q => r0_data(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(21),
      Q => r0_data(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(22),
      Q => r0_data(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(23),
      Q => r0_data(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(24),
      Q => r0_data(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(25),
      Q => r0_data(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(26),
      Q => r0_data(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(27),
      Q => r0_data(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(28),
      Q => r0_data(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(29),
      Q => r0_data(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(2),
      Q => r0_data(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(30),
      Q => r0_data(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(31),
      Q => r0_data(31),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(3),
      Q => r0_data(3),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(4),
      Q => r0_data(4),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(5),
      Q => r0_data(5),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(6),
      Q => r0_data(6),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(7),
      Q => r0_data(7),
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(8),
      Q => r0_data(8),
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[31]_0\(9),
      Q => r0_data(9),
      R => '0'
    );
\r0_is_null_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d2_valid\,
      I1 => d2_ready,
      O => \state_reg[1]_0\
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => Q(0),
      Q => r0_keep(0),
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => Q(1),
      Q => r0_keep(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => Q(2),
      Q => r0_keep(2),
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => Q(3),
      Q => r0_keep(3),
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => m_axis_mm2s_tlast_i,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_reg_sel[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F2F2"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      I2 => areset_r,
      I3 => \^d2_valid\,
      I4 => d2_ready,
      O => \r0_reg_sel[0]_i_1_n_0\
    );
\r0_reg_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_0_[1]\,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[0]\,
      I3 => areset_r,
      I4 => \^d2_valid\,
      I5 => d2_ready,
      O => \r0_reg_sel[1]_i_1_n_0\
    );
\r0_reg_sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => areset_r,
      I4 => \^d2_valid\,
      I5 => d2_ready,
      O => \r0_reg_sel[2]_i_1_n_0\
    );
\r0_reg_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[0]_i_1_n_0\,
      Q => \r0_reg_sel_reg_n_0_[0]\,
      R => '0'
    );
\r0_reg_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[1]_i_1_n_0\,
      Q => \r0_reg_sel_reg_n_0_[1]\,
      R => '0'
    );
\r0_reg_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \r0_reg_sel[2]_i_1_n_0\,
      Q => p_1_in2_in,
      R => '0'
    );
\r0_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^state_reg[0]_0\,
      D => m_axis_mm2s_tuser_i,
      Q => r0_user(0),
      R => '0'
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => sig_last_reg_out_reg,
      O => \state_reg[0]_2\(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFBFBFFFFFAFAF"
    )
        port map (
      I0 => d2_ready,
      I1 => \out\,
      I2 => \^d2_valid\,
      I3 => r0_last_reg_n_0,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^state_reg[0]_0\,
      O => state(0)
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0FFF8F8F0F0"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => \^state_reg[0]_0\,
      I2 => \state[1]_i_2_n_0\,
      I3 => d2_ready,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^d2_valid\,
      O => state(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040000000"
    )
        port map (
      I0 => \^d2_valid\,
      I1 => \^state_reg[0]_0\,
      I2 => \out\,
      I3 => \r0_reg_sel_reg_n_0_[1]\,
      I4 => p_0_in1_in,
      I5 => p_1_in2_in,
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => \out\,
      I1 => \^state_reg[0]_0\,
      I2 => d2_ready,
      I3 => \^d2_valid\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[2]_i_2_n_0\,
      O => state(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => r0_last_reg_n_0,
      I2 => \^d2_valid\,
      I3 => \out\,
      I4 => \^state_reg[0]_0\,
      I5 => \FSM_onehot_state[2]_i_3_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(0),
      Q => \^state_reg[0]_0\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(1),
      Q => \^d2_valid\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister is
  port (
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    \hsize_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    load_new_addr : in STD_LOGIC;
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1\ : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    \vsize_vid_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \hsize_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \VFLIP_DISABLE.dm_address[11]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal crnt_start_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^hsize_vid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal zero_hsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_4_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_5_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_5_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_6_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of zero_hsize_err_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of zero_vsize_err_i_1 : label is "soft_lutpair36";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \hsize_vid_reg[15]_0\(15 downto 0) <= \^hsize_vid_reg[15]_0\(15 downto 0);
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(0),
      Q => crnt_start_address(0),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(10),
      Q => crnt_start_address(10),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(11),
      Q => crnt_start_address(11),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(12),
      Q => crnt_start_address(12),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(13),
      Q => crnt_start_address(13),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(14),
      Q => crnt_start_address(14),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(15),
      Q => crnt_start_address(15),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(0),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(1),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(2),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(3),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(1),
      Q => crnt_start_address(1),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(4),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(5),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(6),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(7),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(8),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(9),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(10),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(11),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(12),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(13),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(2),
      Q => crnt_start_address(2),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(14),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(15),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(3),
      Q => crnt_start_address(3),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(4),
      Q => crnt_start_address(4),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(5),
      Q => crnt_start_address(5),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(6),
      Q => crnt_start_address(6),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(7),
      Q => crnt_start_address(7),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(8),
      Q => crnt_start_address(8),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(9),
      Q => crnt_start_address(9),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(11),
      I2 => load_new_addr,
      I3 => crnt_start_address(11),
      O => \VFLIP_DISABLE.dm_address[11]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(10),
      I2 => load_new_addr,
      I3 => crnt_start_address(10),
      O => \VFLIP_DISABLE.dm_address[11]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(9),
      I2 => load_new_addr,
      I3 => crnt_start_address(9),
      O => \VFLIP_DISABLE.dm_address[11]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(8),
      I2 => load_new_addr,
      I3 => crnt_start_address(8),
      O => \VFLIP_DISABLE.dm_address[11]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(15),
      I2 => load_new_addr,
      I3 => crnt_start_address(15),
      O => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(14),
      I2 => load_new_addr,
      I3 => crnt_start_address(14),
      O => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(13),
      I2 => load_new_addr,
      I3 => crnt_start_address(13),
      O => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(12),
      I2 => load_new_addr,
      I3 => crnt_start_address(12),
      O => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(3),
      I2 => load_new_addr,
      I3 => crnt_start_address(3),
      O => \VFLIP_DISABLE.dm_address[3]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(2),
      I2 => load_new_addr,
      I3 => crnt_start_address(2),
      O => \VFLIP_DISABLE.dm_address[3]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(1),
      I2 => load_new_addr,
      I3 => crnt_start_address(1),
      O => \VFLIP_DISABLE.dm_address[3]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(0),
      I2 => load_new_addr,
      I3 => crnt_start_address(0),
      O => \VFLIP_DISABLE.dm_address[3]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(7),
      I2 => load_new_addr,
      I3 => crnt_start_address(7),
      O => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(6),
      I2 => load_new_addr,
      I3 => crnt_start_address(6),
      O => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(5),
      I2 => load_new_addr,
      I3 => crnt_start_address(5),
      O => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(4),
      I2 => load_new_addr,
      I3 => crnt_start_address(4),
      O => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[11]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[11]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[11]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[11]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(11 downto 8),
      S(3) => \VFLIP_DISABLE.dm_address[11]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[11]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[11]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[11]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(15 downto 12),
      S(3) => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[3]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[3]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[3]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[3]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(3 downto 0),
      S(3) => \VFLIP_DISABLE.dm_address[3]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[3]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[3]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[3]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(7 downto 4),
      S(3) => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(0),
      Q => \^hsize_vid_reg[15]_0\(0),
      R => p_0_in
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(10),
      Q => \^hsize_vid_reg[15]_0\(10),
      R => p_0_in
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(11),
      Q => \^hsize_vid_reg[15]_0\(11),
      R => p_0_in
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(12),
      Q => \^hsize_vid_reg[15]_0\(12),
      R => p_0_in
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(13),
      Q => \^hsize_vid_reg[15]_0\(13),
      R => p_0_in
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(14),
      Q => \^hsize_vid_reg[15]_0\(14),
      R => p_0_in
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(15),
      Q => \^hsize_vid_reg[15]_0\(15),
      R => p_0_in
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(1),
      Q => \^hsize_vid_reg[15]_0\(1),
      R => p_0_in
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(2),
      Q => \^hsize_vid_reg[15]_0\(2),
      R => p_0_in
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(3),
      Q => \^hsize_vid_reg[15]_0\(3),
      R => p_0_in
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(4),
      Q => \^hsize_vid_reg[15]_0\(4),
      R => p_0_in
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(5),
      Q => \^hsize_vid_reg[15]_0\(5),
      R => p_0_in
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(6),
      Q => \^hsize_vid_reg[15]_0\(6),
      R => p_0_in
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(7),
      Q => \^hsize_vid_reg[15]_0\(7),
      R => p_0_in
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(8),
      Q => \^hsize_vid_reg[15]_0\(8),
      R => p_0_in
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(9),
      Q => \^hsize_vid_reg[15]_0\(9),
      R => p_0_in
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(0),
      Q => crnt_stride(0),
      R => p_0_in
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(10),
      Q => crnt_stride(10),
      R => p_0_in
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(11),
      Q => crnt_stride(11),
      R => p_0_in
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(12),
      Q => crnt_stride(12),
      R => p_0_in
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(13),
      Q => crnt_stride(13),
      R => p_0_in
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(14),
      Q => crnt_stride(14),
      R => p_0_in
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(15),
      Q => crnt_stride(15),
      R => p_0_in
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(1),
      Q => crnt_stride(1),
      R => p_0_in
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(2),
      Q => crnt_stride(2),
      R => p_0_in
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(3),
      Q => crnt_stride(3),
      R => p_0_in
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(4),
      Q => crnt_stride(4),
      R => p_0_in
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(5),
      Q => crnt_stride(5),
      R => p_0_in
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(6),
      Q => crnt_stride(6),
      R => p_0_in
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(7),
      Q => crnt_stride(7),
      R => p_0_in
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(8),
      Q => crnt_stride(8),
      R => p_0_in
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(9),
      Q => crnt_stride(9),
      R => p_0_in
    );
\vsize_vid[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\,
      I1 => mm2s_frame_sync,
      I2 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1\,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(0),
      Q => \^q\(0),
      R => p_0_in
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(10),
      Q => \^q\(10),
      R => p_0_in
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(11),
      Q => \^q\(11),
      R => p_0_in
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(12),
      Q => \^q\(12),
      R => p_0_in
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(1),
      Q => \^q\(1),
      R => p_0_in
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(2),
      Q => \^q\(2),
      R => p_0_in
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(3),
      Q => \^q\(3),
      R => p_0_in
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(4),
      Q => \^q\(4),
      R => p_0_in
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(5),
      Q => \^q\(5),
      R => p_0_in
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(6),
      Q => \^q\(6),
      R => p_0_in
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(7),
      Q => \^q\(7),
      R => p_0_in
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(8),
      Q => \^q\(8),
      R => p_0_in
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(9),
      Q => \^q\(9),
      R => p_0_in
    );
zero_hsize_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => load_new_addr,
      I1 => zero_hsize_err_i_2_n_0,
      I2 => zero_hsize_err_i_3_n_0,
      O => zero_hsize_err0
    );
zero_hsize_err_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(5),
      I1 => \^hsize_vid_reg[15]_0\(2),
      I2 => \^hsize_vid_reg[15]_0\(6),
      I3 => \^hsize_vid_reg[15]_0\(9),
      I4 => zero_hsize_err_i_4_n_0,
      O => zero_hsize_err_i_2_n_0
    );
zero_hsize_err_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(13),
      I1 => \^hsize_vid_reg[15]_0\(12),
      I2 => \^hsize_vid_reg[15]_0\(1),
      I3 => \^hsize_vid_reg[15]_0\(10),
      I4 => zero_hsize_err_i_5_n_0,
      O => zero_hsize_err_i_3_n_0
    );
zero_hsize_err_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(8),
      I1 => \^hsize_vid_reg[15]_0\(3),
      I2 => \^hsize_vid_reg[15]_0\(14),
      I3 => \^hsize_vid_reg[15]_0\(0),
      O => zero_hsize_err_i_4_n_0
    );
zero_hsize_err_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(4),
      I1 => \^hsize_vid_reg[15]_0\(11),
      I2 => \^hsize_vid_reg[15]_0\(15),
      I3 => \^hsize_vid_reg[15]_0\(7),
      O => zero_hsize_err_i_5_n_0
    );
zero_vsize_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(11),
      I1 => load_new_addr,
      I2 => zero_vsize_err_i_3_n_0,
      O => zero_vsize_err0
    );
zero_vsize_err_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => zero_vsize_err_i_5_n_0,
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => zero_vsize_err_i_6_n_0,
      O => zero_vsize_err_i_3_n_0
    );
zero_vsize_err_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(7),
      I2 => \^q\(12),
      I3 => \^q\(5),
      O => zero_vsize_err_i_5_n_0
    );
zero_vsize_err_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      O => zero_vsize_err_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  port (
    axis_clear_sft_rst_hold : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    axis_soft_reset_re : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  signal \^axis_clear_sft_rst_hold\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  axis_clear_sft_rst_hold <= \^axis_clear_sft_rst_hold\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^axis_clear_sft_rst_hold\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prmry_min_assert_sftrst,
      I2 => scndry_out,
      I3 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axis_clear_sft_rst_hold\,
      I1 => axis_soft_reset_re,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1 is
  port (
    axis_soft_reset_re : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    axis_min_count0 : in STD_LOGIC;
    axis_clear_sft_rst_hold : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1 is
  signal \^axis_soft_reset_re\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  axis_soft_reset_re <= \^axis_soft_reset_re\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^axis_soft_reset_re\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => \^axis_soft_reset_re\,
      I2 => axis_min_count0,
      I3 => axis_clear_sft_rst_hold,
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 is
  port (
    lite_clear_sft_rst_hold : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    lite_soft_reset_re : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 is
  signal \^lite_clear_sft_rst_hold\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  lite_clear_sft_rst_hold <= \^lite_clear_sft_rst_hold\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^lite_clear_sft_rst_hold\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prmry_min_assert_sftrst,
      I2 => scndry_out,
      I3 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^lite_clear_sft_rst_hold\,
      I1 => lite_soft_reset_re,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 is
  port (
    lite_soft_reset_re : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    lite_min_count0 : in STD_LOGIC;
    lite_clear_sft_rst_hold : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 is
  signal \^lite_soft_reset_re\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  lite_soft_reset_re <= \^lite_soft_reset_re\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^lite_soft_reset_re\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => \^lite_soft_reset_re\,
      I2 => lite_min_count0,
      I3 => lite_clear_sft_rst_hold,
      O => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ is
  port (
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_0\ is
  port (
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_0\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8FFFFCCC8CCC8"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => min_assert_sftrst,
      I2 => \^scndry_out\,
      I3 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\,
      I4 => s_soft_reset_i_d1,
      I5 => s_soft_reset_i,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3\ is
  port (
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_4\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : out STD_LOGIC;
    s_soft_reset_i_reg : out STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\ : in STD_LOGIC;
    prmry_min_count0 : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_4\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_4\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFF2FFF2FFF2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      I2 => prmry_min_count0,
      I3 => prmry_min_assert_sftrst,
      I4 => \^scndry_out\,
      I5 => \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\,
      O => s_soft_reset_i_reg
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => s_soft_reset_i_d1,
      I1 => s_soft_reset_i,
      I2 => prmry_min_assert_sftrst,
      I3 => \^scndry_out\,
      I4 => \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6\ is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7\ is
  port (
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    assert_sftrst_d1 : in STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    halt_i_reg_0 : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_reset : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7\ is
  signal mm2s_hrd_resetn : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of sig_mm2s_dm_prmry_resetn_inferred_i_1 : label is "soft_lutpair151";
begin
  prmry_in <= \^prmry_in\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => mm2s_hrd_resetn,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => mm2s_hrd_resetn,
      I2 => min_assert_sftrst,
      O => \^prmry_in\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mm2s_hrd_resetn,
      O => prmry_reset2
    );
\I_DMA_REGISTER/reset_counts_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => reset_counts,
      I1 => mm2s_soft_reset,
      I2 => \out\,
      I3 => mm2s_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => reset_counts_reg
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => mm2s_soft_reset,
      I1 => mm2s_axi2ip_wrce(0),
      I2 => D(0),
      I3 => mm2s_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => \dmacr_i_reg[2]\
    );
halt_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CEEE0000"
    )
        port map (
      I0 => halt_i_reg_0,
      I1 => halt_i0,
      I2 => mm2s_dmacr(0),
      I3 => halt_reset,
      I4 => \^prmry_in\,
      O => halt_i_reg
    );
run_stop_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => mm2s_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => mm2s_soft_reset,
      I4 => mm2s_stop,
      I5 => mm2s_dmacr(0),
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\
    );
sig_mm2s_dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => mm2s_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => halt_reset,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ is
  port (
    mm2s_fsync_out_i : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_dmac2cdc_fsync_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => mm2s_fsync_out_i,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => mm2s_dmac2cdc_fsync_out,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_18\ is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    mm2s_packet_sof : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_18\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_18\ is
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => mm2s_packet_sof,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => p_0_in
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => p_0_in
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_25\ is
  port (
    irqdelay_wren_i0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 5 downto 0 );
    irqthresh_wren_i0 : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\ : in STD_LOGIC;
    prepare_wrce_d1 : in STD_LOGIC;
    lite_wr_addr_phase_finished_data_phase_started : in STD_LOGIC;
    wvalid : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_25\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_25\ is
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : STD_LOGIC;
  signal \dmacr_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^mm2s_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prepare_wrce_pulse_mm2s : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal \ptr_ref_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_module_hsize[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_module_vsize[12]_i_2_n_0\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\ : label is "soft_lutpair5";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_2\ : label is "soft_lutpair3";
begin
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\;
  mm2s_axi2ip_wrce(5 downto 0) <= \^mm2s_axi2ip_wrce\(5 downto 0);
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(4)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      I1 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\,
      I2 => D(2),
      I3 => mm2s_dmacr(1),
      I4 => D(3),
      I5 => mm2s_dmacr(2),
      O => irqdelay_wren_i0
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      I2 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\,
      O => prmry_resetn_i_reg(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      I1 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      O => irqthresh_wren_i0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => prepare_wrce_pulse_mm2s,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prepare_wrce_d1,
      I2 => lite_wr_addr_phase_finished_data_phase_started,
      I3 => wvalid,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \reg_module_hsize[15]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(5)
    );
\I_DMA_REGISTER/dly_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(1),
      I1 => \^mm2s_axi2ip_wrce\(0),
      I2 => mm2s_dly_irq_set,
      I3 => dly_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\
    );
\I_DMA_REGISTER/ioc_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(0),
      I1 => \^mm2s_axi2ip_wrce\(0),
      I2 => mm2s_ioc_irq_set,
      I3 => ioc_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\
    );
dma_interr_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dmacr_i[1]_i_2_n_0\,
      I1 => \out\(0),
      I2 => \out\(3),
      O => \^mm2s_axi2ip_wrce\(0)
    );
\dmacr_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \dmacr_i[1]_i_2_n_0\,
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\
    );
\dmacr_i[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(4),
      I2 => \out\(5),
      I3 => \out\(2),
      I4 => prepare_wrce_pulse_mm2s,
      O => \dmacr_i[1]_i_2_n_0\
    );
prmtr_updt_complete_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \reg_module_vsize[12]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \out\(1),
      I4 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\,
      I5 => mm2s_dmacr(0),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\
    );
\ptr_ref_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \ptr_ref_i[4]_i_2_n_0\,
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \out\(1),
      O => \^mm2s_axi2ip_wrce\(1)
    );
\ptr_ref_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => prepare_wrce_pulse_mm2s,
      I1 => \out\(2),
      I2 => \out\(5),
      I3 => \out\(4),
      O => \ptr_ref_i[4]_i_2_n_0\
    );
\reg_module_hsize[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \reg_module_hsize[15]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \out\(1),
      O => \^mm2s_axi2ip_wrce\(3)
    );
\reg_module_hsize[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => prepare_wrce_pulse_mm2s,
      I3 => \out\(2),
      O => \reg_module_hsize[15]_i_2_n_0\
    );
\reg_module_vsize[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \reg_module_vsize[12]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \out\(1),
      O => \^mm2s_axi2ip_wrce\(2)
    );
\reg_module_vsize[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => prepare_wrce_pulse_mm2s,
      I3 => \out\(2),
      O => \reg_module_vsize[12]_i_2_n_0\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ is
  port (
    mm2s_introut : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    mm2s_ip2axi_introut : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => mm2s_introut,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_ip2axi_introut,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\ is
  port (
    mm2s_all_lines_xfred : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => mm2s_all_lines_xfred,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_19\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_19\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_19\ is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_halt,
      Q => p_level_in_d1_cdc_from,
      R => p_0_in
    );
areset_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I1 => sig_last_reg_out_reg,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_20\ is
  port (
    mm2s_allbuffer_empty : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    mm2s_dwidth_fifo_pipe_empty : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_20\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_20\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => mm2s_allbuffer_empty,
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => mm2s_dwidth_fifo_pipe_empty,
      Q => p_level_in_d1_cdc_from,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_next_sequential_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3\ : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_0\ : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_1\ : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_2\ : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : STD_LOGIC;
  signal \^sig_addr_posted_cntr_reg[0]\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_6_n_0 : STD_LOGIC;
  signal \^sig_next_sequential_reg_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair143";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ <= \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\;
  \sig_addr_posted_cntr_reg[0]\ <= \^sig_addr_posted_cntr_reg[0]\;
  sig_next_sequential_reg_reg <= \^sig_next_sequential_reg_reg\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0140000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_wr_fifo_0,
      I2 => \^q\(0),
      I3 => \^sig_next_sequential_reg_reg\,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => sig_mstr2data_cmd_valid,
      I4 => \^sig_next_sequential_reg_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20DFFF00DF2000"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \^q\(0),
      I4 => \^sig_next_sequential_reg_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"071F0810"
    )
        port map (
      I0 => sig_wr_fifo_0,
      I1 => \^q\(0),
      I2 => \^sig_next_sequential_reg_reg\,
      I3 => \^q\(1),
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SS(0)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(2),
      I3 => \sig_dbeat_cntr_reg[7]\(1),
      I4 => \sig_dbeat_cntr_reg[7]\(3),
      O => D(0)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(3),
      I2 => \sig_dbeat_cntr_reg[7]\(1),
      I3 => \sig_dbeat_cntr_reg[7]\(2),
      I4 => \sig_dbeat_cntr_reg[7]\(0),
      I5 => \sig_dbeat_cntr_reg[7]\(4),
      O => D(1)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(4),
      I2 => \sig_dbeat_cntr_reg[5]\,
      I3 => \sig_dbeat_cntr_reg[7]\(5),
      O => D(2)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => \sig_dbeat_cntr_reg[5]\,
      I2 => \sig_dbeat_cntr_reg[7]\(5),
      I3 => \sig_dbeat_cntr_reg[7]\(4),
      I4 => \sig_dbeat_cntr_reg[7]\(6),
      O => D(3)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54444444"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_4_n_0,
      I1 => sig_dqual_reg_empty,
      I2 => sig_dqual_reg_empty_reg,
      I3 => sig_next_sequential_reg,
      I4 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I5 => \sig_dbeat_cntr_reg[0]\,
      O => \^e\(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(6),
      I1 => \sig_dbeat_cntr_reg[7]\(4),
      I2 => \sig_dbeat_cntr_reg[7]\(5),
      I3 => \sig_dbeat_cntr_reg[5]\,
      I4 => \sig_dbeat_cntr_reg[7]\(7),
      I5 => \^sig_next_sequential_reg_reg\,
      O => D(4)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF00001D000000"
    )
        port map (
      I0 => sig_last_dbeat_reg,
      I1 => \^sig_next_sequential_reg_reg\,
      I2 => sig_last_dbeat_reg_0,
      I3 => \^e\(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I5 => sig_dqual_reg_empty_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => sig_ld_new_cmd_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => m_axi_mm2s_rlast,
      I2 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => m_axi_mm2s_rlast_0
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I1 => sig_next_sequential_reg,
      I2 => sig_dqual_reg_empty_reg,
      I3 => sig_dqual_reg_empty,
      I4 => sig_next_cmd_cmplt_reg_i_4_n_0,
      O => \^sig_next_sequential_reg_reg\
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => full,
      I1 => sig_dqual_reg_empty_reg_2,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_addr_posted_cntr_reg[0]\,
      O => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD0"
    )
        port map (
      I0 => sig_inhibit_rdy_n_2,
      I1 => sig_dqual_reg_empty_reg_0,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_dqual_reg_empty_reg_1,
      I4 => sig_rd_empty,
      I5 => sig_next_cmd_cmplt_reg_i_6_n_0,
      O => sig_next_cmd_cmplt_reg_i_4_n_0
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF01FFFF"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3_1\,
      I1 => \sig_dbeat_cntr[7]_i_3_0\,
      I2 => \sig_dbeat_cntr[7]_i_3\,
      I3 => sig_dqual_reg_empty_reg_1,
      I4 => sig_dqual_reg_full,
      I5 => \sig_dbeat_cntr[7]_i_3_2\,
      O => \^sig_addr_posted_cntr_reg[0]\
    );
sig_next_cmd_cmplt_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3\,
      I1 => \sig_dbeat_cntr[7]_i_3_0\,
      I2 => \sig_dbeat_cntr[7]_i_3_1\,
      O => sig_next_cmd_cmplt_reg_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_10 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_10 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_10 is
  signal \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair92";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1C400000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_wr_fifo,
      I2 => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55655555AA9AAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_data2addr_stop_req,
      I2 => sig_addr_reg_empty,
      I3 => sig_rd_empty,
      I4 => sig_sf_allow_addr_req,
      I5 => sig_wr_fifo,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9A96AA9A9A9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\,
      I2 => \^q\(0),
      I3 => sig_mstr2addr_cmd_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CCD8001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\,
      I2 => sig_wr_fifo,
      I3 => \^q\(1),
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_sf_allow_addr_req,
      I1 => sig_rd_empty,
      I2 => sig_addr_reg_empty,
      I3 => sig_data2addr_stop_req,
      O => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SS(0)
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_addr_reg_empty,
      I2 => sig_rd_empty,
      I3 => sig_sf_allow_addr_req,
      O => sig_push_addr_reg1_out
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_data2addr_stop_req,
      I2 => sig_addr_reg_empty,
      I3 => sig_rd_empty,
      I4 => sig_sf_allow_addr_req,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_cmd2dre_valid_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][0]_srl4_i_1\ : label is "soft_lutpair87";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_cmd2dre_valid_reg <= \^sig_cmd2dre_valid_reg\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06080000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_cmd2dre_valid_reg\,
      I2 => \^q\(2),
      I3 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => lsig_ld_offset,
      I1 => sig_mstr2sf_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A69AA6A6A6A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => lsig_ld_offset,
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => sig_mstr2sf_cmd_valid,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"58F0F0F1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I2 => \^q\(2),
      I3 => \^sig_cmd2dre_valid_reg\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SS(0)
    );
\INFERRED_GEN.data_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2sf_cmd_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      O => \^sig_cmd2dre_valid_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]_0\ : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__0\ : label is "soft_lutpair95";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41300000"
    )
        port map (
      I0 => \^q\(2),
      I1 => FIFO_Full_reg,
      I2 => \^q\(0),
      I3 => FIFO_Full_reg_0,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AA5955"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axis_mm2s_cmd_tvalid,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_inhibit_rdy_n,
      I4 => FIFO_Full_reg_0,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFF20200000DF"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => s_axis_mm2s_cmd_tvalid,
      I3 => \^q\(0),
      I4 => FIFO_Full_reg_0,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF5155"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axis_mm2s_cmd_tvalid,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_inhibit_rdy_n,
      I4 => FIFO_Full_reg_0,
      O => \INFERRED_GEN.cnt_i_reg[0]_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair93";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20020200"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => m_axis_mm2s_sts_tready,
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_mm2s_sts_tready,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_rsc2stat_status_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7708FF10"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => m_axis_mm2s_sts_tready,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_input_burst_type_reg_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  signal sig_wr_fifo : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(42),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(41),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(40),
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(39),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(48),
      Q => \out\(49)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(47),
      Q => \out\(48)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axis_mm2s_cmd_tvalid,
      I1 => sig_input_burst_type_reg_reg,
      I2 => sig_inhibit_rdy_n,
      O => sig_wr_fifo
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(46),
      Q => \out\(47)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(45),
      Q => \out\(46)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(44),
      Q => \out\(45)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_mm2s_aclk,
      D => \in\(43),
      Q => \out\(44)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  port (
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  signal m_axis_mm2s_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of decerr_i_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of slverr_i_i_1 : label is "soft_lutpair94";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(2),
      Q => m_axis_mm2s_sts_tdata(6)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(1),
      Q => m_axis_mm2s_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(0),
      Q => m_axis_mm2s_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => FIFO_Full_reg,
      I2 => FIFO_Full_reg_0,
      O => \^sig_wr_fifo\
    );
decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(5),
      I1 => Q(2),
      O => decerr_i
    );
interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(4),
      I1 => Q(2),
      O => interr_i
    );
slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(6),
      I1 => Q(2),
      O => slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0_15\ is
  port (
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0_15\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0_15\ is
  signal sig_offset_fifo_data_out : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
begin
\INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F88B0B0B0BB"
    )
        port map (
      I0 => sig_offset_fifo_data_out(7),
      I1 => lsig_ld_offset,
      I2 => fifo_wren,
      I3 => Q(2),
      I4 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\,
      I5 => lsig_0ffset_cntr,
      O => \INFERRED_GEN.cnt_i_reg[2]\
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => sig_offset_fifo_data_out(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(38 downto 0) <= \^out\(38 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_calc_error_reg_reg_0,
      I2 => sig_calc_error_reg_reg_1,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \^out\(38)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(38),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_wr_fifo_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal \^sig_wr_fifo_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair144";
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  sig_wr_fifo_0 <= \^sig_wr_fifo_0\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg_reg,
      I2 => sig_next_calc_error_reg_reg_0,
      O => \^sig_wr_fifo_0\
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(13)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(2)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => \^inferred_gen.cnt_i_reg[0]\,
      I2 => \sig_dbeat_cntr_reg[0]\,
      I3 => sig_first_dbeat,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => sig_cmd_fifo_data_out(8),
      I2 => sig_cmd_fifo_data_out(7),
      O => \^inferred_gen.cnt_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[3]_i_8\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  \count_value_i_reg[1]_0\(0) <= \^count_value_i_reg[1]_0\(0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A88A655"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg[0]_1\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_1\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i_reg[1]_0\(0),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => count_value_i(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[1]_0\(0),
      R => '0'
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      O => \^di\(0)
    );
\gwdc.wr_data_count_i[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(1),
      I2 => \^count_value_i_reg[1]_0\(0),
      I3 => \gwdc.wr_data_count_i_reg[3]\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      I2 => \gwdc.wr_data_count_i_reg[3]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair60";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(6 downto 0) <= \^q\(6 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[7]\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]\(3),
      I2 => \gwdc.wr_data_count_i_reg[7]\(5),
      I3 => \^q\(5),
      I4 => \gwdc.wr_data_count_i_reg[7]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]\(2),
      I3 => \^q\(2),
      I4 => \gwdc.wr_data_count_i_reg[7]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[3]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]\(1),
      O => DI(0)
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[7]\(2),
      I2 => \^q\(3),
      I3 => \gwdc.wr_data_count_i_reg[7]\(3),
      O => \count_value_i_reg[2]_0\(0)
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[7]\(6),
      I2 => \count_value_i_reg_n_0_[7]\,
      I3 => \gwdc.wr_data_count_i_reg[7]\(7),
      O => S(3)
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[7]\(5),
      I2 => \^q\(6),
      I3 => \gwdc.wr_data_count_i_reg[7]\(6),
      O => S(2)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[7]\(4),
      I2 => \^q\(5),
      I3 => \gwdc.wr_data_count_i_reg[7]\(5),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]\(3),
      I2 => \^q\(4),
      I3 => \gwdc.wr_data_count_i_reg[7]\(4),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_16\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gwdc.wr_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_16\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_16\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair62";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[7]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[3]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[3]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(2),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(3) => D(0),
      O(2 downto 0) => \NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => S(2),
      S(2) => \gwdc.wr_data_count_i[3]_i_6_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(1) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(0) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      O(3 downto 0) => D(4 downto 1),
      S(3 downto 0) => \gwdc.wr_data_count_i_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair61";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_17\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_17\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair64";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[6]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 74 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 74 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9600;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 75;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 76;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 76;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 9600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d2";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 73;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 73;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 9600;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 73;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(74) <= \<const0>\;
  doutb(73 downto 0) <= \^doutb\(73 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 13) => B"100",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => dina(63 downto 32),
      DIPADIP(3 downto 0) => dina(67 downto 64),
      DIPBDIP(3 downto 0) => dina(71 downto 68),
      DOADO(31 downto 0) => \^doutb\(31 downto 0),
      DOBDO(31 downto 0) => \^doutb\(63 downto 32),
      DOPADOP(3 downto 0) => \^doutb\(67 downto 64),
      DOPBDOP(3 downto 0) => \^doutb\(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 5) => addrb(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 5) => addra(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 2) => B"11111111111111",
      DIADI(1 downto 0) => dina(73 downto 72),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => \^doutb\(73 downto 72),
      DOBDO(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30304)
`protect data_block
zKIM0jYOsXwpCgHZUWGTHdWZKxbuACRPzwYeKEsrpUhtJeY4XbN/lDcASwiMlEvNjdx6YTZ3IggZ
8mqPNWKyNsHbnVgZdzGtVgPDQin7VEO3Xws9zCYECATHDOYItnN1uUuf+0C5lOIxI7HhC4dpMLow
Yiy59ApZrlSpFdjAwPj6C7s5HNyYaVLscE/a3fzHdBkozYUklIbveBvU2PjAAL8z12B26W0sVkVw
vcA76upmOaAydpEQG6UZu/6wshPUBwPCKt0f4i9NnA7IC98oxtVFWNWS+lFK8FnMxr73eJSewbL/
wbvqGPkn4h/CVIRJSDimLlvnB1hEDJGlxvu/GFbrzRiUElVbgiH+LIeUK6Z7PBnQq6ToeouAqiVo
tAdvw7aJL3+rWQgViR5YJ3MnIFq4R37RKnSpDpdkhK05t6Id5741Qe49DJhu+s4Adpj5iAEZyiD+
Ve93J/G1mBChQhOIaXdKQMH5YDNPfcdd0QHYPfeWNqPkwg/YqBGm+GJo6W4uvzb0ZlKyxMyiBeEr
zMoXG8I0zqiL3NBOwTRt4prr0tNFRXWpllmmzseRFAD0IRFMDWFAmVgEQ1PLaR/fb5hfnnX1jA6Z
h6vkCA+Vq/zQ1w+S1I/qPmbvsSOeZOCDkLeL9fuGrqtlA6Vfo0zrrUWTIhMJVKJcuiouaNFgg1g4
cSOhDrY1Dwpj98OI5FKdrVRjjw7erVjoCnE7BVOVDUf52HtJBWdspjR28CUACCADtJIUFr1gFn4w
kAv8oEZ4rhGsk2QM79uTfJSP1zhATnZokq4moeBAOHxOLbm7HPOj3rgL0DQUB21KWzkHESZF8qnp
+55HVBhKbeLzRHpdhmlaYwWJ4/wV1EiIAMUz4TMMVYggfY/Rgh55wyA2H40ClE3w9C3IUBudCmM+
+ZTKEATkKa4lOyr6VKWc9y2VUiGJGjQR9DBYSCQncP45g5/koKK7J+7rDqy18nOwxRpeORqqNnU3
SFX2QVTLY6GyGdGI7Vi0kd9CzrScJU2j4ZS6TCQtIjUqwkOVKInq+A+LyRefHIGEkn3mTgnpLgtO
YuZyD7QxykDpEtLUa2HFAbVP+2oNoh6Vpu7oSn3XTHHfEv63OH8XJRicP5vIRJYFxDnuv1rLLbeX
6CJQu2/ifh0p2itaL8bBfE31vXKx9YLtRhvcfdpDxKtkdLC/dD7dm9TlLZgwUw/0fBlW0Vi2ULef
a/ph42/NF/riWPAsWnoSpdEOBNOok8brZm8UoCrCOwiJ9lhOeDjaXBzmb5pfpHL5F1iatueMaDN+
lmnPNr/JHvGIOK/JRq8Mef30Fq8GYinaikmrd6NRYXgg6GqV2TstUaZh4xY+qnIHGJbih1jWwqr0
3uWSD0ewVVbzwI9Mo2O3BcIsZr5LiDsRnEr5jW1Jy7w44PqHIzfjpHJfqGLh2MVVzU3hUBu7AH0p
ptAelV/eishmlJ+g+Ju/bHoKNcD/5LZFfXR+87a11iLpHMqWMMc1pccAwWENoKuWSqJbJM+HmrpV
s72b1UXExMgpOAc+veF2GXEodRU2lFWsEpwds0nmdVJtoXEF3BmDIEXMLoD+TE0lFRmvC6JRagzg
4lLyv6OOR4FYwNfMoHZ55+Yvwz4QDOaX/AbYACAMWVWkdF3m5WUr422GOzPk+99lORnf2tZvA4Ox
WYlj62gZVmYNTQnBfcZG16yO5XH5lLTImbkvFNve/XXgYMWJOcXOvG7tuRixBp5EOEXx0yYED9QN
57HK0AVSqnsxIXi/3/l5i7ZQzcb4oOFZhal76htvF2zwznDQDgntsggti+PmQ+xBE6N88GuXd68r
XsokaIVx+7eqqeqidMi21zjvYS4WvVzgHbKV3egHcnGDWVh/94FfW81bqXZnwTON03sj4zoirrzr
ww6ckPH5Psse8+0rrgfcQmSPD1SAS5ypwzdbD7H1/dI1IP1S9Q97sCz2T1FG/8iaya11Yw0eP3kn
fF94gicgnBxK2XfrXmemlKbAdwapY0AMqA2QwkPb8ckJKHsrujgIvVViUOw56Go472Xh/AVMVaVZ
ilinnWbXgDPTFQIlcwnlMpkfoM7SHrVIZO5TQB1Zj4R/TA24llUn1IdCoMKIpfUdSC9QY5ARHyDR
vfSAWPjrE1t4arLWx2wXEjPM2KOT2/z6cWt4qMWim7KeBGsvCkxl4j/PevhXwsvgwFRr89ycwz8I
Satdbwe7AE179UNQLYCjV5enjG+jKnmoB38bc//IkcDJsPQJJcDPmKaEN4TWJCCvO+YIfrzPaijU
x67t3tpIRpoUh/VNbNzuFQH5THXgNAExvidGOOSMO2VfWq31ArVc5MW+70o7HFYuRwFzYXrQqhU+
D9SOBk1vI49UfBJcyk/v5onZpX/YbEy6qrkQC2zQ0GZRbOBxuSig0IrwIBSlCa9JuKocYGa85pA4
4F3UTPHqeyhfn8zCcueJekoAPt8sOcyLR7+rsX/6FtBbVDEQfsRJI0bszUlxElSUB2dWCsDllgtC
dxYOhe1NS62Od+5oseiBy6+uVqs1gLXmgdWMhSSt+E4MnAie+OkGfxTXJWKJWuFOrB7i+fq9DFTL
5cl5IIEzTB6q9zyaHZHKkMSIx0jxvH6QBervd2cGq1lS34+FEVZhRdzRQiNJGjoZn63Cp4bpw3/x
9wuN80qKEDL1nTmVf3nxXcQuBPbybxaRHiN8rU18Iaz+AWGeeu4JBJ89OSar+nsFw/nTdcdJEmni
n8JqCI/ZIgAdwxY5ipuq5TXS/sVNrE7kSjfLgRAJMn0NKszNGRZkjSt1aR7hFWFfAdTHxEQNGVSb
CGkCb6vCoYH+rjwSkQfa1f6A3TRiZ8YzLue5t5Ja0daJWtXzj66hkmF1O6RCqB90DQ5nIFBGKLGR
V8d3EVIrRwQKUuJaUAhsigRlUpeFoYeH7w1/+WGRk9Wz++BPasycSKyQDdkZZ860g+p/V22Hl753
XZQJrFGZsdOKJD7xyybkqlPPghdYWG5khpw7Gqh8P9FdCcwhXNqXfIe2fidg9ZCZFYwIhcKWEPZO
J9xw4o1F/gvACdnHSmSIpwWMIfYp7b9/ToVA37ha5DGbyV3SArzDEVhmx9Ozi8ih0M/bv4xWxcRp
b+bdvwAu5wzK0VXW2XDA9WrBA5aMFuLn8gGZMFNhwDOw8tXkFMRgzhccJn6OhvaH+pbbF0lh93+h
VVcesvtoYX0ywIb+b1jseLAkHU+iDdKCtbRT83aBcIChMjJ+SiIPnN9AJFr5Ni9hM0EPQd1qCqON
FDXFc44+oJ5tnCoeodrpWGOxo6HXm1/iOgTSSid4WkGVBj0IHef0pn56LtHrPAFoGyD6mErRTk66
n+GbLwBllLfiO3yX68zP2VlLpLKd5+kty1J7CsqecQyqeIaT6M93H+2UJq7sNRsAZ3L9RNmWCrYV
UGBQV0ibYPKZZ7ONNNVlm+6h02jK2Y3W7hTWNc6ZIFa1LaV9vHoU1XE0+B/+hjz0grvP7q/8nPy2
u0ZQ1XxNbtODobMOWJTToPK+onsI9PrNP2BXLPJDC8DSNZ5jga0CRreGnorXvyZ7Lhg1zYwvrX6g
Khqh8osz+wWmuCCeejw/WYlvOY+q+Ewl43CfyBfPqBlrN37LQzksIOLwcaOKarH197ge/bMd/yuP
sOk9QS77EOz/NXYRFjumiv4hJ/hca5tPj1foiWkrPs0DFO3rAx1H46WERzGIY64/+ZpboKcsIgEm
6pq1mV+0O5kM4x3efnEI+ucfZO4JerdQfcxcEw7kHwCdghlatk4DxmfEch9kxnQALvoc5rtQfk2f
S9R0a3KpojrHRr0PpOyWFLQHan6U8i8CSIwIziy1yFkFSwlbkJ1FVE07IUiN9FPEj7z+j0giTupZ
hgdj4cGH/eMaeZ8SlVtfwvduPhmQuuZEPvscMmmT12Lm3TJL7dXaHx/+hqzKfrJ10zbEkf6PtABs
RWn07L+gmPLbsbnoUvHAbNxIRd7gWqArxmm703G9ySE0hyiLLs5lTaQEKs2nwC5EYwafDXg2UPfO
C8JHw84uK6vP9xn7jDBfGrfFWc4hT4soO+7V4pYizChtgCO3BNg091UsKSmMINQrUgBho4B4g6sl
YGIi+LkEjJCbeVTklPPJnHYOr9wOWhWcZldVp32Chm0vaqZMR58xNMFklwSSI/8ejmgTsAn549X8
GkO8VUoEOonUvhssB8x+1Y/0UCOwFjGpwWF+x5FHoEh4yA60KAsE1KpwSv2P7uEpSCUjUh61UXKo
oQm4k6eX6rrrCm3p7koGwCCR/koaESsdRqERTPD27bffOI7Gn/KKg5K8swu0vhf8CHLZy970TY91
ckTRfN2vedMJy1xns8uY8IHhW5bY8f/i/pREVS9nitx0mM32A3wwRY78uhwbpLPLBP1tqjQy4wZH
xN6TMy36IvaO65CFFqsM/z2/dQpcckhDfoDAegR8N0eQm3ldCScFPYF1SzqHAzJqSCVMTFPh46Ct
kSYXPOD8rmST4rnySOVXMspaM+tRLJaSbwoFbBkO9ZEhhsuC9PjC0vVYd8FkVXCgJILiImr3I6xe
K4NUy3AL9rOTwvst6oineFA4CBjo/5zYS7C2wIYFajkOvyjm5OLpEaHXqnrElQukqxbWPuLSwMTA
XFZ8sRUP4BcTjk9z7BFMmU9JtVmo30xlm/bOBiqNLBOJ8xKtlhdt9huJDKssM3aj18At9c4spFRO
lQh5y6n2LYlrai1LCJspKdf1zP2bibk11ZU4VEiXzi42Cvy3z5oGp9mDzicSGBhYR/8yn27Vsgjl
G+vQB6st7QTZddd/YOkHsnAkPiwf2BD32Q5oMTUaRXRYzetZeB/KHKW+rc0ISu5zcAr2g1D90JIT
mQFswEH9ORTvZOFLKVpjG2siia3DWRpYrKacb5Ag7Qvx2g5GEkWqZJc3sgLJPBaEL9nsDR8JdZZ4
sNiqKsUjl5LfCs/0jEiZ8zweOiPX3eLEVtVmDmUA250AJuaqMlR91xDNZe2XTMVmYLecbD191l3l
pDyuuYY3MGgCKrSzVzfCGqMpiFuUbwXOL8YN2m67zjDEt6pyTGYITVkyUh/Yslf3qjBhJcG2e2gA
9uklf5gZlgm1D3Wy3n3CKFX0vsdVRtH4afiX8ghm4WFg3UfdIzxRreqEMB9Wc7gzEE5+MvaZHMma
5VNw9j/6BXAl/4BXFHTtxSHMkiJfuF8gadE5X/f8CFRKq/75Y6heuoGQjaPE90DVFOV3F7ml7Ti0
l908r4MwJ89GY32yTHZanh7ItJEI0S1hae30Fl6K0uxisb+C0u6/qv7xwmtZ3eX+rw3NWeLL7p6j
6afsAVmFwbZUD87VXKBBt4Yd8kj9IOLnpiud1LxWcoN4h+LhULsoLImVz/z2aRxaru0S8vq/HcXI
1SDqKsGxUD0fT73v1IohHTQ2g4Ck8vDR2LffSB/YszkbY+7eJqui7zjnw1NFM8qA/NIlumsG9/pZ
5Z0/z80RUErhrewEWUGasj4tj15tEKYi1jovxuFIdiyq282HYqiSoXFB5gwMcCWRKlBlpPYLLx4Z
CjvcZf0e84Av0dHNzcQVnTM3nejjASJ4t0Cj3J5K9OarB3pkyFQcgy0T86oyYln9YM92tg1G+aab
+eqwLZzGdzqb/uYsHBToqulh8ebB6qHkVFTJfBmzN9riiOyHqx0pP2rsBqLwPt7pcbGfTyAn4Bza
SqKHBfHEpLjb6gnc976pKVJolQvo+pkmwvLeHkrEZ32+YHNzqPuG1Z2aYqYAM4Uo6oUPUe2oHfE2
GIrqiquT6yllSbZuMnQKTogTdGef6Fb69EsbJNv4JxD5JBX92qWB4ke9+4RUj2AvGyQNtuj0hhmT
9oOSOdnGODkZDKr/N6LX3dsXvot06wnBB9OuBU3exjMn3qb3ARieuTp/V8L4msbHA7DkQplCl6Ka
iSuB6SQC+fqzKz+yyJwEgGYAdkvMhE9s5da1nvRWg6owL09IY41US2rPWlBw332SdORpsbAnaTt2
/6dqwLMW4nC6DRUD5yNk6gKeNV0h1AADecgl0vqE5JOlTgv4dGmj+OQP4xrs3k9AofJbwclu8KR4
1fsdWcQVxXIOSZh1jC9CjHlI2Mnj6ZyB5Q9llb3l16VDtHVelfT4EkmJWSOm7x8dy7/q/7N+oWFk
Z18tW/DpjtjoP0L5Rvfaq9WGLUwFZOXp8r0l6DbmkW4Lq45B45roFRbxvVdL/NSa+BQj1K4CeRAj
7Lou25tmkqOvnYlRsJ6NM9pg9X5z4tVmWF2lJR3fACbdsAcayxbns7jm/vEOwArvstcqKXfZWsAZ
M35CqLSl9m0jcxsC8VH1D2xvn4lVZYXkveyVcBQrbC+8JtswGjedLqY/LnsmBpA+Z+U+GmYEuMZk
r2PeIQ+BtGCWCIKxWnrkizBHZbYxGeBVEPP+kawZTCWK0/6twCeX4/bikTYByIKnIcVEfxlEIBHt
SZTGH6n+dbLDPF18jv5/6cR7pplUP8r3wQUccTCsu5WweEs2vWcpAkdDAzvyVMEHvCMwSojOGAYG
ALOTGMQs7GYwpdgS5NmxYy0yuVVystlL8tHxRMIEqToD8aevOWjJRKpIgvxavDJVhaem10jQJus+
rcddfrSWVQmef1V8k7xjNjfqjVoVaJpZvdQWy5Zo2oGonrtGzS5jK+wSf7Sk2F3sGr4D7dwZTHvc
s4jM0DoDo6FFx/d2SJH7g1WD3UhodFbWwaGvwyIr6JpB8M7/eD0BUSynpd60sr4ACF5Ttl7rzwJW
e/GyCXvVYmu/baOf8neTPsAU/pQvZsJEH9JBy+GRIQ1ae3xF/nNJbS5aIJkXukDSatfOuQof8W2V
tF+KmSX4Nc3tgmOc+7vuEdEs4yCYJQSo7TZzGlcVOFlCx9Yrzg6YCbU2++b3gTU3XyG3wZcgXNVC
9RjgKE0RSpsYPSUVJ89Ly/K5lWYB8aPmdmmRu7d/Vw+qkkE2gvt1JhauaWboODelwO/N8Mj2ZZ9E
HWgujEVkgT7gdtwtrG4nsijiu+ZqIMBJnnlHeaVOhSjccKrS39qH9pGgijXsry0Bz06zZtvomdmt
/PZyU+EJ62p9r6SGPWvTvH2LqxZ9aa/71ad9TJqzb5RoTn8gRz/qmFOocwdKnEMlAcr/07o7ckjX
L0T8SlH2lZuFaNSiy/4PZeckQRke//vRzvhqH+tw29yNp4SrJKZQpXywAxJXX66hWiwsqyjielhi
vf9vMCXZ0MFvTaUK/LncO2C+LHzSSnvOaDx2sl/nNXxa6xFAMthQNFTxAsww8XQxzR+CU/OpFQ+a
8gmh4+swiyY5Jfw5TrfMa0AhxGqo3lljBu/MHAHxKIcLwabHJYVscZmRlg0h7gb/CKJJzC7udDN5
ttjnSkL5KlfsHvI9qwmU8sA8T+B7uL/GC0M3mOMA86TxNglHlCbuUHJqxI0oB6VtjpsSLapqveOF
Wv+/4U4kKl4shsBN3As8KI4Wpeush+9g232R9ZRqrteH2Abh6hvVrO7pKK8ZPkz9Ic+QMYn88n7o
NMSqTVXWeEfrsWkZt1udhiYBjaZJIWnb9C5NMcgteoLccILUXxJ7RT+Lmce6fmmxG3gJ1l2Yp7km
wuV9BUW7BAA56RWJYcIIH4wLodcO6Ds+mSImebPb8VAbOJuhn7pe2RBzdZFHcPvNrAINfsd6YV+A
Ft/ieQgLgTpaDpcInW6NyuwuUQuSskUJdAlSeQDCgLm58lXkJOdZtHDqwBRVDYNAHGq8+DfYmBdj
EOVWmMLj7BKsUDQdNNITflhVmUD7xtWFq3xTGoB4VBiir+1MRtVVRq/Qco95pN1NhrghY439rraP
HUpgQ/og1zi1xcVQt3/r6Y/r8iLUdADTVQW3zzMqfL5VTXC+rPSjg5HqPGHLCVRMDPGlV6qbSnq8
L1A7CyhG1LuLJMNDvewe5m39L1cQum7V7SeKUSjkRP8BguGXn0cq4tKu6CjrGBh0fZ3iWQYx6LS3
90VBsWCjXcrczwK04OkfM9WMhJCvsx19vh1l57DkCcXJRN1CVnyRqn4EKkJhBQWCyl1AQYseCyD8
wKOW7aBULwRYusbqMftOHlHab5FK0LfBEipPv/ndpdK/1ywm3tBWDjk+mgbnUWcxfU2XzeRWxKpa
YqbSRPqiOo+yPboddp7wcqJmMO4xHCljXS7MspReZLd9c/35mWpx93xH6uLom0sbMM4B1xPslgD7
fmMCCft5eLnoG3n6tMXzgp6XSAgk1b9DAjyxG0D34gOquvBVo4wEjDp57hStOBsQnoVYqPObVc8q
gL42wephm+Hx2keJQyJJ8E9jv4v+KXTtq/sC/ptDfVJntpM5I2ZetusWvk/mI94PDTBeSbQBMdS1
ZBl1LZEmSaPNjsOXlyAk4n0MP+C+MFs8IQQLAH6yXDPwgRfoRxdTRWJMdzERcg4qyZBAQJy5xmE3
GzNp425LsyRIYalqKM2GoWBzw2f7lJeC2D3UAFMwcJ/RKTHvjxKWOZ3I7xKmQ/B60XNWRZkeZoxF
ttraINn8YfX8Mp5VnyrIrEK8uwPhlxZYxYHpLYx16hW7Lt3sBp6rT2ljzyiRmX0MAHWxKu8EM0jG
hL3ww+ZpyPJBh/HEgcaT2b1Q5uU3LZ422WHc05ggHCxQHWbEqBgDTOVG56O2TNSbl1V11150cGqf
8l9DXJf2vWDh+By/UeRal6/GkTQux2qrWq+uRQHEfxA4XvyJ8FQQzPjbJWh0Xdfhags/S9SX8man
ITYgOaQLeKXkpdr2KheuRpAxBOq6+rPELXe8TNXGU6T9a8vxcrTLigdE3BHiA5FZF235usLtNFWO
9XawphVRafcKeDfWx9iZoJgGA9l79TkgVZ59nfUTR9dmkeHRqKSztWeOHK69+c2b7mqyrEfFgvfd
sqksWq71KwAWyVGM9ESKGw8Wl49zzxzPWhlUkdIFb9/u96px5ufPAZvT1x51NOD0RJaK06C3ve+c
ypxlmvzHhueQM0tVXKNa+IXD7z2pwDFNLM2abpqAUkmXqWVQa75TsCgGwEMhgxDJqnXbGsPFBwsU
L3nSt3CLUqkOOif7H8Ig1xJjQYEYL2+3WQfeQs6Gme1O+0ruQO+PZcG1j6xU1hXj1mWeNsmFrpRD
GttOGkPGhqUk3W2VFZL7BOIDfI/B2s2ZsCGnR4ZwFqf+X87pI6CHCw3aQ0NOOQyBjF041ocIqPrW
ez8FZbtMDXTI9upFZTXcgR2HlglAaVy2Ukz1yw7UNoTSwRukTOT0y0CXPAwwHbjjhtjoHYgaGrWL
s8K93jSAaBuK3gj9cEh5amC7L7xojedbHsHhKrPOOPh2SzcHDCPrSXPTecPzBViO1AnfpUOHrUrs
ezP1k77QPGOxoymDQFjripqRgfdDI8hnVC2bo6iI1iMNdnBuQi7gbkW5aBOw2cgijE7jIS/1F1Cc
EpTl0r1i1l0X5PcKELAF50G/x6MxpWQJAh7Sj61rLpPa7paqyJTp4OY7GvFv2sUMndS2A8FEHKpf
OwPrhP3juwKtK+j1DP7MqMdesaD+rbOT5L3U+BPv+7FaSGxAfjYQOOXhBnxI6QLZ6Kc3HfWPT6Rb
nJ+iny45Qp0FUW9FvCBpXfPMd/q0e5YRvhY5csxCaBJ6zJFoZv/HrT84mtvdXNEz43RROmGMUgnA
oCio5sqK/lZOXVqfS9nJAnx7YC7F98/gAEPzNEvn3ukyA2RtJk9yGWvBSYn8ehUrGGceJGP6QWNa
eVgs7XxlWlz/luoThIrw8r57YFEyGKRyw6e3x3VFNNuyqK0qv5JpdKYqRSOjXnyF0UZU3XzSSOFN
kYk43E+vqbRlrZtQOsmqm7fdalYEK00kFgxNqFfLI1miDXoUg/7nqCM98Qp/YL2nvXFfemniUVb8
QhoYn0oAJsW+0NrKPSU6p0eLanh4+ewtzX0Smkb1Elyy9kC/MKxdfnplPWsPh/9xu1Dwh28Jh9xy
WPi3tA3sRVbT3ibJyxu8WQMTz23Hzb4+4PBwV5zvmreQDL0EMQ9LXLsC0D3qqSDTH58s7GJtJCp/
wKJjjT7RZZXYmbqt2DJb9tvLDgm69QZZfFtfhAsxJSpKjknywBCseMHifs6rsCxn4XZ77fph1kxx
IbA9J5YNg4YikzvQRhYm8g2Xh1bItA/Lc/rXYjqC5mK4QHCXw2v7nvYI9qqF0Rqf0+wZQ0Dr9FVC
1yQSoag+qSh50ti3FV+wmSd51f4CBzKKhmzoa008T0KZcKsYedMkClR5tq868bo1ggjZI+l/6692
FxUIy0swkf8DFUKhN/s3n+iFLNswTxYqhxGbsRxcy7gYX6MLtz59OR11nAAE6TtobdX+xWrYkuUo
G9ca26izgVPEG4Vzqi9+A8elCBVKYo59XpZE7G8V2aeuK1cnwi0WrpSSaQBWoOt8fLBvaS5WWsdi
kdfQO/U7x0+mZ825jL+FgZBBHUgGOBzicWJbyn7jL+33O4gGbkXzOJVHqDvdVaKdo4xB7xJ2YFbS
B88Ab3Py8vgLgEnSJg+nBR7/GQVhIR0OazAY8emK0ZKkZfuDf/iNERdwYPRrCAepIbyU7O18ABCT
Au4zmeL2jZloK16Wlze76ejiUKP92mIHjTIJlGOYDb/OhFh66UBlvw8X6iVxAEqwHOZWCHb/x4EQ
Sm0uKh1L3OtLp8WcPgo6QfBwiLkRYgVcV5asqty44iAFCZBSgYs+d2xU8jNXXwxAZf+vA2LX1XWG
XDW5w14rti9aMMF9Qh5Tt+h6PfT7vf20gfKmCDkepeFK29Wv/QKV5B7g1SMJ6HzAl8dui0EkuaNV
i/tqVKpmI+UteB3yKqOAVOiYy4VsTebIWzoyJysusEah/XFmHPIW0RL2G8JMvAEmOk+WZ1Y1iF8y
Xz5YUJgEJdpkXTLUttxoKa4DmjOMAlxM2yAxCCGPlVxLTXjWc79fX1wlYDWMbcCJIi6I0LSBsbxe
30Rb/ThX+oWijDM/JxmOUZHA+eX/wQ2KmjSosYVJEU7Ut77lQ80HbySN2v1SZRs1+6J1pVQyXlNk
Dm0ZisLyKEa9OnDE7kahv8UlcERcTYdVnaLqiIxvjlu/iQEwZ7wMC9ytnQLbXp0q8n1v8Ic5Ogfg
whqX/i/buec+HDJKfP3W1xANvqM+FyS4wi/0Yew2aHPFR4U5vfMl75pSMZFplrkfnoV7FPcDeChB
r2KnLNyRh9InR1jJ1mo+mXyTZpFIieUf0VsD2Oc0H/h2VjxR9NAXgiOnH+LrFZCPI32Nm0OKYBXG
9oxRKrS8gmWCdHVYqFF5VCndfdv1/0MRaXjK8U6lqSUQgLUzt+LpqXsqwCvyw4aVK30aFqNL65l6
IYibi1VGSBwIFm5r1fJCyep6yvAfKQwxhM429dRg+zdH6qditNvax674Z9CPkUHPEQ5E47i+8Kk0
tps5DOWgLM4rCVhPTMJTYgMxcGlDR0a1F4ZYta2XR02rLaUaX0alzGWWQs0fcSM6GZie6SMpfVXk
5E86n+EP2lep7Mm0kc+4cByiidss7N9OWjXKt5R95LmlRqDuYfyrYaqS3P46y6LiHp/8ATWAS8bB
LGcwIKBppLSpUh+EfdgGG+zTKmsbxx1BTe+TM0dPk3x7PiTLHgKAdlsV4mZCP+zXj47QINhM04OJ
f+mCTSdmUGTsssrHECEw59Nqe3zOEBISYD579+R6BCjc34ffUVpZUkRDJEa3DfecXvRluFRdtl6J
pXNjxJXie/wH8eatCJe6UEaXro8EaiZgHUpxwcENTXS+oeHLx20SPoGNa9kEqB23S2583aSAcwKD
CN31PMQCcZXCWsdEu+6oMoRe6tZJwhn6lCCuASpskGP/SHizq0I1pZK+ogpuX0V3gxQOrBE7OGhp
D3ugTxW1Cnj2FKygy+fSqyTtNx6jB4UOHw/g+S6+kiDOmJCksgn2PmlqLC3k7gqk3mX/MbbJkMDd
ZFluRHHNnrFrS1+sO61DnvKtSsvDX6rQ77R0EWrKzKC0flazBmhPjRYgB5zaRf6thbK4iiaqRHVE
EXjp4eyVEEAQAj05pOYDRRSBixxfV/zSKMkXS/JwEdnzX0sLiokOQ/e9D4bMVHqF0LT1vKCvXA7m
N6dAJV6zE8mmAvYmVZzzojI55Uu75ZwpdBCtgI+Rqowb3s0t/2gy0lETK4U7J43WTp1m643ejE4k
TgOjfzVEllnfhaUPCXw633HP3uWwjz4wDE+2eVKa7o9SXiG5dr2+jubgDBqICgrSYz2L26IZdtks
RM6Lxu3uO5TdsZ3jIeAUrPZE8iElxAh9yMrVdE2vO9T/VwZV1d20ioGGuXRKmramdMFNqmthELHR
6/8mzYVxUGPjyqX3gJfcYyZTCRCq2/VJkrVq6Fl7vRyNSL/QMDfY1oKtpFtO0cYTxo73A0LxJyj4
EuzXsy7DXIjpzp4854StpQ/fP+HhKWYIR96aJXjCg/AMKZf5/2ZkMQC4cfWw2MmoNlxbhczfgUMN
X/PfLQqRJ8nBxhhRAUcrb0kHM2I4qbe6srIip5+l2T340Ca+nwLXGph/c3vOPjaR4zvZ07tdMlBA
5+CGXOmV2s2XPec4chsxpH1tpAmt/vboOmUGzaY45SdZoKns/NbtOBZLEesnd7/DaetL1nqwY0dq
UAAFc5eUDr6wQi5zda1dJCT0vEyUdC77ZfVdvvCmrJdHoGW3BMwn+VSb9LMFrVogqp9Mr3FQFwTp
gLurfAYGU0p37SyXa96unxgnlczmNj15AjMLqPqKgMxSuWo3RpClpZytIBdtauwPs3PPlW0zmFac
S92pLoPf/QTXxObG9nCIPDqmPfTCc0qpJ2cGgyrASGj1pI6I82u/qzj9GcwXTi3A4E3Ssmx8oTMw
9+Bo8WQWi4NurSOlFrB3gk58OklqzczNg3l/8Qq4704nElf7FFgLv4xIUX0BNmNDVtzbn6qLsm1n
SL57Vx3xOXq4xt+UsUlo/zvlHSSp6SRW/BSs37YU3DnIK5epPcsGfspmGZmKATtbi+mwRfQP8qh2
Ze0mcsMVET6FCoCdqIs+45+gG6h//FQi4bzwRTvSQNgO8VIGA3ckIaAzx50hlZyrHO94ZoCw3oFc
sKRtFHqeDP8eYzZR5QHSoaDTQc0WnNdkjKAdHWtMF9S4uiTBX3dEyA5y01DvDJfU42tax8Jrkw2Q
OGb7PolofL7wx0tt/4dTQgxs8pUZ2VIOqwL1ePoVEPOKBpMVkpiAZnz8Lhj0dFnVtvwaSPoWWUw0
eE9gTAHfGtfW7nJpGwJtY/5ylr+QqfJpcRlQdqAnWS8Y0mc3CISJCPIM9LgVrEbrOGUwyp8ZG3xo
nQEt8+NJLlIvFW13H2APVQ88iad3VR7cYDxz0LidvSxHWMqGPRefkPO+2Lj7ZStqBrOsL1Zfc5mv
VyCZWmtet1WOOxbdbK3ZvGmR2vlr8Eq+/Pf12bT33XSy8aIOWF2tXf/FUY05+Hn7833HYDglZBG8
QfhbSV6c+o1K0PUtG0J3bQ1NoWzqHzqxy4ieLJmkGBKSxGmlh44UgPzQLcePAR9kA5XFX/w8gYW2
SI+ZYcf1B5pgXH/T4xP7cJQDyDsB0F5DZpJq3Azq3pEkbAwm4QyBrm5bGseuIPfsg3zx9HQbQ48B
NEHVp1sd/ltiVAKGb37DSKqXcGL2Af0e3Kx9ZIluyOr9Ufu0F4RRNvrpOrzQ7uemurDaODb+zahy
Spu5TQTv3eEHoV3qGxjjeGdqMm8zwzMpFm55rYeEYNdp5eT9Sb62cXEbm3Ivl8JL6wbSQnLn6YTY
mBCkMsIgitOx2fDaQu4ClvKNgcazWV3j6aN1AfNd/EAUuhhQo3aGd4YgodcqDCWRlWtBwxfXP38c
lX3yync5OgvQ1J+M6gqP3MBWrz3mLa9toTmDWKyK3v8hL5Hm/oyO+VLW7iqNw8nfCyAEsGbLMR4c
JTDYxv37wSQsFprb4p2yX5R2mm8ctRl2EG4b1/JYRwnWewQ5OgjGQhBt+YhuMaug5gmmpO07rFtG
n4Ih6Z/DhnZ+xxzhZKL9fykZHiCkm/z1mQvcE39MyNPxutB4k+3Ne8aIoB7tzQ0kHcfBEsEdAFhZ
6XY6K5e/Bt1oGAv+Wd0n2zNPHMwPd/GOHzr3GXp0oFA81RCBZGFEUD0dMSIRtx6W6MEvSusuCRzC
Mg1Axi9wjpgd5VzCKc+Yr2WjX+/8ZfXHD11S/9kYE/zT0Xp44uUcgq/HUTSipuVq18WI+KpTA7AZ
bL6Tcbh2hpZKsRj7T/P6KGqxlVVLSkMjkHKkfZa6bb8OWULK5NmCv/uBe+aKcRNhrWJMDCag7nWJ
kqgIRn4p3vXRKGD1qLYglngLHsd19zXOVLkG787sLjDgqfgdP2zavuBi0FCZoQB7bbNz2MoitImx
DCiDR2YkZuoYKK1kdoVQCfOun8n4YNzV4gtbXqoZUmg9ftq4swxuLeA3XqKSzz5r3O9MSs9UOhnn
qhinkmEKJkJLZTEZv3hJ06pdNTSdUe7+CxuUWX/bylf/bcxFfc4QcBPlrpAc7EzZ0CSYAGzYrqfG
6kERFdMtkczY6XTYh1f8YbPAXtqUzW4mSmWfYwg1FC6/pH4ScacOFgX+cKpvGFvk+aPigH9wRN4N
P2o+R+PkfDsnH5bcSDzn+7TRXzEOCAWTCfYDaRDpGeSg5C8ggxPt+s/JMhlMtCuaLmPO7IcdEcXq
OuR1LKd6eN9VDEJd7kIrXu2iV3ZHfyMjFBM6lgYViehfU1iK4ijo921Ae0Rn4jyD4JGPoDnsJU9a
EMoQq50ffQqz2pW4HKTW+/H1biBgWLj9c7uvHziLlMFNJvsw/bcahvqoNKquI/q9euziwWnXbCGD
apVhT/Dw4zAQcpES0fMoptx9P0AmA5eULqW0S8bLhfw7phLeY02Vh/6gLHYrk7/UPjtVsTAvS8Lj
30ZgKiFPqNP8JxeeJjy1EUYKuqgsIOFt3ikhLmWLogEKGtWuWzwHWBo6/9ccUtxnPOBoJ9GV+qeh
ZhJVrQzfHukxCBQIvwm9suA037S6r34t21PrSBQJYEwnkE42OGyh9J4n5r48AdNu9wUFmRogU9y5
/OQaxnkR0CCezshgADRzOG0JIY8DTF/MrbS5Mjnh2lRs7wGD3COEOydOcMHHPVJB1JGOqPrBOLRv
7fSVm+ZN/sKCzO3tH2tpuID2boyTSn6VqVEJV/hL2A/efJ21z0oEQrQFaBl1cZEqW5hfdTmLG3G5
7NCm7s6kbxZ8Szm/Y8CkJ3YjI+X8St60sdfFlX8QZ6IaUL43g1dl3eeXbGr+K75Rur0k6t9FP/co
mQkQHS1+ItBeWf/Im7MyN5pXQ8kcOFy4SO7qQgkNLa5jO9NOWWmJfWMu0vbTFP51UHBDyV3ikJ38
Ui1TJVp14IMup2wgfTntmhWK+4XoKbywhGE+Q6Kt/tyLKhsbnvQCNFAcU+hs2RMfkAZvnAWOJ1+J
2PdE946sOzWebKlc5W7gtnDzaX8sQlRY8oE9SSxAANxrBauxl3YNoK9hCDJwlKPSOcEZGpEKEVNb
z89yuRZphc/7WmxpaSpj2xDc1VV3+BLRS9u7ncTh2wtEgvRqzE3xhv95VnHyUxLCGsVU5YPvjoLd
IztSWFCVs42yAxUt/4jvtJ4PceB/3HzbPJLu/lUW/7edtzcXRr5CKP+AXlaWWPa3gYOAlM22HiJb
i+tE4HNToy0g1JAnbpdG0YIUY8df5361yw/jNVAlXb669V4mJmqimL1Lkaurn3Y8CEjNMQNZgoZ4
8IQsBgrAkGxwWzSdqiia6a8c1hyuct2gQpqKMVLXc+f3Vc0kkPp4c+o84HXjGIrx3GzhcTv3PhVD
qo6njMhf1Zk6nSKSWEz3bOq03Tbiv1uE+i9YcDAIQ35t+M8dYgebUQMSmmHfchU09lP6ORgXs19P
pylZdPCU9IC9Dy+qABO0xkTa9ElibyahlLXRURPAuQ2T1nHjGpSbOBULmbOw+1widpJGLw9krAhs
At+e0wIdbe9sewDwt0UfyBTybzAz+hG/e0djAd1svF5ChVnjzABpe6mYT0o3PI9lrKjiWLP6TcUL
HWoa6YPTmkmniw7ANGkusdmWR+MYB0ua0bfNnsIrJrTEzUeNaQdMpHlQ5ZRfq94/zijVQsZxxHdJ
/zUSCp74kypnsjNMNydpnSAf0xpHZp2MmIQ+JsV47fXTxqB8vpzZ8pT9gJr2C3aCx0tl0BEzPdPu
sdiQR9rGGzukdzTvy1XijngGnNYzHEGvSzE10Nzh+rQS1XkH9jxk75C+8gBbNtNEUWiyRme1N1Qa
IKs/KDDZygwMKH1NNI6/EG8uNHiZcAXk+kb2b7oMnsYnKSd60wu0YPYxeGZm2xdhbQrkDvoOxWvL
ekpYHCIQBepLgMeD4eZoS9BoKExQ3lMBF3nM46NMtftRxUx3tdcjqvm8BFFJvXrydSJRYxtEIR/F
DMduOF+z22LsEk5hPSMv4aSc8vwy+qT7/VUWryi0ps4FTTxcp2+UoTyYsLfOE/O/WJqxvRpzUutp
T/h0dM/g4g+Fzs9ox5nE9qS5XxnyHDv996mXvl4JzsW3lJLzxcXc2pRB2GU/iNYCRejGpXgUe95Y
/TxacHreZZ+r34MSDNb7m0ZHGFmrOzVLSeJ3Q6Oc+E/QrPTOxAb6ylE3rTGHqRJfDZUxZa2zg63E
ulWU2oMOzfKy3s5pGtBOCGkLgZpG2nC7qTrWK5yObSrN2l4tdjcU0S6p6lm96BNPm/5H0P8scj61
hXYCwxuW8X5g7qyJQIXhCK8yQvBF0MVmkH+EH95bpvD4AJeNN9DMmgIdhTi358gt5wpvBLZWvEKi
RFzompXk6BUXOC3as2yrr7c3W4R0U77sIRoGJvmCMPCHkkkkj5CGmuiIRKVkuktUTS/qWW7VBL9/
9gJIP4pV6dcM7oyYWdsrQUZEx8upbq0Lpdg1bUacndI7HyoPMWODw2xip6jcq4mkXyRhpV7uEmxe
8ez8RGmKEoRjXa52HfjhrG/Gp53eRF/+9JBamjBU+kuMZA5dKUT0jlJjPjNJC+AtA1v6aS8Qiiti
Uy4lLz+6JcvxYE1meFt+F6mcD5wARsTLZznkvleZEgmmnCJFnNIa0CqGLqdjCYRh46f4qiAC2ool
bCXMtS/iEoF+aLaww5SO8tRWl2GjU3QcSzi4rqAnlB++kEHzzIvbaXU3M+b6bR6it4j/X5YICrkq
6tcunljHtE6boz7NgUlVYTd5YFEMnIFdnhJceHR+H/W34LG1TNEpQZxlwOrvYa/50bg8xz3frXk2
eguAUduKa4JpxJ/HAqnKPtlWBEIfMJR5rSUF6UWy//4tHCSB2AlRE6ts8LJPd4jJkFpRfUydn4f7
PKzKihalcktd36piGNvG0AFq5nvU4h6+IVxRpny/mFw9BomKDrUob6KLqlhlm+RbHeGKXjLbsf0K
80KDWhqwo8IQPs2TkBjTj3+kt6FJ1yTV1V787CBlAgtiKnhfSe7pdFNgOLdnJ4J8uh8VnRL7U3C9
Aqz5wGuGPvRZCGvxfp0LWa+IXYwvTYSjHnM6/KWxLpOs41fIkb+WYNNpH2lcyRjusnmSmJpuKQda
USgpVOJYtIGz5vRISuoN7+toclQXwG3BexCPNLpOmeyM1oFg7cjxvOsId7gOZXcIzkpAO6M7zh/Y
aFgkgLguvkEBff+371evi3joQUHDIjJFTXjdcRwaIirENEtTFluGA5cbYXW7illvUyJUkSwYYz7T
2Egm5LTIfhomSIq/unW/lZTFHA4iNHeOmW/vIMUt9AnmI1DN3dM1U2g00s8Pry/S9PWnGpWGPlwB
miVn3sAdAkYQt7SoBw5dvbmyiqIFqJIjktk9a5Oko+OTGMB+tIC1b5kL5SFJdTU5kgi/vo64eOMB
TqmIBFrdMnZFSuotfGnNdDyIpVzOMyohynZdw4c6d1PvxxypBVv9X3ESwDkXjzokO7iebJMDoxAh
GCpsHQVXzhbz0o+ro8KLCYMRPS17LeokEySET2CaTvH8f8SN459tcvgkiJNVuyA+eHCUCYNT5u87
55Y37E5ri2PmtBotQkgSurIrl6LKRwwJKWjaGWoFYMWkPK3sSP+g1NslEGZ+gKyaV+6d8+ydJiuX
nBcMGFl+kzJ2m4LCAAEkQg9aRtn2cBDAGwqH3tDFSAHlYPp3W4frHuxyr2CDmlXCvHkdMobtLcL8
RANI0YtoSOPKBgFQ8wrvxfFyBn3LFSeHY8eUXty6cKNSDgBpfA4MQp6KXA+7vmLtI0FHYiz4Jmgk
ORoQygE6ACmwk7fBK0WHXL/RRQZsFqV2QB68KDy4+5bB2sR27a38mguBc+Y9VkTibRRkXXm+A9v3
NpzPOKetaMPqGvmzQ3fnR24V5ZMGoa+i7AXiCk/fxWpzI1dzlJII70qFTNJMXSWrKMKBFCzaNRZv
Kbh7ZIYN+W3Z6W+Zs2r7D/WvvQMkEmCQfQ5lOqVktS5nwTU1Ot2WWp4teshV/xm7V/n8Db276loc
PoBK6xObJ7RG9aSzohGhAWLZmbukDsZ/EuuQ1QLqXL4d7Q2rT3qOEFqZenKHvSO0EraZMaGu8eL/
4MLM7GGYkchxG+EBo026yEZrQ/G0Gx2BvH54P/Vw2dw4oqA6+LRx4xltEVDn2m/oZIfWQPpgkpMZ
DzFMgvvHCedR9L0klfuHRYX163QGJD4EzjIGch2J7PCrL1AccFmBiC4wqF2YiAg3bErLOPP+vybR
hcDejtYVzgeaWFevRWBF7+ZnrNzwHpLiB9lq3IP+I1oMpTpHN7qNJvWZ/pk8NwdVfUDvlBCj65oK
6XVWHGc+sUZEJCVy8UIV9PQWvVC2i4//T1V8V/9r3g+ZbU+nU2UxcEDgWSGRF50A+01EiiEAoQSH
CH1DTRFTgd5VB3uywF1/FCODeUQ+G7PwDixUTvnk/tyhzdtrG8Lc4q8HUndEpYVAwfH8B3HGffmC
mKj1oYTVnQZW2UVIsY7JSxcOluGqFk/Yx4JSugastyVI4T/up4ykMAnMR74O4IBt9JxxrQCRdGjX
8I2VDlxi1mNxYhqji42ooiMhEWwqBFduJ0KWY9NGhoX7aF9tJ+wT5ZpR2+5oWGvxxnqthwgU0FSU
a45SBP+TZJCYpUe5Z5XBzm9vGkcXqVZSD6PA+/bgoN5HaabYrMc/zoS9Wg6g8ZIPDYlFtvwPbC+v
h7DxzZ0gUtTrBTZrFeVBGpR4bMSz6t9IWBBgf+swvR4sVBRzrnXyPZfLzWXsmFQEShuVA7f1TFmb
TfNgMCRRlw1X/z5YNUGlkwHnA7WjbIQmxUM3nqMXf5wj8hCGcHAgvjz0lAZwvlhBSGEq4LxrfMnL
NNf8T9o6xWtTL371AvUxpFCemz7denj41AToYl+KR1Fko0umBJh6dz+NjkbEfzrxPzwg76y2FRL6
2POUZtkuMXAmCNA6GFQ7LQ5SvK4FcvAwiod1F3Ii9SXzTOIdE9glMT82AXSxnvT8PDXatWnfjiQU
kY8oatoNVNJPU/Z0dmdhIP8nnyqdlSYsqMS7b0UIFHZVqN/j+9Fb8cvnRSpeA3Ti5KATBgS2eZ+Q
YAfHjaQ6t4gDL1nSIukJZgs4ewi5bQofycRefZYDvJh/T6D3kNQ3yurXZqVa7+oB04Hm9GlOcgLw
fSREv39rJnqGxrNWCWjpHaFhpMB8A/NhaeSsb61Kv9idL7qDMpL15Rrf0iCr5dOswJVoUf1XeKIb
0Sy7PX5ltEDURdRpidzBY+ETQ1FhS1+i28sfNJisNy66G1lyEGKKj8u1+Yzy0+shmYgSjKdeodzv
j5s0BPxVXsWrqgFgsFODP0PH09e9z1KzQTDGNiK8Ql1GNyCn1CIR+v/BBTagD45cxQSgbewmFPaS
6/fB0tPbGTHlL0L2HPty8jz3HXnuha51FOUKhJFJFwqGltEfeDv1X4q5LcRHlXR9G2/WMzaCDTxD
Y/w8beglZP6KrtYVbN+vlg6jh+MvyK1UY1ZdoAR/xLBX70tmmn6e1cyUwjSzIbqulxpmd84wZlAx
7Pabc7KrXU9Bic6qlxOClODh1+VsbrPa5jWnzeN9Yy/QqY/n44so/jdDZkwjxf2mhWNq6anQnTBa
gyTzGTkOdIveQQBGpoqabbR9q4eVJXC8Oa8zbqx5h5f2Nidyh4UZWwc58MRJql2mvEYjjC4YFjcI
XYowDpnxzjHjUk4GMqy4aPaFHpBwdMlazCQ+VY1ATwKfH+Yzobgh2VT4dz5AlBuFfAcsq+d2BTid
LKFU7ye6GEa1tUCp+W0ApwtcUtwIYwZSS08NdGiGARL+Gi/tRgO7R4v0UdcPPDxpHvn2KjOreHZW
3dr20lyzoAbZifUc+5lVdQiKr7cMm/qzj+PmSQvDjjVfjZqkdzxuJuOnk46xSvxxB4fxY46q0xI4
7j4/5SjgN4vIfyNLieC1jIHj6LoTR4rmAHIN1Ei27dY6RJXjm+ogw5WhM23nG0bfXkzj6ayAqi4L
vV/pBPH0sLrJcvgkQEfAV/aKC+GDti4CcwjMHBepuCe+8jR1qcC/LZdc34wkyEAvibKr8sz+Mpoz
n5vn0HUKPAxhaGgm84SskVNS59/+qpnkStVEpRw91/XjDfrNjb6R7Eu9i5HO5CzmTgktsyczEsQR
3k56Sh5dqeFpCyvc02tKElGKGMfH7aApN/8D22Wck/UUs+p3JwxbysML3dmpyPPedbKo930ooSpX
FzEnBlucm+zwp+C6j30v8ClXKFQB5DpFIlxjm7MK3thEITtKAjxLW5Wo2Kwkzj2nJO+bqUUpVJtq
7ACHPj6kOW5iJYU67QBKpb7MSyOH5sHYR+SkQznEIoX1nmRJPOyi3AaOo+SrYEtuYviUt9Vzbnyj
INDMcYaRStAnzZkcTmoTSz+r2KUpb/t8c/zWLdkzhR7nf08jxByJcplN7TVHuCTpcfy7s6ITEx98
/jvfwKLBwlFM/cYVcyS4LPtJnVk3GUjDB4ucO5F9J7eyUL/VyLO5bGlXnc6yZD2HZ3mLHavpIMVm
5BMz8ausS0LAhqveA3rVcnbPRRUijDO5y0kf8AGdWC6luXGN4dINbjKfRHD9zUHcK8ercn5z4+KT
g06jnJBrZ0f5l6DtrPYZ/KNY0OxqF6BatiRFRBv/g9mafQAfm6WA9pJOb6bgQi+9WD7J6sS0oIOY
N6agu+cGxOy9UfbXWLkbGKHelPK4moYHvQABmvNtVkPa/ZpURikDpfSTfSIdrnzfs1qcX8Bn/xRV
jqVYQEkrGs2PyHRUay5aUE0AmUNyJSEg+IpzjukZF+QeL/3MIJOvfjIWBxIoN/pL31TrPRHuMzVX
kD2xp88Snv4t1DhyyFmwutLvSC4KgiOmmcrnpugJ0Sq236NZx0LQ2ZnXYO260MOaUmY3Eqxddwne
g/GQfIgdcRUCXZcKQ0+B/MleyP7tmDPmVF8ECXTbtNlaxrwxJlJ81QRFA830ozhhDYjAOTaqr9+u
YEVDy61/xaoGmn3uGW2YmoBHJkTS1pWzltsprS8V+ye0rSWd68KMRsVxwW+plxw85iI2ZZ4QS8gG
vIOvxWEjfrNHnkD0u7jLRJMfd8MdjkHe0ps0qQW5cce6pqqZl4aml8lStarcSk2Vm461CzWjM5lG
mbipfN6kIpkozvHfVC3odrbKLNgXCiWpTRcvIDYNZzLIVeEbG/LrpNobsxba2J9dvVwyVv8osK8f
p6Ia/i8g7vrYPkLI8+0OFf6wgbDxlZbNx5Mi2nRDBNhTzytgrNIIzAhTwJ/2Aayw3M8aGB7NO/8z
P3Wy71J22HtFGZ4nFTtFpeTxRP/1RylxVqpJviwL06TgI/vXUW0Tjf7+xRM5N9GrK89KTu2uhtl4
sJxWEhAT3dPl6Lg4Gbjp0uYFTj7Q+vatNZ3fSG+657BzyDijVS8KhGkzq9BeJChyggKcVJ8H/Des
UvRP2IJ2A9Vgu3XFffF6FwpWmiOSCpfpBc9oYRzS3mb16eUDxVCv7KD51/wHTDRNuTp/KsNELvuN
bDJpGB1Io5rJ1LkY/83ybktcSyEiSJAuhCQ+3aPOQ48wiIRhbUA1XY6p+lzED1IQPkaInQuftgQR
SQLfK9+WIopMGOPqCHe3um7v+38bxJWlAEGO+k16s9VOmFcJ4YyTSPeOvV4sRJTtkOR9EbNoxKjG
q+WZK0KS0tIwtxzw9kQFTR2Ge3uvxl2GJKiMPZcTWr2w7DvyQZRajDTgRZZNzbrpEqteUcTf9SKD
agt3DrDYnZXYBIDPFd55JIChFRt248f8xPmBpvPpTMno1UErLlp8xt/JR2m2gU7kIsudm47Y1YCj
v/m7S1MOQzdkf/JiZRhb+sljoVVO7w0oCHqOlj0W2vbuOmDzMDhn2vRwsCbBakwMrtFFdIGVz4Zc
uaV2CCtaLVOWEvct0yRRHZymQ5Rew+D7JF/YsftjjjjbeXieUjZ06ZA1eP000mXDMjOHlM8rPQBI
F7ZTSCFabwnc3fij1MkvwgO8P3zQjrS4C/Ex5ldZu3N7KbWagHEFehsCg6f++L1LhCp80aG3lbVc
jS80mceSnJzje2cEv9p5hWhoDKaRjAj3DgJwzWp7fPZu8rqippbnJiL6qf3UiVFc2/CpuixpSKDz
lUw/WMLZhJU8GHxSfti2n2oAJX56KxZzNtKdsnJ0BBRd26M9hUrE3JzZTgNVb9k6CzcISOaxzuRy
AsQSjS/Bjp9Ul7/n0L5SsMwk9XJrJdcGfss6EXyVwZp2yGVEAKzIjGC4Qi8hVEHJI2gXs9p5AV8D
n4leBm0iJXsxEslfMyHJZvg5jsBKYExFab4TIHE4QOpAxADZasCruRVeaLlIgyDVx7NZlJ2EaFie
1h0d5Kdo2yJrJYWCdy9/2R8ouuCFAJ79bYFkAU98bOlHNvzursyz6ryd4ryy4Qa6FWxpJTZgmGew
9x2hL3Qan6okYI0QODLD8SemJA4hqQHdExHA2Ewleftz52TbGv9fI8inElaZsNmeh7/V/+D/Go++
mDR8BwMBZHOh2FFmSKGsd6loM3HV8vGE9ot6yiY2M4kz5oyy20zTee+xl99lQDHOjTWOi9gGG7BF
ul8xtM4xJFiaTPrp2/9LA+P9EQ3ikKwHI99701TZvYHDI/H4wbaro7vKiuBK9Bdol27Vm2RQkE3D
EjY2z3+NPYw8IWp7fjcliAJ6xrM6nWp9rWh/i60tS8bafjpoBigSFrgYzMOoFBqAFxEU0sEqnb0w
Aut5VpDo6KSEOyWdC1JZQYJ+ZqTuPl85Phnn3+s7GpHOxthAlt16ae2BvtEUHemKsnBG5jbGWjPs
9RsKaK52vFr5ZLPjhi/tpQ6FXJrcgt7PjHGFt2EvXVR5deWlpdSUjRmp0r9AXao+LMgZl9EplPFT
hwxmGVWzjtQkK171i87jfjqSjqtiA4lZRAEZLrTXt+Bvjg1Bd9rcWMzfu2PGLvPfcFc81KC3Qq0Q
40cJ8JyALJNwO5T41kMHV82CpPV6xNQ5fZCP4a6fcKk/Mq/sDTJhnwXjf8BYpZp1Q3nWnk5H+3n+
G22n67Tvz2NGKjbWfnN0l//CwXXiyStjEG+y4Qzt94aDocEuJSFS16nJXfrx06Dngq9fzKJTm/sU
kfH11gvomoINXqMFfLg1w+CFvyYxS/b5ZzwCHva1PEYYkGE/8ZN/HB3w01kKgXGkk5WiVzi/gPhB
cyT1ZAvh7MDOwVqJxJDbXYeSOwF8DS1mbcosru/Ik1oKkTSsCDLvjHPprDFFo1ZUgNPKlYwqSX5d
mytnyY0GDGQ/+zMq7LLrPXG3TRBw6X7la1U8J0JruFcxXWrniqkrnfepq0F5vkd9ytU2LhGAMwpS
aG97mGiT9q2+5OLVgsrI5s8pRIGSuru0VTdE3O8kTlPrZfrFgEVX7DhKngfNjKcm/2HJPSPmbHzy
UIEhNXkOsZsyaNRNcXOQW60xab2t+QjvK7I3+dI3s5LPJ3ncSaKPfecYlQeEFq/xCB26rWbztixn
WRqy5LBLDsSWDaeXjjM3CkJF19UnnctIF2y22dHietQG07QuC+zW//u/oFNFzjpRusAiGl21xnGA
d2Q2yrCdCSpgjUTfoRPjvFmAgzJrEIjeqtbskxPocbZq8aSw3YVoDnhIBL3b+4l1w105jMtZ8r60
5ya6n097U/G3ujwZtj9AznBzofhXkTJ/fE1+ARpN9TLAeMOir3oNh/bQ08aXzVRyQLNHIAgu57hu
iQLg/H4VtR2ZmZ0o/HbLmf83FUROtWun2yc2Zi7J19sucFOLH0BiKzZAr8nz0bpoUJa4N4KN+/t9
kc7WoU2yJm0yBK8wav5hHHrSqcx1RYeEt25V5RqIJQM4+WkhTg1DrEg9lo/Xm8j7wPWOOWNK3qzc
1xfcUxGLonfd0L0hhA3dKl/3KwOYHrsuEL7OKTvTFrqVNduqqUNTnX8XwBrplIoiGsemCVOHqzky
T9a8WHC6bAfGkksLZ7j3SGv01rO14M1jQT8qXvPsiTXwrOYR5Jcn9VtpqBuVqqEw75Wp3k3Gld7R
sSFuOQi3PceDJsik8R8vmMLSQXu/qlzCOovpUsvmw39s3cs0yi4wvDV/GioFzBQxrTBUjO7DpCQP
BL6YTvlj0ehjH9yTgwQuieL3BkoQ6vOTrIcW5hBtO6NJvNzm3pK1qYvIb9PF6IIBU8PmaiglKWrz
EkFZX0o9HK2LVXwZRYrM6D38HyJM/y3OAA7KrAmXC5ghs1BpBxK9kxy7MmapVO0/VQhOrMXqroVy
RMLhSMoafIE2O5kC2kVq3WnFnZLVS2QJCZjuoCJTP2mXErZs/YzmznJlENMPT6jKLjIoCNPTcWNv
t2i0xEP7BUmz4X5A2KatamqYyv88YDR1J5oL1mGLwBWGEoC3ssICqptM9LXWGkvw7c7iDBDh4rUi
ONlElpMgp+c9rBu4dpkvkh8Mhqc/a6CJ3qOL5AGjnjNw0jAYiLTxW1MMlvnS7Tf4y6XG+n+XYTcJ
JwJSLsHtG9uMA0OjaX3BfuMVKr026V8cg+0QGR9OTbcxaux5MY37m0H72Slj+nmIXNm609rhPhkK
KRX9giiHY0JNeBHlwqr9WL3CgiHiQ9Uza6Pc7GjHeRI6J3ZRQQKaOtB7izsEfNY6pQRA8lLNWfJ9
sjLuu8nBsqcQBdDJO3+jc1ZIUhCSepB6q+E30Ax7ApMQ6Yq1Lbr/fIwSDXbskC1Ow9+Z4ea5y2lO
GYFDujJpICIzB/niqL5H7kcxcv48ko+/JZ1kRpRlruEqIBvhYNxZ31rEe0hm2M6IKUA1bCRE9W2M
LS6Jnut37B9MOuAaBJTDs73nNI6b7eC1mF2L8XlQ4pXxutnKjehWyedBlW+ahbOt/jdrauqxXrec
ojQREBbNFUzliKgfsIkYn8nLHGc86beJ+cniWVrq6vYPoZ0hA5icLlLzi0H/Sy41/DPZuNUiD2cu
0pP4z2faTiMN8Bryj+rQCfED81pLfKbzJEr9B37PDPN0/npJEdONzZdu3zBCJjgpPudw4oiiQJF4
7SxlG8TkdNDqQNbl3XWDWlB4cn/mp5OJRg6vZRnH06PSfgACADsosGuClB/sDocx8clnuqPLMg6c
pkHDRC5p0rqYx9PEUofyCvbW4qV+GP+44dPLpgzeNQoJye6b8HsY+5Ae1FyfXOKL9KLIbn2Pf0S5
g25S0MRElLFJB70nM0GT/ros/HtMJJ2mYf+St/73C2AqRX/bxF7wqSNb/N+qjXbFKa19JPMu576W
phIRK7EDq5DZ0Vx1gxWkrE3nxFwnnM+o/4JZaspSL4Ka2nxPA+5lYMviHIH1w2A/0D8yXsrj87K2
X3mz3RAh8fdZRGsl/vQ0cZR24lR8oi0cn6x0q3Zba6kq0iY/UuTG4X35avPIeUBY5vs+RehmYtCm
jT3VdZDAWQCU/EkWJLNxaZj//Rc+A+zKzTT63u6WGgB5WSIx2m5TBaFH3DQskM+vGxObElAnjK/n
JCXJtVabQb91YUPuIBTO/Hf7StxFsZZjhy/8FZhFi4/ftYTGX6mVYPuzt17uqgbk64ciBFxCnAMV
1sbyvH+Zl5JMtF9q0BXjSvb0YPWzivT4M4jxBweVNzjvueNHtwWZP5sWk27weYZvH9R5RTseTNfS
ADDIHRN1/AtRMdFsSQkKtdtu8j4ZlH8CywGcf9uee6CruH72rrH1du7od3YDWIPv68h7xgDksY/y
YKFGe+Qs0P+nFx81hQE2QHN9q75/WxMkw4RevroB/syhF8FkAeITewbWyoeIwy5BVVB2q8HEclHP
zeScCgZl5amrcQ6PPMW+x5/Zg43R+h96SZvudbmrdFOg0dWffJSuTfugwhDD4GetY2ZwdxHwZ4WI
Zw29R7jr5lHBV6MkapM72DbH/YAZ3SbgQNEdwpZlIqUDC+j579CrULcKoYZekay/D8VRvmb2KIZZ
J/ybgxKO8O8K9+yqfMGbGDfW88VA65aFrUdMyoxrqrSm2dayqGKqBjkQCBcQ3Y/VTRxNEaXxW2Lo
zDxVq6+4MVv82AWLV/3exIl7WelUh71q9ETutteYTJX4SflLIu3lry0v+PzeTiS7DUnY/N26O6Wr
Iyuz7rXwPfPO1l7gR/8Hh3iGcZs8EmMiY3WkG6tk404202y6ZEN+A84ZIzjmCua8GH9nkIXZMnfL
7xUaoIsLFuYOP/tgQqB80S85gcpF0pfGCVGT9fRi66j/xNVqaWmmMsyrj94JC4lQD7AtxLY3gSEP
eQZqTuUMSeXIPgGSif8D7t3ixyvlyOo7SLCBoXIN/AJ2H07Qca6Id9R5qrvogSk7bd3K63ZorCQr
F001bFwrfFHn36OQ4Fv85k3s1zW1hqYxiBeAY1V66j7mCCaMEeJR/0byAb/k6KcwMhhHrF45EBUJ
eatmlFs1WP7a8LMUhtkNhP/rRoI16Y8uS93nhPUjZw45/a7UwQY5KmgBCzjMmcRNxs+USXMZ1+xg
BUjdsx/FSIAsoqQybiAS8CtMWIl7+fNDqXMGGRBN1Y5ZYnyg68u1E5zCyLxz6P65iP30jBliHw81
zTfEnSi+//JplO13EW7DKItIDpCrSvRdhSmhxIfBRvh5JZ1jk7yb//fDL+lZ/wddHE1aFFDFzJse
BUIUwLPJ+nKZljYaM3rMZ64HijzvIai7opvrD5rDPcUPLhssJCSySHfiOdL3xjvwSzvqdUKDo/+h
eD97a/R+kz+OeM5JR7ugf0T23NPEpB2e0XCRv9sDNwYsrfaLCrwVtlv5uP+cmWaAJDAwXiNC1utN
CiZQ/dF7K9mqKGT2wvziSCkPrzYyW3GSKbfJb8iG2fCCqu8/D7HzR4NdfQi5KZsDu10FHDgvEzpV
LHwDPYscuKMz79ot3fsjf0R5RpJz+fLEE6Tcc6FRr72hoyej3xLSdxswdH+gc00JpohvWORs5Nx8
r9stm3t88vPQSuQkCOzlWU4VlWuEFIU8sAbKo0Y080hmC96En4PrTtw8XZ+Zqiv/VvSjyVSgKjiG
XdDFpKDr83ttiyOt6fhYaGW1ZLNB/ErQvY5OnD/FXuzwlSfWX3ZUu4aqubxbRFb8hd3AF81cxGLy
V5IIGieMuvRj2eroAeYi7EzkPnepA992fhAFpjs/mVmdDZQcEx1ICFsy62gkJSKpSqNkhR0Jt8Nn
skdGyGDIiX3Aj/glxOmIQqZrBXDqd+Bxbwi+KL9asrPEtlLzXzsxqi63HM6G9p35ZimuOOHXVl9d
y5VAa1VABznD6cRmmbqSVaRg+mlCORX8jJ9xWimyBeSYQx/IjNkOTmY+2PuIBsMQqsbhNv+rg1SB
e8Bthb1XP+o9fUbAdDk9CIgALfNKSdiThX8MuG48xXlFTqZDG87ZsqEcNw3yAw7zYo5Cf6a0dLWq
A2XrVxWYeOSnDfuzWn5aWO1TcPoJJLge5CV0Lr7e9b8n0lcKcScIf62j7IfbUuLH935C9PwT+AOX
ou4nYfCxLa0myeC8eCwc4G5E2Z+oZ8e0mnNQCYo2nBi5JEGmD43iB83XNKSoqcE/OiCZ9az9z5H7
wsQzrkdxU3BK/YhWccIhdqUozTWt2OX6vHvTH/9CmPqv+obt/2rZDF5TDONfdoAP6bK7EfnGwYkN
LycoQni3eERxWzrI4iNUxa5fP5rnHwZm9XkVPJDd7Pw5eUblhYG3TSnBwHTNhTvi1yU/hEbpw5m6
Zl7z88r/7LcG43dWf3Hl8sxGbKlopUzifws/IkQShK+F+mf3iWu52dxv3uF63HfqfY4QvK3W6+IN
3sY5TfufXl3XeHVf7n2a/XsH3ZSOHTX/qJwTJvI83Ik2cTkPX4yURjhbTg/0muyOgFxMmv95X30V
IV9NP0uvayUO+tJjU8L3Jyr2Bl/3iK9biN7acKrjOF5i+Hl3BmazsExEO/D42rWmDLIustUr/PXz
JJ0B72py0jRbPiOG6T+3FfoPgQ0rA3nfuHOx2ABmdIVWoZnYo46ZYrO4tCrAJhlo+sCwaSpEI6Ni
hrbnDOLlrQgcGg4ahpkhBiL5VTsuVqfmZWtUC2jrtYiBsM2Y5qw50cPo6Lx+O7Pws/SgwblLV6qz
xZPmy9h2kpmMrr/tLKRzDuGwwW8TUJy3h52/BuG97+ZikceJYAAWkNrN3hwzCff0MwbUsjyBOU0R
dQQ9Dxv86l6dXrwGF/3pGMW2prAL9E9GUl4UNYXgid9xJh8W26HpQbMf1g9dfFrPCH1M3P1L4Z+3
28RJDqmGH5gwieNt8C/Q22I/MsjaOgH1ohqNUEo0jExMZbdzvUiqtf0Hu1FU58KDvWBI+m+Yt+MX
rVwMU8Ezv1MXETrWoHO0wGK4TQ0AGuGkMqh5GPyHKkLqA+Zs38WJFpuY8fLi8+1zyntnB4CraYZ5
Eth+9imNWkU1G/9w5dW+sS9L4ScYYkKWsvZJ8rVtoDCa56nF26dN5DLWCoePlDTfsChoCzrMH0He
ktX2ez+5M0WC4yirxxhvQA40/7BZB3ddVDmBv4HygpwGrfT+Mxobi2QMWzCC+R0CVooADhfTcv9b
JQysc2KI+1vXN0yRAwEOYqgWs5w/H9hGBuvLu3wf1Zg/hKyqV6LsXE8pxWnFXcGlP73kj7abs/A9
8JiyecRE7k7st3T0A3vX9znCykMC58EzxgpZs8ws/AHQcQYTBM/rUJReB9In9ZBsBlVbafRjyPqj
k82nfuBUsO/+YpfaWPSAXRp34M/veK7Cd91iz7cvIcC5BZtQRQWqdnGYdD6hGBjkg/uFuIhqg39F
JBCe9+m8jjlPV2h45fADJKIyXd86asRFZ2sIL4Tthg55FsqBTIM7tykhGmasgymbvNes09tXvBep
D+tsLnoBwBs9ACvX53MNbtUXLVp3TfdwrYgNlNd99eqO850RSbxtkQYq75ImydOKbM9CbMiQdhzt
0l5+DrksXoz1KZZ4gP3kbSRW7GawXnViw3MzcAmdxxueZk1Wuo+m+qrdRzriyEtOJz5fThyBtz2t
NOpHV90lhlJpIlX3QfvfI4nGkgQRPOSkjteL+932+y4vImwUmdlrGFr6a1f039hsm8mwgrSwm3PP
loqO9itF2M+AZYtsYxCUhgWLDN3Wlng2KNdp3TX+OnLSBmR0fT83/LfKMLWTHhEIV7Ia6ewDBVsr
k4cq0lx6exuu5dOkVKJ5IPck76Qy5XT5Rs4NZZfPkWyEBPvzkh74esgS9cagWIexKGQ+m/ZduLr8
lyPshNPWMsFxtjztjro4OePMOuRmZgnLCtRyqS68fiiU3Ds133Dl0j7b9xjERzsE1n+kETLHR2/r
t5qeW+NKes5ZCMOAlAZf3oNDXc6lyCicyrUtVMiai//ySsgbbHvXFgV6AtPiVCiuNfdiD+kruG9B
yixwjCGd+EW6PxyUPdeMjljdsDBPQFSUWZx3bct5VQLB7cZNWC8AZpDN/IS43fJPQ+07w218hRop
8rZ7DY6YeGQ7m+1hp2pGw/eliMCigm+BLMi192Hg4GKwXuWyD3G66H/guCaiN5QH4m7zrv/HSqF4
uqL60cXXuE7VOkSdp3aBTV97J4QgxIc65I5Kasglc3ZzI3WFrKRHyQ+qJVQHt1Pw/EoGkdcfTN9A
n74MjGIt2Pt03C1YLxTt9+vmGvPwgXaJEVSCbVIzzIstQ5tq6lw8atALSn+57AxjzAlcN7g7W7G+
ypbsL1UnEtuw6xj9doDlwQCxoXslMH1dhIzODgPG0ib9rVedwtX/C6ziL2H047L5b2ZUGWtbHdGX
8j69niGmoIPkplc2gTGgrsC4kwt/qJc3Rqgy/6pOOzYhZWR4UAHwv/HJqm2nFaASmqANvKhCcMHW
T3RToZUqljuwxTBE0CiVurYXKEAjcY5hAT5GAT1C3Qj3NoRg9NpmmL7eVd4LOvyxdJEv1zH5UfMN
FGz3ETVgq12wOtFCaYTPHmrTJo2RNCFNMpIBwP3993ll6GiOo6/cBB44Zog+JDDSpOHz5NZ4WwOL
YKQ/H8wRbRMqoIDWf3vBXUkVuDVhqYS8ZTuFdebT9gJRyAuQxR2huCEF0Ld0CHq9KNa2sd9JY3R+
JM9EgYAiflEYzCZYsp+9gYvIti44LfxeJciI4YT16SwslYLrNU4AuGOhEKQpy1VDuOXYA8Dmk7Z0
e/Ym/zBJv4J3V72C2DS9OF2oSxX7zWgOSJ957iOLWbIah6p0swxb+EOdi2CDtubsweeYh0NEm3li
anUn3scAb80jiW2febmEwKF4aXVoFrHHGOxeuAtQ6h4VeH/PvCQiJMT7xjlrTZMYAsAxWOlbeM5+
XjlLec0aOaZd6GmIW0497xc5rzX9FG6YF+hBntKl0ACmIQWiK0rTxRkWMy+edqdgfIoh+h5fUCFg
7O39uGQvYR9/aCQWySIrVwRQK4jEvBgw9WatlFaY77+ahXtegZKq0OTpt1FkD1zXb9OlinvsaGOD
X6DJ2kY5apbiZ4hC4uZwfZIRl4WdEfnoD5Xi8yZrJF4lvT+p40ia/j2Cu6w0xdLcV9pQf0ZjcjpF
tj36RB5iRnwBWJWbLDt0NLf3VwGGStbTMEsPX4RvC2jdxuxJZzdCJMqPsL938b8qjoiqvsAvlBQ7
Oj7Lj+JSkcDueA9IrtytnqsIwUHHo15uZKIuL5d95vBVRYTYn4i8LDT5+WlYxRjhb/tvYxXLNnT4
djXZmtC6HuGtVkIptrWMzNWWkv9eVbPgkcGTIdaAjaqX1yiEgbdachf/LbMwhh4BnptnjG+PcvT3
iMXEFJFT77NtJEdYyptkxhlwT3LSBdnWqBe8XPJ/X+orzm5eunBxPVqa4mqFk0i30hiTRCi+d2lV
jNyaT6JkZAyB7de2vhD7SCSL2Wzbm9FHYuFtPSwCpAFwIHK2ATjorDOko6yI9RQFCNwtdltp1SGx
zFvJl7vHhI+xBWeh05VTPrkpJiVo7kOIrte+fc1Dsxtbq/RYvXMs5fKzabPlyfC9mU9H9pB0ju7l
hSJHG+KGN4MyXe3dSB/dsu6xbcc1S/+Wr9/EuxwYa4WTzzuzMNFnPXg422w5vzdzDYQ635WYgZPb
T8UzN3ODAEXH7Da7KC8dtl4Y268atYeoHCR/a0osrOj/CD5Zqk41ZiKQDZlzZsBXTmELrbIh2lol
ao8FJBKbV9j1VZhULTxQEEcijiC2n0qymQAb744SLKcDrl/fN4rP+SR0Yl7QtEFv9DPYIP3klx4S
RbetC9ZDK0gWFl1Wb/6sBFVn92k8Ym+aquXxduEK11CNZl5RLPxNBo4oacIOtU7CzZHKkj6fTUgZ
HvFH49NCI6EulP+eRMYNM6uwFtzllyGmWnsuSXjj4k3Pu1awqc0sie7M8ISo14lOkuGAib9dNNE4
96EYtx1lvbqLeN9qzQZCCOyPSYxXRGTQvER4pxxVL1mX8P4XorlGdmoHIrByDeCc/LrhL2Ab98Y6
BhzoyXXeD5Nkd/reOtKOflWaFRK8xuf/yOzXGffrEdwZQlxIpiMuaTykfgin6zFdjDMK0VfVwhw9
kftocxwzC2w3a1EVDmTaPnpm/BGDv6KA0wriB8M8WVlPD5JR3xWbFFOehVssfTxeW217q7tq5dHZ
54HmXsfF7VVIVl4oxMX2l5DITplAw7MWWgQrttglvlxUsmn4edYX0xTSFMqRTZXt0HBl18zd+MF1
RRrWvMeAMSDnOznMx48SDOuPb7D8bGYSnBq8TRO3sjXIifA9oCwgZ3gLkNl8U4fEEiRyuX785FLJ
zixKzpmLlDCPFWoJaFiDrrjBJm+UwRQeEVU/bE2eD2QLKtYTvfHsNdFPIzTjiHWlI6SKwkFfz8SI
2o968A00uHZ+fpdHqhaHs60N9Adbm3iXLKEqLBoTyeYo+r1tTy4yo94/j7huYdXQN4Ea25aaW8rf
wf0ZeFiwAEWIizZ6juM4Mo1WXjxRXto1F7W97QrHzJzrRirg1GBLllhWeG9AJOawbDv7CcSGzrkR
/w4QaGdYtX06cqboCT9gDQM7bC0yxmmtr8EKzQWs5Vy+c6hHti7AzUzd8TIDRb68LVbMQAS9Ebxb
6YRBBY+JP96LGxlcQVFPx8TKPG8454TUnf+BILBV6jfVOdT2AGT0IHt2p6LRlq0zqQtyAQGihLip
hM0srrDyIJ0dwd1h+cg6JCOAgVaTrqT3f52UbuFfQVrPK/9Minv5HGJC8EapFCzj1PErLWKuDOJN
rUjOR3yCa1IpZUv9lQPNR6quHIWpcGdt6/ndtL8Uc8cujIycqSqZfA4KLERz16ULWxW3pVNbgc9+
RZUl/7WBMWX4aw3kVh6dR2twnoKsfAl0xv17mNEEoPjAmBoaACFuWsanyQJxb4HOpM2ssWIbU8jI
mDFWSSbs1a9xEQbJFXOr7Yt44ZXyjjH4McuJhOiNxEgGuuQhbwf76Ay1iu5gxae2UIhyqxMHBxRW
nkPUE0/YH/u7og0bF14Ii/Dexd3ntuFrSTJj7JoG893SEtUKcz3CS1xldkqVc6VTGaKsPjv6j0t2
wRYCA8lnOYwJwQ7EhJUPwmAFvXfef9fPkkSHylt55FrVb2rnHPlHp7xdFZtcuDT+Y0ySL3PtrF5g
xq5A8pgaiJCLj5m6HF0upC2Fpv+rhpJEDSMLEvqhk41UNQZse4XM35h3mdnLqrtLOQVwq9fUZw2v
4nm5V2JutY3+so93KEMoOkrsNzGcptJn848vpAg6/4j7ffu5fVj/eQZ+ZoMffhrMwFi1nt/tBJKM
Qw7SMSgLx1tfDxIf2E5EJvg7rA8OGtLPQzXneRpbr80A2Cj5n6LVOIgvMBSc31b85P2+XHTREkYu
Eel+Y5nl4X8lwgZwvIvPfhFb6y4RBGO2DLEbhu2uy2VaUysBIxJIOVUth5aEHVTNZb1yXB4EIq8Z
BOBanRGtcYpxVLK+CKL7Pad4OtQ1Tfsarmq4MUZnOdYwZTSXThqNPay3M9xz2Z3DtqilE2T7tGlE
yhskxwVU/k7KxsTP6YPqm/g5Yjrmrcfc7eg32LIsXvr0f9gHJEh6YrWJ/loBZnQXxMwl51GxKuMv
yQMGqvF43yIJlrN7EiTa1WvtnamrmbianExktbuaCUBWHSuIuxoydYhOgjwoU/MyfV7pbjThSqjw
+vz/HrQM80U5o9QbXYhhdI/SPXwW0K6iX3eWfI4GD6td6r9BYI2uRffxQyv/9Sr8EuQ31/297opx
KxJ8sM1BEXgPBHBk1UvnbDOlFtJ3TXd1/XmLMd2mc7bB5N6Vorr+6e1cPdjXSwa7KaNtD/13X0iW
G1+FSsOdI59W2kUOujemnT/eKKqNAMT3V1encnC1RhtZlEjTkEEEtHG114Z8WM7vEV+VD3aKbC8C
MYWgOGhbv4vxudv5+i4K2+/xDlessQhidMGetmJjdegdtLK5q7M0yR6qpZ8Grv0nDaudp/wHmDCX
J6RxG9PmOzYSD3RLFJ81NFo7DS4qrquZr7IUmFt+2W2D0N9eRAu8iVJEABBoJVm0Un+QjWbyRJpb
wjJ+jGMYH6ojCKFdccQ3Dfylt2flHZKp9H2UqP0mDtl8JpG9wfZBNBOoSDR1zk48+4fQaJErfKNw
txogx6LiDFB7KZpsdksILANn2K4wkitJcrVVuOprZw050R1d+z8MK6pgyJozmhAtLpeeuukEEuCM
DK0EG2741dhvJqKTAtTZUckzGmPJdtbDwXny3FFau2lAcIdqlaVi1P21E1vjefh4BWlIi1WQUyDC
9m501gJ5BdbYsmfP3MUC9mMzxHDd1KYsEMoXBRDai2TyeVenfYqkUEZC68nuPhxUJQ809ooxQwYY
LCr1s2tlM9WVjtX49dkJLsu3+qH5xTROcsfwsWW2HHhBek6boLxCQGE6LZdGhm/6UZ5A7gQrp0oy
py9t6/EvgcJovNt5z3gAMiaZl3h+59sVosLB2Wlx5C8c+8+IKiq1baZvyUXFPwPupC0j40tHMmQi
u2empMod6nks0JMuceOUJfJ3PD4Cfx2zpK52s8uCBJ6A+A0K1FSv8U7HZYJjjSw/26+5JhbiK6tw
9DB+fuTnCb0tYQLOhoOak6VrBIfWO8khiWCN0biT3Gi6OomlbUpwyNtmeqke7yDM0BxkmpahneaH
jTovKgmpv2/9JKP0Cm6U7oQfqVAKdcQZuFVJugh7W8Mu/GcPEaUoX7ZZrT5hEzbLRRf5ijHDsHFo
Sl8OK/cY8+SaucyjtAxDT9a0xu/IRMoQCl3rbYel5ibjlhRyabti6EQeU61VPJ/lKSSzrG9qMKAp
LZ8lnKq7Tpu9tRssCun/fnSwMbJzLzKZ/y0bIbMxyXLeACcCO7gfHvQ/rbkAlSSscIPczL6vm9yA
lRcAwnX9mfEHeqYmOGDvBp8PPUxHrqghz/+uhv732hJHKfB2q5RF13r5JqsUoV4va0ZlgysGn+1E
IxH+1L2LOkba/O6gufon9a6NHpHkZoczeXY7Xktgp2YBj00pa2jGtdhnQ0nqSStsNxi08ih7/bpR
nDkFkvXpguWmKWDHhv5fuJ8SMb0JcQnvbJ00vs5z/dymdsSGUzgwXvES02B9S0QrsC26mxFunHap
B0DZJkHvCyeC5MZ5cZPm0bCOaZUiPnfz2li0VjpbDNFUQ0ae+nRBIGCzWUR1HPjHsqChhj3tTsyn
cmc8VxnqqHKe3Lr3JdSOGCoTQoPq46Uu+LrwBFV+uiFJ2rPL3XpBX7hzhuYasl0LdK1SrIsRoR3v
593S4zsi9nQFrxrXWF94xhweokkWZhInhZRY/XS2m+cHhDTVtqthKg1tSC5MFKXV6aLB0+ncLH2F
xwxNkHiDr9foCtAEYntu/QfMhSVV/ChaMOcnrheE+jHTHloar27cxU01IuIxVJatoIzftiAL/OY3
Ho2PlVMhK82q+kvESmcFfojw/rjsFnXopE9uD0cUSTMDesgkmx2uDzZKonxwH6mQzJ782EVaYaPm
ZltIjtb8Hz9DzO84GZ5LrppfjuAwK00N8YbHFKRNP5JvN5YjDRwSuzBKCpgWK09D40QUQv2JWrgG
5OOoRsc2jvPjEs5EEe41Rg+YrhwoR9u9c+ArAE3o+9M+r+QsqPs6X419P16jwA6LQ1ts+9AUbA5U
ojtEX/wz+cgk8q3HwcAudQcTrMA7Ems8sVcWHE/nN+0NtXDIKZHXW2OaGYkvsqpD4srX0AQgreIU
za+PqoUW8Dc9Mk5vNFTeMgPH6inFhtRf3iLoDfijSj4m/54aok7rU3X5liqoXXBtHSs2XEa3K4UZ
bRxATBsDKBhmwKnmsbRFY8f1WssFkl/QzAkTsyYommrClEFhqDYVr9kUK7+HVs0q/cJGW2vtWh9D
OMZ2KgkNGj8aYHzxHC0uypGKWecIOoIgc17uXMtuWhcKVfNsPxE9cBGQ1z1sZO5UPxGM1r5ux6OM
wHnjGuzH2P/NGQTW64DpgW0GmNpQeVA55girfPEFnIk8TYJ64p3wa6tlPxEqTwE+tpjIFP3WPuVW
+OysDFKYE4QUQSCNhGQXDCiqMQ54IivaVWOW4kFUGFZGnCxn20AaMGXk1vfl8QBqC0E1hURdSA2R
J9RJwOxDSOENTAnpopzbf0eHDKMXAg9/XndiahgN9WWAy0BeVpIRmO6lGsKiTfjqyolrcEiTVkIH
eM8MXFxk/4jk+244g+i0h2jIRBRYCe08+P3hkD1/mhrIJpUGmbM0xoAY5MCfbhbUejkCf/1RV0Zi
0kaJbySiSGS1z1x2aCvZrxiKwDP16gZzgw6nKEMhsfQZPY6gvyLtgzmUDPHSBZCnryDw/1493icl
CqsZS7aCzUG4up82WaATUnJ+KlQHnqPSXdBlaiTafHiuj7YRDng/59BaaJ3beab2P4bZg6aOGznM
uN5f+WCxGiWpzICAb39EX3tYACmxjq1lsqVXQ2waUHBpzN/ceemSVkIgjYbMjTiMxs6uSig3w81i
WCOGjRJA2mPC5BKB8K0aTL/LKDVjsH6UmZgAzyrq5WfDjwU9avOzDJkfRkKcJHi8bbz3ykieUGn3
CVNp9OTPtL9CH2osppTfxOLzJfuLpTtXY4H+kuSZkjDqzhNr6opJGLVmJXKnw372IZNdWQDJj9fr
/C0e1ffRKtAI4kCvFyMZj5Kh+8jQCDeAt8wPuWX7wC/6pc3WS6VXmOrnY0htrc65ITKxtXjWVAcN
tOc1W5NpubZg0HbxADiZ3qX8RWS6bbKi9MX0C2TN+tTJizWKWFRF5yG24hO4k+OZh5adIBXpDw8i
aeGUVvcYXGMqxRH03FTWfYsG+LrjM3FlGfiYhDkCZHbalCfKJlVmi9ibb9ACuEBy3lp8iTgAYVob
rQ5QwwgeLzQXhgniE3FYsfj/lcWcx9za3WEdJLMb0I5E3davusAwsyHX1DMq1cMEy1HQ7H00lKLq
EhasitfVxYLUdkO0Y6Wwxr12o+hR5RkB+IDJabqcootC2fhezZRHvKPR0+q8kFKE1EIAeCdQCb8l
as9tRxwfPcSht7EFMaitat4j0kW6DarmCAntkt/iZXGIIQFFBSDY36GB74HydFCkRzlkxutwfzux
Qbxmt9tgeMWYQa6qyP3szFYkkGKhiTA7JiBzf/ypqnbCBACEAaXmbVB3FVM/eH2aiugbllzp5sBf
7ZH/NobdK+JedpTBJEVccwgMrr3ZOx8ski7V+Iu/1VlBwLs7tjPPlb1eBq+4XCGyuOXVpVbYeNGB
hu1IzRS6BwvNdX9/ZIWXikdxMPYYoFRm2lJNSBpU42w5BJ7W+Uy3b4+rRJEAQAHLOXI0PuYwXW+z
KyxHhK+OG74heJlZFUYHrKDBgWq4frLwyrwHhU1JHYmFhYP/wUyTutJV5bB4c0DrqAcR1uySLeqP
woUEJHxeSUQHdFlxNHybJo+COp2LUKpcc14Q98jX6J27DqscOmxL06AuGRxyEDXAysvpPLoyymoR
AFXaXPgj+fxlXqPhnEqkszlhUpnp5w80W5JzK2/XUIYoCurP2nswcGGYfgMR66+G1JN0C0sAoFha
xYl1NeLLPgNxXPdVnvylOHegGnmyu2qm2qQV7U6z3OePipt7ID1SsxIRW2Ir6UDX2AQ1gxwcD5lm
f8UEPuuH82BfwT9R8xIYUrKDYpdPGEJVdBAn2uQeHtrI66rXcLMSXFdFNFZ20AQUP5wm3Y3i4fyD
2oeSKsWxCd3F4DLK9UyDWv60turXQncqLWCzCzI090nWRNhbjraTJzJgZbtUWMQFb6CrAhOFJ9ml
mGmfitLnnCjRcEcMtwZyOjdTqX90C9ms2ejow+8Rqh3ZyyzQxWZvXEYT0E0XJVJ4zWdPE3JY6kIb
71YVzb2iPgI10584UkUZQffAHzbL9lyziOj8fCWQenoeu65itNT8pVoOObs0zmh+6UCn4aS234rj
VK8Fd4D10qDJLs6mRkRLyVQgLMaAAg7A0A1OByYgo0vNqbzAsUjd79+7aawYhrlxJTDvLnTQhXEH
F+NLxP+n6Lt8hMjwwb62B9l3t91XYt8XbhpwU62JAGsxJYSLJFacJQif+dZXbHkN54IR1wAzzFbE
7FGIRfrGjif2xQN+f4hs4C9Ftu+8VGRjW8SsTk+xoOXxWxoJMZNKjYDhI9EkGEXKgwp1t33nC6km
jpA3ya3UKIhLAHnrwap3yrExNPyddysLajxEA/Ae/t4dcyaf8zWNqFCb45mnJxy6vEmscvbHPdQz
v0K8ZBn5dZlfzFvjwsg2EpVqEx3YFN+M/aDVNDR8m1+mE3faDSXNAPv3lagfUf3qJTOMCp/fVDnq
ZHAz0RshGZrdMMrgGhK7Rv+0VVEta7ROKAoGDIMy/7AmksqYkTY353MQijXDb0WQ1BsD4O1Gf1v5
PHfccYTufbC20w1qVaXYXyQjrIuIf0KCrGspk+cZn9BhJ+aPgToQ4sIjnsOKU/EKgxJmAI6vZvwh
jx9QzFsPEeDiJDnd2ZqyG2Z1YWw3nieF+B2CEBT1EETqHBHRU+lmcqpsgDPpXgOLwLGfMivHfsSw
IWWPK4e2flVb2i3STVr9zq8d7qu7QnxdEG0Nt26jwqvQsMEGgJjG1vNdgu/O87BhskKp+7vXTzBU
nC4t3T1u4Lts4ZT4Eh2+JJWUzlqaY/Og0fh6eKEndwB931+Nfdg5vxvsMavWu3NSia6sLUXmQS/q
u2g7rPok73EqFg50eQEgU1bG6jgnB5fbNIxkB5xsaeLstmmK72Eutd0BS9zvh7lIZ3TbBofbvrmb
1Ncajv/Z0JDIWBCSkUTQWsjH1uvWiW0kfyzaRala1lHS8hubSBxoiJwDMvSUCK6AiLTtzsDJKi03
OhfrFMGQQI5ixuzMso41jGJl0xpTjZsTe9LPQkfi9P+vrTiv7DsKKTd1ZumQMzs3QskjvFT8Jv4/
ZnD9/D6aOdocyZVO4JohDr6kHM2tFgPnOU9ZKkp7B2Mx1LLKxOGgaQaOqlx+cUY0h0Z6sqdBE21d
tXBXK1yAoz/nvlSDKRcAtvfK7bOW0e5USo79crv8geZggwdl7aIhWBgwnH6LYzXy5ik9tLLR2Htb
6oi1F9S/QUblt+cE/XVL/urqB4Um8I1HN4cH16n9p4NyWKXFk7Y6WHKmj9PTr0JFXej+snfgcVdy
CRBmvr03MEUOCncu+KMWtNrdw1fpSE0B7WO3BC/GCGTgwJiuWun5tddMGLTkVYiMVvK38vq17b3M
yxidBEBdCQBv8a82ZI8mtGaH8tYdfeP822n9v3r3anm93s7hMXuUiZUNl9/KRnM9jkr2rNPaAxcQ
RJUbwlqJTtVsvayenLyfxBdWMZFC3TPY/hcqcZcmFVbdqH58ovwS58rHHaf5bKgTy3PGThEeu16t
nExgzZ5a87SLeIeELnW/hFRhEgRHcT85P2q+mv554oA5ubHxFWK8LjDlhjIFfaW7zRReMvsmw6J4
yFjsFVe7mHBhn7j70sXdZKI9OsggslALIw76dznVYT2PFYi4gEy+n9YNZ+ZyKoVWkqJfoxfUr1Q7
4p17up+h8rciPt1lOfVge/4jfF4DpxxBjE+nZ8L77rSTpa0a9pYiHHf1C3D9B4Ur2oNMOeBAfiMd
LV6TuSbw/8JBlCUmSpup4bf3cobCLiZ+JEGJQ3ZEaoL8pp/MXQ6sRvgHgvdhr1sjBfvtzpQMya05
K9ckev3znDQYLHwfS7Rzb3hlbDV7Y4aW46m48TMVLno5e61NQHCD0SIJH30ujaEs4BuqBwvzrudA
jacRFI9EyNqK3FSDwrvSqtpJ7BT9VF4lLMh1xaAOi8Ei7NwtMDStOpl9lmnmPo49CIbIcrV4aRmm
np1T7KJjK5nzIjjVXGT+foH5+cS/sXFxIiebi57gpJ091gH1USuUfgJN+dUL+JjLD0G4+1mmRG+C
fglsCn9WvdEWKFmtNBZfYk4/nvhMNuJnAOfF2BmWAdXxesEct2KS81H+ZbwGOXUEad5oBK0BSuRd
dPAsvdfINFgewm1NPryHEPSXW8At5JY/vuzqcSW7IrVqimQK2uuUJe4qiGHEGaQwpS1qPYRFv4T6
07/s2yYuArv0fSFCmj5djkbumiQ118JE63p6dr1oZqJjtTe7NDuF061q6Irph7IV+CbVCPYAhsZb
n6kyZ4/NXOk99PlqoeE0+FUzPNHnIV78hGiTsYkN5B6Dp1WQBiBhNBFmz9cUGfKYDGwG0q2HQs7L
46Y8tVaymC/NzmtPfqHXTb/xYyqVs6nAslxEIuChmcH0DOHSJOQ7jmExt+HeDWqrquKZwF/KXRF0
rFg49hLlEXylKsQAi6O1xc2LuvB4e290MsJNR4dHdWx8/4l/sqgszj2iF0O2OdflKg8WjPwYelMQ
tx4MSifjyBAdD9dJgV8Rrv65OZOpROCncjECvBDo/a6dKoh/59BTTqJussrIA78SaT+IviCXTE4a
j0PyCZshj1nmuaBWCylkzcTNGLwphIYlPA4JmR+TIY2m9BiWHaCqpXC2GxxfZRjMCmw637kMcteh
uh6zA+G9HSS8/FeLgj4JGgLSk1vBNY5sVldyEy7G7/BNVh0Owg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if is
  port (
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    irqdelay_wren_i0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\ : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 5 downto 0 );
    irqthresh_wren_i0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\ : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\ : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0\ : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal awaddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal awvalid : STD_LOGIC;
  signal axi2ip_rdaddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg : string;
  attribute async_reg of axi2ip_rdaddr_captured_mm2s_cdc_tig : signal is "true";
  signal \axi2ip_rdaddr_captured_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[7]\ : STD_LOGIC;
  signal axi2ip_rdaddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_rdaddr_captured_s2mm_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal axi2ip_wraddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_s2mm_cdc_tig : signal is "true";
  signal bvalid_out_i_i_1_n_0 : STD_LOGIC;
  signal ip2axi_rddata_captured : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ip2axi_rddata_captured_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_d1 : signal is "true";
  signal \ip2axi_rddata_captured_inferred__0_i_33_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_captured_inferred__0_i_34_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_mm2s_cdc_tig : signal is "true";
  signal ip2axi_rddata_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_s2mm_cdc_tig : signal is "true";
  signal ip2axi_rddata_int_inferred_i_33_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_37_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_40_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_42_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_44_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_46_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_48_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_51_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_53_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_55_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_57_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_59_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_61_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_63_n_0 : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started_i_1_n_0 : STD_LOGIC;
  signal mm2s_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of mm2s_axi2ip_wrdata_cdc_tig : signal is "true";
  signal mm2s_ip2axi_rddata_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prepare_wrce : STD_LOGIC;
  signal prepare_wrce_d1 : STD_LOGIC;
  signal prepare_wrce_pulse_lite : STD_LOGIC;
  signal prepare_wrce_pulse_lite_d6 : STD_LOGIC;
  signal read_has_started_i : STD_LOGIC;
  signal read_has_started_i_i_1_n_0 : STD_LOGIC;
  signal s2mm_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s2mm_axi2ip_wrdata_cdc_tig : signal is "true";
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal sig_arvalid_arrived_d1 : STD_LOGIC;
  signal sig_arvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal sig_arvalid_arrived_d4 : STD_LOGIC;
  signal \sig_arvalid_detected__0\ : STD_LOGIC;
  signal sig_awvalid_arrived_d1 : STD_LOGIC;
  signal sig_awvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_awvalid_detected__0\ : STD_LOGIC;
  signal wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal write_has_started : STD_LOGIC;
  signal write_has_started_i_1_n_0 : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\ : label is "soft_lutpair7";
  attribute srl_name : string;
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 ";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\ : label is "soft_lutpair7";
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 ";
  attribute SOFT_HLUTNM of \ip2axi_rddata_captured_inferred__0_i_33\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ip2axi_rddata_captured_inferred__0_i_34\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of sig_arvalid_arrived_d1_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of sig_awvalid_arrived_d1_i_1 : label is "soft_lutpair8";
begin
  D(31 downto 0) <= mm2s_axi2ip_wrdata_cdc_tig(31 downto 0);
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\;
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\;
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\;
  \out\(2) <= axi2ip_rdaddr_captured_mm2s_cdc_tig(6);
  \out\(1 downto 0) <= axi2ip_rdaddr_captured_mm2s_cdc_tig(3 downto 2);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rdata(31 downto 0) <= ip2axi_rddata_captured_d1(31 downto 0);
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => mm2s_dmacr(21),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(27),
      I2 => mm2s_dmacr(20),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(26),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\,
      I5 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(24),
      I1 => mm2s_dmacr(18),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(25),
      I3 => mm2s_dmacr(19),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(29),
      I1 => mm2s_dmacr(23),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(28),
      I3 => mm2s_dmacr(22),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(20),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(23),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(21),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(22),
      I4 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(17),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(16),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(18),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(19),
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(16),
      I1 => mm2s_dmacr(10),
      I2 => mm2s_dmacr(12),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(18),
      I4 => mm2s_dmacr(11),
      I5 => mm2s_axi2ip_wrdata_cdc_tig(17),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_25\
     port map (
      D(3 downto 2) => mm2s_axi2ip_wrdata_cdc_tig(31 downto 30),
      D(1 downto 0) => mm2s_axi2ip_wrdata_cdc_tig(13 downto 12),
      \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\,
      SR(0) => SR(0),
      dly_irq_reg => dly_irq_reg,
      ioc_irq_reg => ioc_irq_reg,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      lite_wr_addr_phase_finished_data_phase_started => lite_wr_addr_phase_finished_data_phase_started,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(5 downto 0) => mm2s_axi2ip_wrce(5 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(2 downto 1) => mm2s_dmacr(25 downto 24),
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\(5 downto 0) => axi2ip_wraddr_captured_mm2s_cdc_tig(7 downto 2),
      prepare_wrce_d1 => prepare_wrce_d1,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg(0) => prmry_resetn_i_reg(0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      wvalid => wvalid
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d4,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(2),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(3),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(4),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(5),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(6),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(7),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(0),
      Q => ip2axi_rddata_captured_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(10),
      Q => ip2axi_rddata_captured_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(11),
      Q => ip2axi_rddata_captured_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(12),
      Q => ip2axi_rddata_captured_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(13),
      Q => ip2axi_rddata_captured_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(14),
      Q => ip2axi_rddata_captured_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(15),
      Q => ip2axi_rddata_captured_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(16),
      Q => ip2axi_rddata_captured_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(17),
      Q => ip2axi_rddata_captured_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(18),
      Q => ip2axi_rddata_captured_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(19),
      Q => ip2axi_rddata_captured_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(1),
      Q => ip2axi_rddata_captured_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(20),
      Q => ip2axi_rddata_captured_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(21),
      Q => ip2axi_rddata_captured_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(22),
      Q => ip2axi_rddata_captured_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(23),
      Q => ip2axi_rddata_captured_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(24),
      Q => ip2axi_rddata_captured_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(25),
      Q => ip2axi_rddata_captured_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(26),
      Q => ip2axi_rddata_captured_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(27),
      Q => ip2axi_rddata_captured_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(28),
      Q => ip2axi_rddata_captured_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(29),
      Q => ip2axi_rddata_captured_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(2),
      Q => ip2axi_rddata_captured_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(30),
      Q => ip2axi_rddata_captured_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(31),
      Q => ip2axi_rddata_captured_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(3),
      Q => ip2axi_rddata_captured_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(4),
      Q => ip2axi_rddata_captured_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(5),
      Q => ip2axi_rddata_captured_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(6),
      Q => ip2axi_rddata_captured_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(7),
      Q => ip2axi_rddata_captured_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(8),
      Q => ip2axi_rddata_captured_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(9),
      Q => ip2axi_rddata_captured_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(0),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(10),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(11),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(12),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(13),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(14),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(15),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(16),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(17),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(18),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(19),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(1),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(20),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(21),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(22),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(23),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(24),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(25),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(26),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(27),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(28),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(29),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(2),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(30),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(31),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(3),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(4),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(5),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(6),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(7),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(8),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(9),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(0),
      Q => mm2s_axi2ip_wrdata_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(10),
      Q => mm2s_axi2ip_wrdata_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(11),
      Q => mm2s_axi2ip_wrdata_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(12),
      Q => mm2s_axi2ip_wrdata_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(13),
      Q => mm2s_axi2ip_wrdata_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(14),
      Q => mm2s_axi2ip_wrdata_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(15),
      Q => mm2s_axi2ip_wrdata_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(16),
      Q => mm2s_axi2ip_wrdata_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(17),
      Q => mm2s_axi2ip_wrdata_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(18),
      Q => mm2s_axi2ip_wrdata_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(19),
      Q => mm2s_axi2ip_wrdata_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(1),
      Q => mm2s_axi2ip_wrdata_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(20),
      Q => mm2s_axi2ip_wrdata_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(21),
      Q => mm2s_axi2ip_wrdata_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(22),
      Q => mm2s_axi2ip_wrdata_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(23),
      Q => mm2s_axi2ip_wrdata_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(24),
      Q => mm2s_axi2ip_wrdata_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(25),
      Q => mm2s_axi2ip_wrdata_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(26),
      Q => mm2s_axi2ip_wrdata_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(27),
      Q => mm2s_axi2ip_wrdata_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(28),
      Q => mm2s_axi2ip_wrdata_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(29),
      Q => mm2s_axi2ip_wrdata_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(2),
      Q => mm2s_axi2ip_wrdata_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(30),
      Q => mm2s_axi2ip_wrdata_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(31),
      Q => mm2s_axi2ip_wrdata_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(3),
      Q => mm2s_axi2ip_wrdata_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(4),
      Q => mm2s_axi2ip_wrdata_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(5),
      Q => mm2s_axi2ip_wrdata_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(6),
      Q => mm2s_axi2ip_wrdata_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(7),
      Q => mm2s_axi2ip_wrdata_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(8),
      Q => mm2s_axi2ip_wrdata_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(9),
      Q => mm2s_axi2ip_wrdata_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(0),
      Q => mm2s_ip2axi_rddata_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(10),
      Q => mm2s_ip2axi_rddata_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(11),
      Q => mm2s_ip2axi_rddata_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(12),
      Q => mm2s_ip2axi_rddata_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(13),
      Q => mm2s_ip2axi_rddata_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(14),
      Q => mm2s_ip2axi_rddata_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(15),
      Q => mm2s_ip2axi_rddata_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(16),
      Q => mm2s_ip2axi_rddata_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(17),
      Q => mm2s_ip2axi_rddata_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(18),
      Q => mm2s_ip2axi_rddata_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(19),
      Q => mm2s_ip2axi_rddata_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(1),
      Q => mm2s_ip2axi_rddata_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(20),
      Q => mm2s_ip2axi_rddata_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(21),
      Q => mm2s_ip2axi_rddata_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(22),
      Q => mm2s_ip2axi_rddata_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(23),
      Q => mm2s_ip2axi_rddata_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(24),
      Q => mm2s_ip2axi_rddata_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(25),
      Q => mm2s_ip2axi_rddata_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(26),
      Q => mm2s_ip2axi_rddata_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(27),
      Q => mm2s_ip2axi_rddata_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(28),
      Q => mm2s_ip2axi_rddata_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(29),
      Q => mm2s_ip2axi_rddata_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(2),
      Q => mm2s_ip2axi_rddata_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(30),
      Q => mm2s_ip2axi_rddata_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(31),
      Q => mm2s_ip2axi_rddata_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(3),
      Q => mm2s_ip2axi_rddata_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(4),
      Q => mm2s_ip2axi_rddata_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(5),
      Q => mm2s_ip2axi_rddata_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(6),
      Q => mm2s_ip2axi_rddata_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(7),
      Q => mm2s_ip2axi_rddata_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(8),
      Q => mm2s_ip2axi_rddata_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(9),
      Q => mm2s_ip2axi_rddata_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => wvalid,
      O => prepare_wrce
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce,
      Q => prepare_wrce_d1,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => prepare_wrce_pulse_lite,
      Q => prepare_wrce_pulse_lite_d6
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wvalid,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => prepare_wrce_d1,
      O => prepare_wrce_pulse_lite
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_arready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_rready,
      I3 => \^s_axi_lite_rvalid\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => sig_arvalid_arrived_d1,
      Q => sig_arvalid_arrived_d4
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.wready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce_pulse_lite_d6,
      Q => \^s_axi_lite_wready\,
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => p_1_in(0),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => p_1_in(1),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => p_1_in(2),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => p_1_in(3),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => p_1_in(4),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => p_1_in(5),
      R => SR(0)
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
\awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr(2),
      R => SR(0)
    );
\awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr(3),
      R => SR(0)
    );
\awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr(4),
      R => SR(0)
    );
\awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr(5),
      R => SR(0)
    );
\awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr(6),
      R => SR(0)
    );
\awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(5),
      Q => awaddr(7),
      R => SR(0)
    );
awready_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \sig_awvalid_detected__0\,
      Q => \^s_axi_lite_awready\,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(0),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(1),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(2),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(3),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(4),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(5),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(2),
      Q => axi2ip_wraddr_captured(2),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(3),
      Q => axi2ip_wraddr_captured(3),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(4),
      Q => axi2ip_wraddr_captured(4),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(5),
      Q => axi2ip_wraddr_captured(5),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(6),
      Q => axi2ip_wraddr_captured(6),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(7),
      Q => axi2ip_wraddr_captured(7),
      R => SR(0)
    );
bvalid_out_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_wready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => bvalid_out_i_i_1_n_0
    );
bvalid_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => bvalid_out_i_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(0)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(7)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(6)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(27)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(5)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(4)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(3)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(2)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(31)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(30)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(29)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(28)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(27)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(26)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(26)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(25)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(24)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(23)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(22)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(21)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(20)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(19)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(18)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(17)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(16)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(25)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(15)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(14)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(13)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(12)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(11)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(10)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(9)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(8)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(7)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(6)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(24)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(5)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(4)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(3)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(2)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(1)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(0)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(22)
    );
\ip2axi_rddata_captured_inferred__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(31)
    );
\ip2axi_rddata_captured_inferred__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(22)
    );
\ip2axi_rddata_captured_inferred__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(21)
    );
\ip2axi_rddata_captured_inferred__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(4),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(20)
    );
\ip2axi_rddata_captured_inferred__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(3),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(19)
    );
\ip2axi_rddata_captured_inferred__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(2),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(18)
    );
\ip2axi_rddata_captured_inferred__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(1),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(17)
    );
\ip2axi_rddata_captured_inferred__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(0),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(16)
    );
\ip2axi_rddata_captured_inferred__0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(15)
    );
\ip2axi_rddata_captured_inferred__0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(14)
    );
\ip2axi_rddata_captured_inferred__0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(13)
    );
\ip2axi_rddata_captured_inferred__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      I2 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      O => ip2axi_rddata_captured(30)
    );
\ip2axi_rddata_captured_inferred__0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(12)
    );
\ip2axi_rddata_captured_inferred__0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(11)
    );
\ip2axi_rddata_captured_inferred__0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(10)
    );
\ip2axi_rddata_captured_inferred__0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(9)
    );
\ip2axi_rddata_captured_inferred__0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(8)
    );
\ip2axi_rddata_captured_inferred__0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(7)
    );
\ip2axi_rddata_captured_inferred__0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I2 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      O => ip2axi_rddata_captured(6)
    );
\ip2axi_rddata_captured_inferred__0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(5)
    );
\ip2axi_rddata_captured_inferred__0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF44444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(4),
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(4)
    );
\ip2axi_rddata_captured_inferred__0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(3),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(3)
    );
\ip2axi_rddata_captured_inferred__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I2 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      O => ip2axi_rddata_captured(29)
    );
\ip2axi_rddata_captured_inferred__0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(2),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(2)
    );
\ip2axi_rddata_captured_inferred__0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(1),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(1)
    );
\ip2axi_rddata_captured_inferred__0_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(0),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(0)
    );
\ip2axi_rddata_captured_inferred__0_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFB0"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      O => \ip2axi_rddata_captured_inferred__0_i_33_n_0\
    );
\ip2axi_rddata_captured_inferred__0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      O => \ip2axi_rddata_captured_inferred__0_i_34_n_0\
    );
\ip2axi_rddata_captured_inferred__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(28)
    );
\ip2axi_rddata_captured_inferred__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(27)
    );
\ip2axi_rddata_captured_inferred__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(26)
    );
\ip2axi_rddata_captured_inferred__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I2 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      O => ip2axi_rddata_captured(25)
    );
\ip2axi_rddata_captured_inferred__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(24)
    );
\ip2axi_rddata_captured_inferred__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(23)
    );
ip2axi_rddata_int_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(15),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(7),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(25),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(28)
    );
ip2axi_rddata_int_inferred_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(6),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(6),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(16),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(19)
    );
ip2axi_rddata_int_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(5),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(5),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(15),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(18)
    );
ip2axi_rddata_int_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(4),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(14),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(17)
    );
ip2axi_rddata_int_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(3),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(13),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(16)
    );
ip2axi_rddata_int_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(2),
      I4 => ip2axi_rddata_int_inferred_i_37_n_0,
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(15)
    );
ip2axi_rddata_int_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(1),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(11),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(14)
    );
ip2axi_rddata_int_inferred_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(0),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(10),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(13)
    );
ip2axi_rddata_int_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(14),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(6),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(24),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(27)
    );
ip2axi_rddata_int_inferred_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_40_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\,
      O => in0(12)
    );
ip2axi_rddata_int_inferred_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000D5C0D5C0"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_42_n_0,
      I1 => mm2s_dmacr(9),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(11)
    );
ip2axi_rddata_int_inferred_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000D5C0D5C0"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_44_n_0,
      I1 => mm2s_dmacr(8),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0\,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(10)
    );
ip2axi_rddata_int_inferred_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000D5C0D5C0"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_46_n_0,
      I1 => mm2s_dmacr(7),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0\,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(9)
    );
ip2axi_rddata_int_inferred_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000D5C0D5C0"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_48_n_0,
      I1 => mm2s_dmacr(6),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0\,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(8)
    );
ip2axi_rddata_int_inferred_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(7)
    );
ip2axi_rddata_int_inferred_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_51_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\,
      O => in0(6)
    );
ip2axi_rddata_int_inferred_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_53_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\,
      O => in0(5)
    );
ip2axi_rddata_int_inferred_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_55_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\,
      O => in0(4)
    );
ip2axi_rddata_int_inferred_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000D5C0D5C0"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_57_n_0,
      I1 => mm2s_dmacr(2),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0\,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(3)
    );
ip2axi_rddata_int_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(13),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(5),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(23),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(26)
    );
ip2axi_rddata_int_inferred_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000D5C0D5C0"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_59_n_0,
      I1 => mm2s_soft_reset,
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(2)
    );
ip2axi_rddata_int_inferred_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000D5C0D5C0"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_61_n_0,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I2 => mm2s_dmacr(1),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0\,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_63_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\,
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_33_n_0
    );
ip2axi_rddata_int_inferred_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\
    );
ip2axi_rddata_int_inferred_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\
    );
ip2axi_rddata_int_inferred_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\
    );
ip2axi_rddata_int_inferred_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F7"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(2),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => mm2s_dmacr(12),
      O => ip2axi_rddata_int_inferred_i_37_n_0
    );
ip2axi_rddata_int_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(12),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(4),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(22),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(25)
    );
ip2axi_rddata_int_inferred_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA8A2000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => ioc_irq_reg,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1\(0),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_40_n_0
    );
ip2axi_rddata_int_inferred_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(6),
      O => ip2axi_rddata_int_inferred_i_42_n_0
    );
ip2axi_rddata_int_inferred_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(5),
      O => ip2axi_rddata_int_inferred_i_44_n_0
    );
ip2axi_rddata_int_inferred_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(4),
      O => ip2axi_rddata_int_inferred_i_46_n_0
    );
ip2axi_rddata_int_inferred_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(3),
      O => ip2axi_rddata_int_inferred_i_48_n_0
    );
ip2axi_rddata_int_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(11),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(3),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(21),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(24)
    );
ip2axi_rddata_int_inferred_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA8A2000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\,
      I4 => mm2s_dmacr(5),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_51_n_0
    );
ip2axi_rddata_int_inferred_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA8A2000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\,
      I4 => mm2s_dmacr(4),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_53_n_0
    );
ip2axi_rddata_int_inferred_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA8A2000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\,
      I4 => mm2s_dmacr(3),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_55_n_0
    );
ip2axi_rddata_int_inferred_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(2),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(2),
      O => ip2axi_rddata_int_inferred_i_57_n_0
    );
ip2axi_rddata_int_inferred_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(1),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(1),
      O => ip2axi_rddata_int_inferred_i_59_n_0
    );
ip2axi_rddata_int_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(10),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(2),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(20),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(23)
    );
ip2axi_rddata_int_inferred_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(0),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(0),
      O => ip2axi_rddata_int_inferred_i_61_n_0
    );
ip2axi_rddata_int_inferred_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA8A2000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => mm2s_dmasr,
      I4 => mm2s_dmacr(0),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_63_n_0
    );
ip2axi_rddata_int_inferred_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(9),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(1),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(19),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(22)
    );
ip2axi_rddata_int_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(8),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(0),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(18),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(21)
    );
ip2axi_rddata_int_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(7),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(17),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(20)
    );
lite_wr_addr_phase_finished_data_phase_started_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_resetn,
      I3 => \^s_axi_lite_wready\,
      O => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0
    );
lite_wr_addr_phase_finished_data_phase_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0,
      Q => lite_wr_addr_phase_finished_data_phase_started,
      R => '0'
    );
read_has_started_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_rready,
      I5 => \^s_axi_lite_rvalid\,
      O => read_has_started_i_i_1_n_0
    );
read_has_started_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => read_has_started_i_i_1_n_0,
      Q => read_has_started_i,
      R => '0'
    );
sig_arvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => s_axi_lite_resetn,
      I2 => read_has_started_i,
      O => sig_arvalid_arrived_d1_i_1_n_0
    );
sig_arvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1_i_1_n_0,
      Q => sig_arvalid_arrived_d1,
      R => '0'
    );
sig_arvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      O => \sig_arvalid_detected__0\
    );
sig_awvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => awvalid,
      I1 => s_axi_lite_resetn,
      I2 => write_has_started,
      O => sig_awvalid_arrived_d1_i_1_n_0
    );
sig_awvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_awvalid_arrived_d1_i_1_n_0,
      Q => sig_awvalid_arrived_d1,
      R => '0'
    );
sig_awvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      O => \sig_awvalid_detected__0\
    );
\wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => wdata(0),
      R => SR(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => wdata(10),
      R => SR(0)
    );
\wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => wdata(11),
      R => SR(0)
    );
\wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => wdata(12),
      R => SR(0)
    );
\wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => wdata(13),
      R => SR(0)
    );
\wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => wdata(14),
      R => SR(0)
    );
\wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => wdata(15),
      R => SR(0)
    );
\wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => wdata(16),
      R => SR(0)
    );
\wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => wdata(17),
      R => SR(0)
    );
\wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => wdata(18),
      R => SR(0)
    );
\wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => wdata(19),
      R => SR(0)
    );
\wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => wdata(1),
      R => SR(0)
    );
\wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => wdata(20),
      R => SR(0)
    );
\wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => wdata(21),
      R => SR(0)
    );
\wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => wdata(22),
      R => SR(0)
    );
\wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => wdata(23),
      R => SR(0)
    );
\wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => wdata(24),
      R => SR(0)
    );
\wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => wdata(25),
      R => SR(0)
    );
\wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => wdata(26),
      R => SR(0)
    );
\wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => wdata(27),
      R => SR(0)
    );
\wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => wdata(28),
      R => SR(0)
    );
\wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => wdata(29),
      R => SR(0)
    );
\wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => wdata(2),
      R => SR(0)
    );
\wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(30),
      Q => wdata(30),
      R => SR(0)
    );
\wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(31),
      Q => wdata(31),
      R => SR(0)
    );
\wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => wdata(3),
      R => SR(0)
    );
\wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => wdata(4),
      R => SR(0)
    );
\wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => wdata(5),
      R => SR(0)
    );
\wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => wdata(6),
      R => SR(0)
    );
\wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => wdata(7),
      R => SR(0)
    );
\wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => wdata(8),
      R => SR(0)
    );
\wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => wdata(9),
      R => SR(0)
    );
write_has_started_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_bready,
      I5 => \^s_axi_lite_bvalid\,
      O => write_has_started_i_1_n_0
    );
write_has_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_has_started_i_1_n_0,
      Q => write_has_started,
      R => '0'
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module is
  port (
    mm2s_dmacr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    mm2s_soft_reset : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_counts : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    mm2s_dmasr : out STD_LOGIC;
    mm2s_ip2axi_introut : out STD_LOGIC;
    mm2s_regdir_idle : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    ch1_dly_fast_cnt0 : out STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\ : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\ : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\ : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ : out STD_LOGIC;
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_hsize_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_vsize_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]\ : out STD_LOGIC;
    \ptr_ref_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ptr_ref_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\ : out STD_LOGIC;
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    initial_frame_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    reset_counts_reg : in STD_LOGIC;
    irqdelay_wren_i0 : in STD_LOGIC;
    irqthresh_wren_i0 : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    halted_reg_0 : in STD_LOGIC;
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    introut_reg : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    mm2s_packet_sof : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    mm2s_tstvect_fsync : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    mm2s_valid_video_prmtrs : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ : in STD_LOGIC;
    mm2s_valid_frame_sync : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\ : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module is
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_92\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_93\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_94\ : STD_LOGIC;
  signal I_DMA_REGISTER_n_51 : STD_LOGIC;
  signal I_DMA_REGISTER_n_52 : STD_LOGIC;
  signal \^mm2s_dmacr\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal mm2s_prmtr_updt_complete : STD_LOGIC;
  signal \^ptr_ref_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  mm2s_dmacr(25 downto 0) <= \^mm2s_dmacr\(25 downto 0);
  \ptr_ref_i_reg[4]_0\(4 downto 0) <= \^ptr_ref_i_reg[4]_0\(4 downto 0);
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\(1 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(1 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\,
      in0(0) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_92\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(3 downto 0) => mm2s_axi2ip_wrce(6 downto 3),
      mm2s_prmtr_updt_complete => mm2s_prmtr_updt_complete,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_stop => mm2s_stop,
      p_0_in => p_0_in,
      prmtr_updt_complete_i_reg_0 => prmtr_updt_complete_i_reg,
      \reg_module_hsize_reg[13]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_94\,
      \reg_module_hsize_reg[14]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_93\,
      \reg_module_hsize_reg[15]_0\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]_0\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      regdir_idle_i_reg_0 => introut_reg,
      run_stop_d1_reg_0 => \^mm2s_dmacr\(0)
    );
I_DMA_REGISTER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register
     port map (
      D(28 downto 13) => D(31 downto 16),
      D(12 downto 6) => D(14 downto 8),
      D(5 downto 2) => D(6 downto 3),
      D(1 downto 0) => D(1 downto 0),
      \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0\ => \^mm2s_dmacr\(2),
      \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_1\ => \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\,
      \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\ => \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\(3 downto 0) => \^ptr_ref_i_reg[4]_0\(3 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\,
      E(0) => E(0),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]_0\ => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\,
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]_0\ => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(1 downto 0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(1 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(1 downto 0) => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(1 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_94\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(2),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_93\,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\(0) => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]\(0),
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0\(0) => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\(0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4 downto 0) => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      dly_irq_reg_0 => dly_irq_reg,
      dly_irq_reg_1 => dly_irq_reg_0,
      dma_decerr_reg_0 => dma_decerr_reg,
      dma_decerr_reg_1 => dma_decerr_reg_0,
      dma_err => dma_err,
      dma_interr_reg_0 => dma_interr_reg,
      dma_interr_reg_1 => dma_interr_reg_0,
      dma_slverr_reg_0 => dma_slverr_reg,
      dma_slverr_reg_1 => dma_slverr_reg_0,
      \dmacr_i_reg[0]_0\ => \^mm2s_dmacr\(0),
      \dmacr_i_reg[0]_1\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[0]_2\ => \dmacr_i_reg[0]_0\,
      \dmacr_i_reg[1]_0\ => \^mm2s_dmacr\(1),
      \dmacr_i_reg[2]_0\ => mm2s_soft_reset,
      \dmacr_i_reg[2]_1\ => \dmacr_i_reg[2]\,
      halt_i0 => halt_i0,
      halt_reset => halt_reset,
      halted_reg_0 => mm2s_dmasr,
      halted_reg_1 => halted_reg,
      halted_reg_2 => halted_reg_0,
      in0(1) => I_DMA_REGISTER_n_51,
      in0(0) => I_DMA_REGISTER_n_52,
      initial_frame => initial_frame,
      initial_frame_reg(0) => initial_frame_reg(0),
      introut_reg_0 => introut_reg,
      ioc_irq_reg_0 => ioc_irq_reg,
      ioc_irq_reg_1 => ioc_irq_reg_0,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(22 downto 0) => \^mm2s_dmacr\(25 downto 3),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      mm2s_packet_sof => mm2s_packet_sof,
      mm2s_prmtr_updt_complete => mm2s_prmtr_updt_complete,
      mm2s_stop => mm2s_stop,
      mm2s_tstvect_fsync => mm2s_tstvect_fsync,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs,
      p_0_in => p_0_in,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmtr_update_complete => prmtr_update_complete,
      \ptr_ref_i_reg[3]\(3 downto 0) => \ptr_ref_i_reg[3]_0\(3 downto 0),
      reset_counts_reg_0 => reset_counts,
      reset_counts_reg_1 => reset_counts_reg,
      run_stop_d1 => run_stop_d1,
      soft_reset_d1 => soft_reset_d1,
      stop_i => stop_i
    );
LITE_READ_MUX_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux
     port map (
      in0(31 downto 16) => in0(28 downto 13),
      in0(15) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_92\,
      in0(14) => I_DMA_REGISTER_n_51,
      in0(13) => I_DMA_REGISTER_n_52,
      in0(12 downto 0) => in0(12 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \^ptr_ref_i_reg[4]_0\(0),
      R => p_0_in
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \^ptr_ref_i_reg[4]_0\(1),
      R => p_0_in
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \^ptr_ref_i_reg[4]_0\(2),
      R => p_0_in
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \^ptr_ref_i_reg[4]_0\(3),
      R => p_0_in
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \^ptr_ref_i_reg[4]_0\(4),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset is
  port (
    soft_reset_d1 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    err_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mm2s_dm_prmry_resetn : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    fifo_wren : out STD_LOGIC;
    sof_reset : out STD_LOGIC;
    prmry_resetn_i_reg_0 : out STD_LOGIC;
    halt_i_reg_1 : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    halt_reset_reg_0 : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_i0 : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    full : in STD_LOGIC;
    empty : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset is
  signal \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal axis_all_idle : STD_LOGIC;
  signal axis_clear_sft_rst_hold : STD_LOGIC;
  signal axis_min_assert_sftrst : STD_LOGIC;
  signal axis_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axis_min_count0 : STD_LOGIC;
  signal axis_soft_reset_re : STD_LOGIC;
  signal \^halt_i_reg_0\ : STD_LOGIC;
  signal \^halt_reset\ : STD_LOGIC;
  signal lite_all_idle : STD_LOGIC;
  signal lite_clear_sft_rst_hold : STD_LOGIC;
  signal lite_min_assert_sftrst : STD_LOGIC;
  signal lite_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lite_min_count0 : STD_LOGIC;
  signal lite_soft_reset_re : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal p_axis_min_assert_sftrst : STD_LOGIC;
  signal p_lite_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal prmry_min_count0 : STD_LOGIC;
  signal resetn_i : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1\ : label is "soft_lutpair155";
begin
  halt_i_reg_0 <= \^halt_i_reg_0\;
  halt_reset <= \^halt_reset\;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\,
      I1 => \^halt_i_reg_0\,
      O => prmry_resetn_i_reg_0
    );
\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => \out\,
      O => sof_reset
    );
\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_axis_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\,
      axis_clear_sft_rst_hold => axis_clear_sft_rst_hold,
      axis_soft_reset_re => axis_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      scndry_out => p_lite_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      scndry_out => axis_all_idle
    );
\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_0\
     port map (
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => p_lite_min_assert_sftrst,
      \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      min_assert_sftrst => min_assert_sftrst,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      scndry_out => p_axis_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1
     port map (
      \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      axis_clear_sft_rst_hold => axis_clear_sft_rst_hold,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      axis_min_count0 => axis_min_count0,
      axis_soft_reset_re => axis_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_axis_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\,
      lite_clear_sft_rst_hold => lite_clear_sft_rst_hold,
      lite_soft_reset_re => lite_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_lite_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => lite_all_idle
    );
\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_4\
     port map (
      \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\ => p_axis_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      prmry_min_count0 => prmry_min_count0,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      s_soft_reset_i_reg => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\,
      scndry_out => p_lite_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5
     port map (
      \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      lite_clear_sft_rst_hold => lite_clear_sft_rst_hold,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      lite_min_count0 => lite_min_count0,
      lite_soft_reset_re => lite_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => axis_min_count(1),
      I2 => axis_min_count(0),
      I3 => axis_min_count(2),
      I4 => axis_min_count(3),
      O => axis_min_count0
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      Q => axis_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(1),
      I3 => axis_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => axis_all_idle,
      I1 => axis_min_count(3),
      I2 => axis_min_count(2),
      I3 => axis_min_count(0),
      I4 => axis_min_count(1),
      I5 => axis_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\,
      Q => axis_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\,
      Q => axis_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\,
      Q => axis_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\,
      Q => axis_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => lite_min_count(1),
      I2 => lite_min_count(0),
      I3 => lite_min_count(2),
      I4 => lite_min_count(3),
      O => lite_min_count0
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      Q => lite_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(1),
      I3 => lite_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => lite_all_idle,
      I1 => lite_min_count(3),
      I2 => lite_min_count(2),
      I3 => lite_min_count(0),
      I4 => lite_min_count(1),
      I5 => lite_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\,
      Q => lite_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\,
      Q => lite_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\,
      Q => lite_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\,
      Q => lite_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(3),
      O => prmry_min_count0
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\,
      Q => prmry_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(2),
      I3 => prmry_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC3C"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I1 => prmry_min_count(3),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      I4 => prmry_min_count(2),
      I5 => prmry_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\,
      Q => prmry_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\,
      Q => prmry_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\,
      Q => prmry_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\,
      Q => prmry_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => sig_rst2all_stop_request,
      O => halt_i_reg_1
    );
\GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6\
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      prmry_in => resetn_i,
      scndry_out => scndry_out
    );
\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7\
     port map (
      D(0) => D(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => prmry_in,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => sig_mm2s_dm_prmry_resetn,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\,
      assert_sftrst_d1 => assert_sftrst_d1,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      halt_i0 => halt_i0,
      halt_i_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      halt_i_reg_0 => \^halt_i_reg_0\,
      halt_reset => \^halt_reset\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      min_assert_sftrst => min_assert_sftrst,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      \out\ => \out\,
      prmry_in => resetn_i,
      prmry_reset2 => prmry_reset2,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => dma_err,
      I1 => mm2s_soft_reset,
      I2 => \^halt_i_reg_0\,
      I3 => \out\,
      O => err_i_reg(0)
    );
fg_builtin_fifo_inst_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => \out\,
      I2 => mm2s_frame_sync,
      I3 => full,
      I4 => empty,
      I5 => lsig_cmd_loaded,
      O => fifo_wren
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      Q => \^halt_i_reg_0\,
      R => '0'
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_reset_reg_0,
      Q => \^halt_reset\,
      R => '0'
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => resetn_i,
      Q => in0,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4\,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i0,
      Q => s_soft_reset_i,
      R => '0'
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_valid0 : out STD_LOGIC;
    mm2s_dwidth_fifo_pipe_empty : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tlast_i : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    m_axis_mm2s_tuser_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_all_lines_xfred_s_dwidth : in STD_LOGIC;
    mm2s_halt_reg : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    \r0_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  signal acc_data_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal acc_keep_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal acc_last : STD_LOGIC;
  signal acc_user_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal areset_r : STD_LOGIC;
  signal d2_ready : STD_LOGIC;
  signal d2_valid : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_data_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_data_accumulator[1].acc_keep_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_13\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_16\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_19\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_2\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_20\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_21\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_22\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_23\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_24\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_25\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_26\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_27\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_28\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_29\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_3\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_30\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_31\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_32\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_33\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_34\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_35\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_36\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_37\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_38\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_39\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_4\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_40\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_41\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_42\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_43\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_44\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_45\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_46\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_47\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_48\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_49\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_50\ : STD_LOGIC;
begin
areset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => m_axis_fifo_ainit_nosync,
      Q => areset_r,
      R => '0'
    );
\gen_downsizer_conversion.axisc_downsizer_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_downsizer
     port map (
      D(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      D(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      D(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      D(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      D(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      D(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      D(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      D(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      D(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      D(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      D(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      D(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      D(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      D(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      D(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      D(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      D(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      D(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      D(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      D(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      D(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      D(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      D(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_41\,
      D(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_42\,
      D(71) => \gen_upsizer_conversion.axisc_upsizer_0_n_43\,
      D(70) => \gen_upsizer_conversion.axisc_upsizer_0_n_44\,
      D(69) => \gen_upsizer_conversion.axisc_upsizer_0_n_45\,
      D(68) => \gen_upsizer_conversion.axisc_upsizer_0_n_46\,
      D(67) => \gen_upsizer_conversion.axisc_upsizer_0_n_47\,
      D(66) => \gen_upsizer_conversion.axisc_upsizer_0_n_48\,
      D(65) => \gen_upsizer_conversion.axisc_upsizer_0_n_49\,
      D(64) => \gen_upsizer_conversion.axisc_upsizer_0_n_50\,
      D(63 downto 32) => \gen_data_accumulator[1].acc_data_reg\(31 downto 0),
      D(31 downto 0) => acc_data_reg(31 downto 0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      acc_keep_reg(3 downto 0) => acc_keep_reg(3 downto 0),
      acc_last => acc_last,
      acc_user_reg(0) => acc_user_reg(0),
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      \gen_data_accumulator[1].acc_keep_reg\(3 downto 0) => \gen_data_accumulator[1].acc_keep_reg\(3 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      mm2s_all_lines_xfred_s_dwidth => mm2s_all_lines_xfred_s_dwidth,
      mm2s_dwidth_fifo_pipe_empty => mm2s_dwidth_fifo_pipe_empty,
      mm2s_halt_reg => mm2s_halt_reg,
      \r0_is_null_r_reg[3]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_16\,
      \r0_keep_reg[10]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_3\,
      \r0_keep_reg[11]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      \r0_keep_reg[8]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_13\,
      \r0_keep_reg[9]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_2\,
      s_valid0 => s_valid0,
      \state_reg[1]_0\ => \state_reg[1]\,
      \state_reg[1]_1\ => \state_reg[1]_0\
    );
\gen_upsizer_conversion.axisc_upsizer_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axisc_upsizer
     port map (
      D(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      D(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      D(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      D(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      D(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      D(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      D(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      D(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      D(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      D(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      D(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      D(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      D(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      D(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      D(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      D(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      D(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      D(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      D(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      D(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      D(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      D(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      D(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_41\,
      D(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_42\,
      D(71) => \gen_upsizer_conversion.axisc_upsizer_0_n_43\,
      D(70) => \gen_upsizer_conversion.axisc_upsizer_0_n_44\,
      D(69) => \gen_upsizer_conversion.axisc_upsizer_0_n_45\,
      D(68) => \gen_upsizer_conversion.axisc_upsizer_0_n_46\,
      D(67) => \gen_upsizer_conversion.axisc_upsizer_0_n_47\,
      D(66) => \gen_upsizer_conversion.axisc_upsizer_0_n_48\,
      D(65) => \gen_upsizer_conversion.axisc_upsizer_0_n_49\,
      D(64) => \gen_upsizer_conversion.axisc_upsizer_0_n_50\,
      D(63 downto 32) => \gen_data_accumulator[1].acc_data_reg\(31 downto 0),
      D(31 downto 0) => acc_data_reg(31 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      Q(3 downto 0) => Q(3 downto 0),
      acc_keep_reg(3 downto 0) => acc_keep_reg(3 downto 0),
      \acc_keep_reg[10]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_3\,
      \acc_keep_reg[11]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      \acc_keep_reg[8]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_13\,
      \acc_keep_reg[9]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_2\,
      acc_last => acc_last,
      acc_user_reg(0) => acc_user_reg(0),
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      \gen_data_accumulator[1].acc_keep_reg\(3 downto 0) => \gen_data_accumulator[1].acc_keep_reg\(3 downto 0),
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tlast_i => m_axis_mm2s_tlast_i,
      m_axis_mm2s_tuser_i => m_axis_mm2s_tuser_i,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt_reg => mm2s_halt_reg,
      \out\ => \out\,
      \r0_data_reg[31]_0\(31 downto 0) => \r0_data_reg[31]\(31 downto 0),
      sig_last_reg_out_reg => sig_last_reg_out_reg,
      \state_reg[0]_0\ => E(0),
      \state_reg[0]_1\ => \state_reg[0]\,
      \state_reg[0]_2\(0) => \state_reg[0]_0\(0),
      \state_reg[1]_0\ => \gen_upsizer_conversion.axisc_upsizer_0_n_16\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    mm2s_packet_sof : out STD_LOGIC;
    mm2s_fsync_out_i : out STD_LOGIC;
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_in_xored : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_dmac2cdc_fsync_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal n_0_2 : STD_LOGIC;
  signal n_0_3 : STD_LOGIC;
  signal n_0_4 : STD_LOGIC;
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is "yes";
begin
\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_dmac2cdc_fsync_out => mm2s_dmac2cdc_fsync_out,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      p_0_in => p_0_in
    );
\GEN_CDC_FOR_ASYNC.SOF_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_18\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_packet_sof => mm2s_packet_sof,
      p_0_in => p_0_in,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(0),
      Q => mm2s_frame_ptr_out(0),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(1),
      Q => mm2s_frame_ptr_out(1),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(2),
      Q => mm2s_frame_ptr_out(2),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(3),
      Q => mm2s_frame_ptr_out(3),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(4),
      Q => mm2s_frame_ptr_out(4),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(5),
      Q => mm2s_frame_ptr_out(5),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(0),
      Q => frame_ptr_in_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(1),
      Q => frame_ptr_in_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(2),
      Q => frame_ptr_in_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(3),
      Q => frame_ptr_in_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(4),
      Q => frame_ptr_in_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(5),
      Q => frame_ptr_in_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(0),
      Q => frame_ptr_in_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(1),
      Q => frame_ptr_in_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(2),
      Q => frame_ptr_in_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(3),
      Q => frame_ptr_in_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(4),
      Q => frame_ptr_in_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(5),
      Q => frame_ptr_in_d2(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => in0(0),
      Q => frame_ptr_out_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_4,
      Q => frame_ptr_out_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_3,
      Q => frame_ptr_out_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_2,
      Q => frame_ptr_out_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_1,
      Q => frame_ptr_out_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_0,
      Q => frame_ptr_out_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(0),
      Q => frame_ptr_out_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(1),
      Q => frame_ptr_out_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(2),
      Q => frame_ptr_out_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(3),
      Q => frame_ptr_out_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(4),
      Q => frame_ptr_out_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(5),
      Q => frame_ptr_out_d2(5),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(5)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(4)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(3)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(2)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(5)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(4)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(3)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(2)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module is
  port (
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    mm2s_valid_frame_sync_cmb : out STD_LOGIC;
    tstvect_fsync0 : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_cmdsts_idle : in STD_LOGIC;
    mm2s_allbuffer_empty : in STD_LOGIC;
    mm2s_regdir_idle : in STD_LOGIC;
    load_new_addr : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    tstvect_fsync_d2 : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\ : label is "soft_lutpair37";
begin
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ <= \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\;
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ <= \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => tstvect_fsync_d2,
      O => tstvect_fsync0
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => mm2s_frame_sync,
      O => mm2s_valid_frame_sync_cmb
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister
     port map (
      CO(0) => CO(0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1\ => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(15 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(15 downto 0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_1\(15 downto 0) => \hsize_vid_reg[15]_0\(15 downto 0),
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_frame_sync => mm2s_frame_sync,
      p_0_in => p_0_in,
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \stride_vid_reg[15]_1\(15 downto 0) => \stride_vid_reg[15]_0\(15 downto 0),
      \vsize_vid_reg[12]_0\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA0000"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => mm2s_frame_sync,
      I2 => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      I3 => mm2s_dmasr,
      I4 => \out\,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\,
      Q => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      R => '0'
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\,
      Q => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      R => '0'
    );
all_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888000"
    )
        port map (
      I0 => mm2s_cmdsts_idle,
      I1 => mm2s_allbuffer_empty,
      I2 => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      I3 => mm2s_regdir_idle,
      I4 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  port (
    sig_inhibit_rdy_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_i_2_n_0 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fifo_full_p1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_2 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_2\ : label is "soft_lutpair96";
begin
  \INFERRED_GEN.cnt_i_reg[2]\(1 downto 0) <= \^inferred_gen.cnt_i_reg[2]\(1 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_8
     port map (
      D(0) => D(0),
      FIFO_Full_reg => FIFO_Full_i_2_n_0,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => FIFO_Full_reg_n_0,
      Q(2 downto 1) => \^inferred_gen.cnt_i_reg[2]\(1 downto 0),
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SS(0) => SS(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
DYNSHREG_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
     port map (
      Q(1) => \^inferred_gen.cnt_i_reg[2]\(0),
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_burst_type_reg_reg => FIFO_Full_reg_n_0
    );
FIFO_Full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      I2 => s_axis_mm2s_cmd_tvalid,
      O => FIFO_Full_i_2_n_0
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SS(0)
    );
\s_axis_cmd_tdata[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      I2 => cmnd_wr,
      I3 => mm2s_halt,
      O => sig_inhibit_rdy_n_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_9
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SS(0) => SS(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\
     port map (
      FIFO_Full_reg => \^fifo_full_reg_0\,
      FIFO_Full_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SS(0)
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]\,
      I1 => \^fifo_full_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0_13\ is
  port (
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0_13\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0_13\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_cmd2dre_valid_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
  sig_cmd2dre_valid_reg <= \^sig_cmd2dre_valid_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14
     port map (
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SS(0) => SS(0),
      fifo_full_p1 => fifo_full_p1,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd2dre_valid_reg => \^sig_cmd2dre_valid_reg\,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0_15\
     port map (
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \^sig_cmd2dre_valid_reg\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_wren => fifo_wren,
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_10
     port map (
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \^fifo_full_reg_0\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SS(0) => SS(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38 downto 0) => \out\(38 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_calc_error_reg_reg_1 => \^fifo_full_reg_0\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_sequential_reg_reg : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[0]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3\ : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_0\ : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_1\ : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_2\ : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal DYNSHREG_F_I_n_1 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_next_sequential_reg_reg\ : STD_LOGIC;
  signal sig_wr_fifo_0 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_next_sequential_reg_reg <= \^sig_next_sequential_reg_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
     port map (
      D(4 downto 0) => D(7 downto 3),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SS(0) => SS(0),
      fifo_full_p1 => fifo_full_p1,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr[7]_i_3\ => \sig_dbeat_cntr[7]_i_3\,
      \sig_dbeat_cntr[7]_i_3_0\ => \sig_dbeat_cntr[7]_i_3_0\,
      \sig_dbeat_cntr[7]_i_3_1\ => \sig_dbeat_cntr[7]_i_3_1\,
      \sig_dbeat_cntr[7]_i_3_2\ => \sig_dbeat_cntr[7]_i_3_2\,
      \sig_dbeat_cntr_reg[0]\ => sig_first_dbeat_reg_0,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => Q(7 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n_2 => sig_inhibit_rdy_n_2,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => DYNSHREG_F_I_n_1,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => \^sig_next_sequential_reg_reg\,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo_0 => sig_wr_fifo_0
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => DYNSHREG_F_I_n_1,
      Q(2 downto 0) => Q(2 downto 0),
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(19 downto 0) => \out\(19 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      \sig_dbeat_cntr_reg[0]\ => \^sig_next_sequential_reg_reg\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_next_calc_error_reg_reg_1(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      sig_next_calc_error_reg_reg_1(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      sig_wr_fifo_0 => sig_wr_fifo_0
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SS(0)
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0EFE0E"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => sig_wr_fifo_0,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => sig_inhibit_rdy_n_0,
      I4 => \sig_addr_cntr_im0_msh_reg[0]\,
      I5 => \FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0\,
      O => sig_cmd2addr_valid_reg
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFFFD0D0D0D0"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]\,
      I1 => \^fifo_full_reg_0\,
      I2 => sig_mstr2data_cmd_valid,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_0\,
      I4 => sig_inhibit_rdy_n_1,
      I5 => sig_mstr2sf_cmd_valid,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 128;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9600;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 7;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 75;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 75;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal \^wr_data_count\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 74 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 74 to 74 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair66";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 73;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 9600;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 76;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 76;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(74) <= \<const0>\;
  dout(73 downto 0) <= \^dout\(73 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7 downto 3) <= \^wr_data_count\(7 downto 3);
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1 downto 0) => rd_pntr_ext(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(0) => count_value_i(1),
      \gwdc.wr_data_count_i_reg[3]\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_15,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(6 downto 0) => wr_pntr_ext(6 downto 0),
      addrb(6 downto 0) => rd_pntr_ext(6 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(74) => '0',
      dina(73 downto 0) => din(73 downto 0),
      dinb(74 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(74 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(74 downto 0),
      doutb(74) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(74),
      doutb(73 downto 0) => \^dout\(73 downto 0),
      ena => '0',
      enb => rdp_inst_n_12,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => \^wr_data_count\(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => \^wr_data_count\(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => \^wr_data_count\(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => \^wr_data_count\(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => \^wr_data_count\(7),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      DI(0) => rdp_inst_n_0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_12,
      Q(6 downto 0) => rd_pntr_ext(6 downto 0),
      S(3) => rdp_inst_n_8,
      S(2) => rdp_inst_n_9,
      S(1) => rdp_inst_n_10,
      S(0) => rdp_inst_n_11,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[2]_0\(0) => rdp_inst_n_14,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_15,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ => \^full\,
      \gwdc.wr_data_count_i_reg[3]\(0) => count_value_i(1),
      \gwdc.wr_data_count_i_reg[7]\(7) => wrp_inst_n_1,
      \gwdc.wr_data_count_i_reg[7]\(6 downto 0) => wr_pntr_ext(6 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      E(0) => rdp_inst_n_12,
      Q(6) => rdpp1_inst_n_0,
      Q(5) => rdpp1_inst_n_1,
      Q(4) => rdpp1_inst_n_2,
      Q(3) => rdpp1_inst_n_3,
      Q(2) => rdpp1_inst_n_4,
      Q(1) => rdpp1_inst_n_5,
      Q(0) => rdpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_16\
     port map (
      D(4 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(7 downto 3),
      DI(1) => rdp_inst_n_0,
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(7) => wrp_inst_n_1,
      Q(6 downto 0) => wr_pntr_ext(6 downto 0),
      S(2) => rdp_inst_n_14,
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[7]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_12,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_6,
      \gwdc.wr_data_count_i_reg[3]\(0) => count_value_i(1),
      \gwdc.wr_data_count_i_reg[7]\(3) => rdp_inst_n_8,
      \gwdc.wr_data_count_i_reg[7]\(2) => rdp_inst_n_9,
      \gwdc.wr_data_count_i_reg[7]\(1) => rdp_inst_n_10,
      \gwdc.wr_data_count_i_reg[7]\(0) => rdp_inst_n_11,
      \gwdc.wr_data_count_i_reg[7]_0\(4 downto 0) => rd_pntr_ext(5 downto 1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_17\
     port map (
      E(0) => ram_wr_en_pf,
      Q(6) => wrpp1_inst_n_0,
      Q(5) => wrpp1_inst_n_1,
      Q(4) => wrpp1_inst_n_2,
      Q(3) => wrpp1_inst_n_3,
      Q(2) => wrpp1_inst_n_4,
      Q(1) => wrpp1_inst_n_5,
      Q(0) => wrpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]\ => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 7264)
`protect data_block
zKIM0jYOsXwpCgHZUWGTHdWZKxbuACRPzwYeKEsrpUhtJeY4XbN/lDcASwiMlEvNjdx6YTZ3IggZ
8mqPNWKyNsHbnVgZdzGtVgPDQin7VEO3Xws9zCYECATHDOYItnN1uUuf+0C5lOIxI7HhC4dpMLow
Yiy59ApZrlSpFdjAwPj6C7s5HNyYaVLscE/a3fzHdBkozYUklIbveBvU2PjAAO/y23PsJOHm/9i2
5ZrI7e6vV40XuP4CHmig4xc/231i3/HHfhm14TUM3Qm+SgFkOiPO08nmULrt+YO4JIKM+OJiUIqV
A/NLoqiuIPFp7FA2mqnEtqxq9oQ1wUjkOIYoZ0b1JLzVIXinWqzULfa9BG5byF86PD9cqxbIe2XH
pFYkwzbP1Wn+ezVUixwyzR/Lxj22ybkZeK4z7xO49chZoFcZog6h9w7y+m09SyyhkSG/AQJiW3Ib
C9810JGxddC1b4aaS6hzoQKHFTVUmiOlbQ6/L+Eqdi9aCI2Zb/0GNjrHj7ESqxOs9eZfuPj20c44
DRaPKnZ1db6Jxum179851ieZYHJVAuAq6sLNUEOWlqM1XXNvafFl0Wov+n/X0ayRSbF6ka8/2LO1
OyKxOjUOz8roEEVu8cG0TYF6ScciBAQOXUq6aBMB7O2hQesSYLAemiVmUnsoc7dXfXQ0DsMVq4EU
qH8QDGu0htGEJl8or4iCxfRQKUpBhryuev7LT+iQJGNmCn4KjLF808c4hHU0UFZ2Q2yqG/qGfBTs
ACMKWqpk+3R1bpg2MNS5meQpgqV/+30p7feYHCvT2sOPS4SVYCDcHtL2Snun+9jwJLuZB7Vf25mJ
mvYgbohE7iC3wNJD59r8QOdMnGuaKt4w5d3pbF7rsT1IWMKa46s1/Ew7wHKDyKX/ED4BcVHml9FV
7eEww1i+tZoPWfEf+LkC8REjvgMXUg1GnFbD0SBu4u0s9dHQj+Hs9KyApVT6a2gWD/TvYLoyyp2I
xMu7rxMxMd/ZYeXJD0eP6ZihiHcKvbztZ4HaEJZ7D0ebtJxOjbeR2DPNu17a4a8hGANa0dsyClim
H58aHwwz3uxrnFEk0J798JuIhprvXBVSTnjLm3Npsmeeyrqjjj1SZo5iaLdO1xuJrxcvNYhkdxn3
9AUy0rBKybImpBZvXvm1Z4DA75vkH2wFHSMh9yDsqRgUvIls1viQYo4HAUic03gG8Qjpx+0tBJ4Q
z8vO3ffuEubAm78RBwRaSX69JrWsFljI06s/sCtH7LTOIShh65ETvf5B7y+8cPHEV/ViWaGubgXo
Mi1fVUUuB9/kuJeHDA9shQxSBN9f4pX46t3P4nFoEeElhswB+ThPozJF6q7PfPcf9wq7ngO4SPCV
+Hz2g0eqNmjKOyaWeTECC+IVxCmx53M763uDRInmQFm/uNt7uh9XZRq6JlxnKaBvo6eFrqgD+oK9
HC8kKSbD1bIUO5t6RDSt0+HUtQIAKrmoh+B5APNbfNu/uj2GampdmSGG3xELne3qQw0iAYMEwyNo
yGuIjOrr6DIyY1YDphAGgscNb/Z0LXWbN1RrCI5v4Q1IuuDXcqIezpdNIsAP3TPyvm7kNxq6QXlw
Ua6MgJI59hM+n7go7++M3fUiVPjCD3S+MChPmXLJtAp7N19aCdLG6d9mfWJoaFNAje4bx09KU1zc
O8Y+svzwZWGo3sr9eiHiIFBK5QPMtzejUgCvihrlo+D5jmukGRjpIbDkT+BO9A2d+RCRtVnLYE3L
k/uMZ6aCaM2mhhER4D0YXVRfuyQ0IarYyzALqF7k5llnHjNTYpKKcTcvnJj/zT8ACeJ/k0OutOGp
Wv9wR2000ziUHnx9Or833j8fmTM2JmWzFZ9SmnDbSrquN5zh/dvQrl8FhLfBfAIecTtEVYTFoebT
DAkpKpZmMzQLic6p0vuevd4GKN9OfMPo9Sl5m8d75y/fSyAo0Bl0xM5y1JYbfLt6W4O/nAq9N//w
nf63EH8a/2TLIrwM9n1Z6Z1D/qOQpEibKkAx9C0Q4R9VWpccZQm+MPvElmwOAP+ywUs9A4qHuDRC
nPmeYF8GryxxKxIpHIVKWh7DRD9RLy17owxeqcPOjq0Fqb64iK1WYy5/uvCX5AOacY/DQH2YIHYi
LvBVa6PoJ7JmZHBsEki26ybNhrpePSshB0guB3rjowRTGoBcMmSxUSdAXIbTY8eDi5lBEGWvDQr/
ZnF5T0ASATEOPzi0cXN/pMVNR0Ls3sZs4ps4RbAVvqLCgK+f8R4nVnLEpJQFySQjuMcxYQf/FpPC
XK1XAYRiFei4XLTIc7s+Efq6DyJiv9MhYT7JGsU/YQMLmSPpBJ0urDNXIiLZPCXXobAGY3Bj8abX
o9y/R1nGmEngBoEN+fPzV7Lqb5deFvTzKi0/x0LV44Rk6B8A2gsCO348isE3vMTv5TJqxqoFctvg
hoLK0WNQFAI+bDSl7GK6EGhcH+OcinAxwDfeunk4ajI3dvk1GvVfI1M/QvZFxGzKfmNIXoMNsAc6
XEzW15khxgEoUVuISFxANWQGZKJffoUB5GhCIGKoZOui2ugE+eSM7jyFOMhSzq1N/AeJiOQYiFMP
2L4/UrETEVzN65ODBBgxkZ6c8NciQrvqQWbhRtHOPjRyMYnplc4V+S/uQK50mhcUxxjtNhh2nuMh
KBoNwE8ehKMslBB3BrW9R5lh5Bd4uY/YGRnXVEbLR8z+cnw9NZ9f8DQTIyDQZ4Inc9+nB23rmLBC
HMWdff6DzFTugz2AsLYEMcywpiXFtMai0KV/PE05f8QeUrF09cxK7AFgGxg4XCeSjDedxwRHKqId
aDOulqUiGFujGUnb/F9pWh9OebaqJzVwj2Hav1x7zu9iZXT4tqJ8bpA75blZTJzsTw0DHNWp5Ax4
eyzmNzno4Y4hRzPj1Lw0rWlLUYabd6ol2KWiB/OgUbI4I+Rf7aUn5lQgRDlwW+D5eryhT0AG0OJa
hmqc5Xgn9I6U6pJmDmUYqiAiOrm9ULqRW1QI5CgK0BooHpRkvfHV60r60jPtY2Xzkf5fIxh+uxaK
2r4YtS7s8kmLfmOj6zkIurU+hwgm5+O3OwB+0jzruee7wN/1q7sbXkP8le9uZtmniK8U9F4NNVLg
t/HcMuOALkDhrgv3z68nSmqvYKdgKQzlEELtRGtPBAfGdtta/WZDjoEUvsQiE+LrSpWhn/jDSaEi
7WXzgnrlIMxRmOK8qIR6kAZG9PN58B1slWVsnRnaBc8y56exhtjqDjUg48ziQjvibx8KIZWvJWM3
mr/mKtopDiI8LgDclti2JllytJcTNqyoEKiztW2J0yZjZObe5AqUc/EtSrycgAifI5DmddlHO7L2
D5nIE9NbQ4a/OjYZJN4/5JxS+Kc92Or6DFg3DS2mPNZaUOuCW3K/V9VAeRtfGyESqeDCyw09j+99
CwBmzDRJVRFfHJo5UW3rxLc+oEoN3F1KKMemnzVVZ9xhWq+cduje3AWzMNklspJbhxID5OulVrU4
TGtyCP0Q/jYtR5UuRopSnoypj8O0wuCHlUWaJl4b9uOoq0JdQEvwAFobmUl1UmOa3JE8PLwhXgHY
z30LO7oL+iLWDwiNcPoG48W4bwjiRm+tTEI29WzqSoBhUybh/w2zraP8GxCb/8GW1V9nblrVPDO6
qbFnAALR3a4T7HhmkN0HJPFsnUc6C3b7dq+8PrXP3OlvYlvcziesB8YRwkjntV1WxZd00J+cQki0
Z4s3Ki9OqMyi1lxm+yaFktfn/7YHabPIMXRYoL52b+A+PBSCXm+kdkgDmMoKO0zDkld+fFczAayp
GLvhxt5ofeDJBq+R/b8bj5Gj6Y1bvH8N1zRfhwPqgmU0bRnT8ipEF0tLfJ0y/XD/OnhA8cpHsCrp
XrNngpvVLPnlES9UsWbKE1dvopPWj3gog4ZvkqckrqlCQA2lA8HsOmPL4WOWkLVoKu7GIFLEyZv5
wvwwAr/ADd08TpKdIjv2dgGd8HpOeb0x6CvZa/CnnGecRx4nIiFyAYieyutPCG2iN5SaJ5WXS6T0
qeEWn2+gT+GIbUZRC/WuJe8yWh7fQGa6c0SIF8W8KdX8lPJyvrPY6U+kXhIvk2WorkFLmd39OhsE
n8Ry1QkdOq/E8s/c6OWdrvXX7ai4ryQ3ERmZTEoVvsdEv+GBhNax3VdumIhZWxeeaxr0TW7kLoIN
hkroZDYvjF0B8U5VOnHfdng0BwTyUAIlSqDCtEN4/KlYol0sE+VTqtvvK3il24z0Q58X0pj9YyG8
joinfAnVpbOmsua8SKUCkMOhDSP8xWelZ4B5jR6T3NIayFBJzPH3Nkvnkyd8qQ9VKaWTqDyHbla/
AOi9h0nT6MXBRlYsAJE3LQyRISXxu9KW7ASREXeW7NjburbNHbH4I/1u0bfCpLHpKjs0vXt6gTAj
kX6k00SYAkb1M0S206lF8iCsSBoa1+50PSS7ENlCYSkEwjnHaFNcPUxf5U8v7o92gfKNoiootFp0
RrG0IcZGEpbB7s3MphoBbYoKDq6Lh+zJBpfjBr7lzBvB0CcoCa3gHA3JZnmnF6JJYySOvbNy7zSL
5s84MqPO0GTMY4mmVmtTbls1bT0ppugtQQc5Dr/ZiFc0SG92pimHHKsNmCM7yLbfFwKnGUzHZcZk
Lf3nn4xgUKcaS5gwfWQHb2mHireitWF/4gcCcXUfgLiuR7Y9eBI6D5JpZyFujJAee9SfWasKFV0a
A2v/NMfGExToZFkQGmWdClEbIQLbW5/G0NLIBqyHU2oCGOK1k2UM8O78ZSoO0BpMaUSG/VvvLwBq
cVyxv08qo+mUy+9pOea0qgh8gLmNG0+BqazhxISa5+h1H/40uF7qB0yj170kBh5Mi0Hmv6kOju44
INQeoE/fRJobQXK6bWa5kjouMDpMOgrAc+cUXvzbi5MVF7saFemKMjENw8ZFR+ywLzhrnmDMnUPV
Givd9ZI5aHtisBX1snw10w4mFgUsdzhE4R0BxQBE5nmjJF92hfoNHfO3LgnV7GdSSF479j74Pf14
9nkgYt2nFm6FpzNd6U04d9LEQjUIRy0kEtUN+WLC73ttUs7nlepJHOXUKt24jxBE2qbFoAPDtxku
6noyDcJGRoiI+8APDnRxegTRw8NicMgN+kR4MYuuSOIIZoMDR9EtNgTXI+At63vlIcOakdtEVuud
27560dBNYu+nRKYCbP7zPEsFCTKPxMF4+WbyADE/gs36sVMUU9tnbKDsr8V6nKF79ZKL91IS2hYW
p7YnVkwHquz4c2UHo1frvr13yYuNPOTEnl3WYfAeWHUK25JaTvMobanC4J3ohXOOx5O/VQNQoelX
6FPhknrrlDkC/RJFLkhtpvOCva+Rz6Ry1SIAFNRgx7y18f2PtxnrkrdXoPBB06rqLQqYyyz3uRW4
KFOE6emJf3BIBDVPTZ6OHfGrGWw/xRKV6eqrd3FKaYv5p080JKiYLgWOY2nSBuplLs89SOD8rNbZ
FS0xf2oy/YhSxjk+lz0tSn8kyCXLgKsBV2qgQxM4mtGQGq+tg8YAk2CzATq+7ZFNEVZ/c7P5stP5
heK5fOBnzmnR2/qmp3LNCLp9sDZiTUFnyzdY7gm+IaBkorYvn+c6pdlMBWr7GKguEELYXdUdbJhv
l6ohwjDnev3M+S6di3AlrySQckkccFJAn1dawwpZLtu8oEStL0rDkVm8gGktdBhQZJHAWfiRAngj
R8m4EvVWJu+xl8yuXyHHDGEPh5Puy+74FjmvqITg6Nm0RhTOSdIZXIB9YErdCicDylAfPjy6ryfG
klsW/Kb4EgC3Zh8DRGB2xht7cTseIL2GjcCOZwmbRu5y7RA16NnBIfEZsYRiH0E/08/l27LjEXun
627dJ3FaMOpA7zbrgkUU6Cr4Dwc4MAnWrP23t7PsBxvZRN+8bXS9UntTW5w/3GoY30/ZkST0EFvv
BaVRBn4z8ZdyQaENJjwerMIlq5uWQ+1V0yGDM+virlhzXXFrwg0wAZuwa+l5aOgAdr76wJ2Q5sGk
2toyZp7hLnxBrGnOwVe/cbK3LJdxHR/+9EbTX6vJY0jWugxGoYSMOHTj06wBjv9c0DkE9sn3dnCL
IB8bFVhZJeaSdToykhw3vuXQZMR1cVylhv1fu7NXmDs/rm3/0bxt9a5CC0A+B2KeBOvfw3JowSDF
6kTHWe1FI2OzhHY+CUHxVsqoYq3XEarCj/1sLWu3nenpmDAG4wA/DN+QqQYGSqFIHmQ4IYwQO5nZ
2K66NZ5Lzp/Qb3s9EJ906gS2c12evQm+lPbHeFOrXaAq5KQLtML1104T6eHE899Eu9w628lX5u5K
uVSpMaKtfPW1ms7BYlGB7usALE1ckrCjrMD8+oQiLKB4ZaTupBt96xom41zBQrGkQS6RVRT//y53
n1Qu34TM4xJ4ZCk2QlAW5lkbja0kgmydKkr3pgdFAJcf+BoJROYwhUY2e3QIDQCpXmdru+Vp/Yp6
ymJTIKbfEBLxch91hkQSr4Fgf1XflF5zm0fr9EE159qHF0oGYAtd08t4p4FH3fZZTSA4Ih1N2GHk
mEyHgK5nyp1L7gSB5WY3pcm0kdp+MAE9pI8CihqdlGuh1yGo1bueOFD2RBLRTgTBXdemuCsWkH4+
cdusZMXbHuhR2onb29cEN6t20cYakrjqolBO8VZtEyXvSJ4XXaolE8jmB+OaUdDB8y4tUGPMMHnJ
Ty7PQPCZL9aoPUsuLaq+a/lkX/ugPA2H759MriecKnvzn+Ju5wJmt/FbaVueImPVPbGGpE9ER9uj
1JvP9ZrMvtwrHWvH+4jfYOoUeabnFAK/Qmbl9afIA2URcrTqhdFgKZTJlcMsOtx//9+abUuC+a6W
pfvCuisF0Xq1x/NBn5POjxo9tSgJJP5rWFNOrTiuTvXYR7k48fsDUfLsv+o0c1QRksjVjHGcL58f
pkISBqyEr0uGiDAcsqBVIEworPqpkuVgi5M2C7g/gAsOlKNu050SJHUX7fm3UnI8GPeb/T8fKz60
BL82HsHpbv8MwffZX6x81/X3H4N+5BJrAAbNFwSrK7RoIFid5Zh/Es6ybgH10wHjPkZqXu0EQqge
8n3gdXqSQaKJknXALVuzaO6YFLZM4+NecCeJc887Em1Z88T7AzZc5dlVEgyg7HtNwOPXv6qJzi5F
nTeOlUw4lSP7cvgdsWwSkFAKVuU7Btuq60bjeIG7U/ugilASS3+2YINvG+qlYRNCUl5xzP56yNfi
Il3Pl7v1XRtZvh6vcLPC/QBNI+zRRKOY/i7cF6M9wwmYSNezmgtoL4QRNRdNB7etFCWeDAFdnhEY
G9vazo1uaFsRNdi9HUNMjft4Nu5fQtnD9XIKydWL/3tXoG2RKd4HvkOeHc083Uq7oDOGael/qRvU
xMdjDt+emrCNnR1j3wfrU0zJEZdmhPAo3Tx2Tt+zFhgNr6HIJac4lkepLIQO6Jjy4zlxr39wv1bk
nQzoYzj1gKIJtueXMVvvuH3hejL9Y8T3BaDwjaEOnWR7MwzpSFsMrmt5onVWXcF5CgEIlImaAeSD
O3KCJURMMKhxSu85iF8awwhplXtLHuKmASPKR2gKaascJcljJy7L2M3T6dXOPGpzokRHlVbacFJG
dMY23u69XueL0FN3gZz02fDmL76qdG5N7RMgmduBORdgW4xMYSdRN7xUSY55S9Cbq205HxGUB74A
BWcckuHt1FZY9p4p2bhot0b+XrmwplDWopJAQqvitBWL0gi8gsHlieGTmN2LDoKVLNhGjM9GNUJY
nmb1gpdXU7PANok+Ok6JYBNJz+4xcnRKF2j2Svtr66EazqXS6FvT0EdeNuxS5MH4/9IRfRyMub2c
qM+Zi+hva28XdRzVbu24BgqmSEF/+m1tOSfnSfdWNz1ZzcQriUrWtiE6pcT7MG2hA2xFFD/YFxyX
lzmAH7tnfAfGHa4Twe3oHGlJZZiMGmHDEHfbI8IH0u2sIc4nVjUxov3b+EWhjmtmELJNSnWTMpH3
K2JCmpAVtDotH2XnixghX65vqnGPpA3jufNDoE0J6fYBi62pxJqu5ZeAq+760oPQa1CUJi8vqfuV
dvjrsCUiEh4lzAc2cB8t4MHVeUuZWvoKsyaVSH5rN4nuONQZI8hyXsVhk+HEyLrT4VyHk0lBRIbX
dtlvu7s3QlHup2UwgiwbwYilWARAOLjKv0sBQs1F3hDq475KQe8aBAsHAQSxoB9I520I/U1VboPi
UC/m8JslBkr/bjFvl9JvBKrXYjYfQapiKfQEDrmBZREX7F2XkkGb+29SnjnaW5nsn5uCd+3gYysP
ZAoJuKOAI9KeQAmFx/TRaG6oDfI/EcL30lNQcUJxeYLv7o854DQvTJ+LBKituj5XbcZ8NXZNIoro
U3/ImtIZ25SNQZ2jN/pVs2vE3k0mPURZz5yUirfDJDLjQuroxzQkVoBqd4pOvivlc3hhEoGJ/1mB
AAOmT9xhaXXKFinWrN167OnbPFZxxedOVWjuaT3f7xB26uG0HYgL5sXwcrCDMKguK0OncHWFJtSq
G2XcRuBTNX/CeT1KCBa7hp9NZ+sPbfBnGfzZgBsuMq3xSEcs+GRysBTBN+VwPipPqhnVtpLwo3sG
Vljoy2M/iUzQz33UP3WnJ3YA6JXYmXeAj9tinurmZmfIC3XuaMkMrUa6OxJCd+GcdFjHMhW7v9nF
6zzVmqfAsI78aVPyqFhJk2Adf1SomJlPQyYfpVjhaVV7Ft0ncvFKssNnHEBeKh92O4bTRJuxlzW8
GXIjbga56L4v9ziuIcqNNBCLemHEJsUK3tCdIKvPKIZG4WI0UQR3czNNTa33uzEF4vy0Wuvnkbix
qc10ovdNaroiwHFbSBipFcTs6r6uv9c805dJvHyuOOh9qjUzHw1CMhk/zIIWSSNwxlezx1qrXSVX
tOzKhDh0MHjN41752xCpTNocjs45byT7ZsdtO+riUXpD/k/2fxAkbrl0wXeo52T31Ic+eJV9efXZ
f6ST5BfveapWSZ64gyikrbuUHN9nph6C7VuKLkUWZB6NVjS0kseKBv8lIqXwA8YFnhaM5UPKzTnw
skSDmuq55UPXrXHam9bCwZYQU1otsSb2jAA35FPGBQ72fPh/PicOzZ3W5jCnNbuWVWlLak9FdI/Y
KXgs9l5iZOJuOudLRIB/eT71J/ntaHDCakxe0qZ40z6MfkCjP/Esznyfc6dCdj+JRbtXccvwqIvh
VFCh78cWXRSszfoNYrTivMmfOT2IV3R0hRndFnVxA+vlQ++hV3X4cCwXLXIwuZ7UV6Cv+q3h9voT
47UoU8vu0gYT47wSUXs40D1HKRAwvuvAsAQHiyLDMpw/Sz6Mwg1P/CaO2DPZLXSt4J28/TDdD079
60azYUJwNBf6qrOfQpUdQ7Gop4dW7U1GbPB+66kZnrd/5v5CkAOIAvbzwRUynDJbC3wNkmvxRbap
QHsijG+mBCVgKUCppVd1hlE7SmK33mzUeTl+PME4hhNjTaYUW7cVpuXVd720BISYP9SRiDLEmJ/I
QJViMOU5kkFQn54NaWeo+BNt9bW/slULa21sKxRLO8tqcs+P1yh4ngN6C3Yk3WmQTqzcjjOeqdw2
DxVaNUaFRLNuBC3dsRkbWpQNfPWmVuwlD9ixJRIcBI55m6P8P7brkRm/S4I7OUkOdkWHu7HYd2H9
s2eCxf+pn9J3ErSTurtZSG6bOE9QFxJ7Dw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter is
  port (
    m_axis_mm2s_tready_i : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_valid0 : out STD_LOGIC;
    mm2s_dwidth_fifo_pipe_empty : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tlast_i : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    m_axis_mm2s_tuser_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0\ : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    mm2s_halt_reg : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    \r0_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter is
  signal \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal M_AXIS_TLAST_D1 : STD_LOGIC;
  signal M_AXIS_TREADY_D1 : STD_LOGIC;
  signal M_AXIS_TVALID_D1 : STD_LOGIC;
  signal all_lines_xfred : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \minusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal minusOp_carry_i_4_n_0 : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal mm2s_all_lines_xfred_s_dwidth : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal vsize_counter2 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7\ : label is "soft_lutpair44";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
begin
\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_10_axis_dwidth_converter_v1_0_axis_dwidth_converter
     port map (
      E(0) => m_axis_mm2s_tready_i,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\,
      Q(3 downto 0) => Q(3 downto 0),
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tlast_i => m_axis_mm2s_tlast_i,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tuser_i => m_axis_mm2s_tuser_i,
      mm2s_all_lines_xfred_s_dwidth => mm2s_all_lines_xfred_s_dwidth,
      mm2s_dwidth_fifo_pipe_empty => mm2s_dwidth_fifo_pipe_empty,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt_reg => mm2s_halt_reg,
      \out\ => \out\,
      \r0_data_reg[31]\(31 downto 0) => \r0_data_reg[31]\(31 downto 0),
      s_valid0 => s_valid0,
      sig_last_reg_out_reg => sig_last_reg_out_reg,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[0]_0\(0) => E(0),
      \state_reg[1]\ => \state_reg[1]\,
      \state_reg[1]_0\ => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34\
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_33\,
      Q => M_AXIS_TLAST_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0\,
      Q => M_AXIS_TREADY_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34\,
      Q => M_AXIS_TVALID_D1,
      R => '0'
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => M_AXIS_TVALID_D1,
      I2 => M_AXIS_TREADY_D1,
      I3 => M_AXIS_TLAST_D1,
      I4 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I5 => mm2s_fsync_out_i,
      O => all_lines_xfred
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => all_lines_xfred,
      Q => mm2s_all_lines_xfred_s_dwidth,
      S => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B888B"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(0),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(0),
      I3 => vsize_counter2,
      I4 => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4_n_0\,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5_n_0\,
      I2 => vsize_counter(7),
      I3 => vsize_counter(8),
      I4 => vsize_counter(5),
      I5 => vsize_counter(6),
      O => vsize_counter2
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => M_AXIS_TVALID_D1,
      I1 => M_AXIS_TREADY_D1,
      I2 => M_AXIS_TLAST_D1,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_3_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => vsize_counter(10),
      I2 => vsize_counter(9),
      I3 => vsize_counter(11),
      I4 => vsize_counter(12),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_4_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => vsize_counter(3),
      I1 => vsize_counter(4),
      I2 => vsize_counter(1),
      I3 => vsize_counter(2),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_5_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(10),
      I2 => minusOp(10),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(11),
      I2 => minusOp(11),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCCCCCECCCCCCC"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => mm2s_fsync_out_i,
      I2 => M_AXIS_TVALID_D1,
      I3 => M_AXIS_TREADY_D1,
      I4 => M_AXIS_TLAST_D1,
      I5 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(12),
      I2 => minusOp(12),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0\,
      I1 => vsize_counter(6),
      I2 => vsize_counter(5),
      I3 => vsize_counter(8),
      I4 => vsize_counter(7),
      I5 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFFFFF"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I1 => M_AXIS_TLAST_D1,
      I2 => M_AXIS_TREADY_D1,
      I3 => M_AXIS_TVALID_D1,
      I4 => vsize_counter(0),
      I5 => mm2s_fsync_out_i,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(10),
      I1 => vsize_counter(9),
      I2 => vsize_counter(12),
      I3 => vsize_counter(11),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(2),
      I1 => vsize_counter(1),
      I2 => vsize_counter(4),
      I3 => vsize_counter(3),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(1),
      I2 => minusOp(1),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(2),
      I2 => minusOp(2),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(3),
      I2 => minusOp(3),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(4),
      I2 => minusOp(4),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(5),
      I2 => minusOp(5),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(6),
      I2 => minusOp(6),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(7),
      I2 => minusOp(7),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(8),
      I2 => minusOp(8),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(9),
      I2 => minusOp(9),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0\,
      Q => vsize_counter(0),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0\,
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0\,
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0\,
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0\,
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0\,
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0\,
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0\,
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0\,
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0\,
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0\,
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0\,
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0\,
      Q => vsize_counter(9),
      R => SR(0)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => vsize_counter(0),
      DI(3 downto 0) => vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => minusOp_carry_i_1_n_0,
      S(2) => minusOp_carry_i_2_n_0,
      S(1) => minusOp_carry_i_3_n_0,
      S(0) => minusOp_carry_i_4_n_0
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \minusOp_carry__0_i_1_n_0\,
      S(2) => \minusOp_carry__0_i_2_n_0\,
      S(1) => \minusOp_carry__0_i_3_n_0\,
      S(0) => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(8),
      O => \minusOp_carry__0_i_1_n_0\
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(7),
      O => \minusOp_carry__0_i_2_n_0\
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(6),
      O => \minusOp_carry__0_i_3_n_0\
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(5),
      O => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \minusOp_carry__1_i_1_n_0\,
      S(2) => \minusOp_carry__1_i_2_n_0\,
      S(1) => \minusOp_carry__1_i_3_n_0\,
      S(0) => \minusOp_carry__1_i_4_n_0\
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(12),
      O => \minusOp_carry__1_i_1_n_0\
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(11),
      O => \minusOp_carry__1_i_2_n_0\
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(10),
      O => \minusOp_carry__1_i_3_n_0\
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(9),
      O => \minusOp_carry__1_i_4_n_0\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(4),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(3),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(2),
      O => minusOp_carry_i_3_n_0
    );
minusOp_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(1),
      O => minusOp_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr is
  port (
    cmnd_wr : out STD_LOGIC;
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    mm2s_valid_frame_sync_cmb : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_valid_frame_sync : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_stop : out STD_LOGIC;
    mm2s_tstvect_fsync : out STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    mm2s_valid_video_prmtrs : out STD_LOGIC;
    initial_frame : out STD_LOGIC;
    mm2s_cmdsts_idle : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    dma_err : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0\ : out STD_LOGIC;
    frame_sync_out0 : out STD_LOGIC;
    halted_set_i_reg : out STD_LOGIC;
    sts_tready_reg : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_all_lines_xfred : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    decerr_i : in STD_LOGIC;
    slverr_i : in STD_LOGIC;
    interr_i : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stop_i : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    mm2s_allbuffer_empty : in STD_LOGIC;
    mm2s_regdir_idle : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    \cmnds_queued_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmnds_queued_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr is
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[2]_0\ : STD_LOGIC;
  signal \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_SM_n_15 : STD_LOGIC;
  signal I_SM_n_16 : STD_LOGIC;
  signal I_SM_n_17 : STD_LOGIC;
  signal I_SM_n_18 : STD_LOGIC;
  signal I_SM_n_19 : STD_LOGIC;
  signal I_SM_n_20 : STD_LOGIC;
  signal I_SM_n_21 : STD_LOGIC;
  signal I_SM_n_22 : STD_LOGIC;
  signal I_SM_n_23 : STD_LOGIC;
  signal I_SM_n_24 : STD_LOGIC;
  signal I_SM_n_25 : STD_LOGIC;
  signal I_SM_n_26 : STD_LOGIC;
  signal I_SM_n_27 : STD_LOGIC;
  signal I_SM_n_28 : STD_LOGIC;
  signal I_SM_n_29 : STD_LOGIC;
  signal I_SM_n_30 : STD_LOGIC;
  signal I_SM_n_31 : STD_LOGIC;
  signal I_SM_n_32 : STD_LOGIC;
  signal I_SM_n_33 : STD_LOGIC;
  signal I_SM_n_34 : STD_LOGIC;
  signal I_SM_n_35 : STD_LOGIC;
  signal I_SM_n_36 : STD_LOGIC;
  signal I_SM_n_37 : STD_LOGIC;
  signal I_SM_n_38 : STD_LOGIC;
  signal I_SM_n_39 : STD_LOGIC;
  signal I_SM_n_40 : STD_LOGIC;
  signal I_SM_n_41 : STD_LOGIC;
  signal I_SM_n_42 : STD_LOGIC;
  signal I_SM_n_43 : STD_LOGIC;
  signal I_SM_n_44 : STD_LOGIC;
  signal I_SM_n_45 : STD_LOGIC;
  signal I_SM_n_46 : STD_LOGIC;
  signal I_SM_n_47 : STD_LOGIC;
  signal I_SM_n_48 : STD_LOGIC;
  signal I_SM_n_49 : STD_LOGIC;
  signal I_SM_n_50 : STD_LOGIC;
  signal I_SM_n_51 : STD_LOGIC;
  signal I_SM_n_52 : STD_LOGIC;
  signal I_SM_n_53 : STD_LOGIC;
  signal I_SM_n_54 : STD_LOGIC;
  signal I_SM_n_55 : STD_LOGIC;
  signal I_SM_n_56 : STD_LOGIC;
  signal I_SM_n_57 : STD_LOGIC;
  signal I_SM_n_58 : STD_LOGIC;
  signal I_SM_n_59 : STD_LOGIC;
  signal I_SM_n_60 : STD_LOGIC;
  signal I_SM_n_61 : STD_LOGIC;
  signal I_SM_n_62 : STD_LOGIC;
  signal I_SM_n_63 : STD_LOGIC;
  signal I_SM_n_64 : STD_LOGIC;
  signal I_SM_n_65 : STD_LOGIC;
  signal I_SM_n_66 : STD_LOGIC;
  signal I_SM_n_67 : STD_LOGIC;
  signal I_SM_n_68 : STD_LOGIC;
  signal I_SM_n_69 : STD_LOGIC;
  signal I_SM_n_70 : STD_LOGIC;
  signal I_SM_n_71 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal VIDEO_REG_I_n_2 : STD_LOGIC;
  signal VIDEO_REG_I_n_36 : STD_LOGIC;
  signal VIDEO_REG_I_n_37 : STD_LOGIC;
  signal VIDEO_REG_I_n_38 : STD_LOGIC;
  signal VIDEO_REG_I_n_39 : STD_LOGIC;
  signal VIDEO_REG_I_n_40 : STD_LOGIC;
  signal VIDEO_REG_I_n_41 : STD_LOGIC;
  signal VIDEO_REG_I_n_42 : STD_LOGIC;
  signal VIDEO_REG_I_n_43 : STD_LOGIC;
  signal VIDEO_REG_I_n_44 : STD_LOGIC;
  signal VIDEO_REG_I_n_45 : STD_LOGIC;
  signal VIDEO_REG_I_n_46 : STD_LOGIC;
  signal VIDEO_REG_I_n_47 : STD_LOGIC;
  signal VIDEO_REG_I_n_48 : STD_LOGIC;
  signal VIDEO_REG_I_n_49 : STD_LOGIC;
  signal VIDEO_REG_I_n_50 : STD_LOGIC;
  signal VIDEO_REG_I_n_51 : STD_LOGIC;
  signal VIDEO_REG_I_n_52 : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal cmnds_queued_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_start_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^datamover_idle\ : STD_LOGIC;
  signal dm_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dma_err\ : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal \^initial_frame\ : STD_LOGIC;
  signal initial_frame_i_1_n_0 : STD_LOGIC;
  signal load_new_addr : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tready\ : STD_LOGIC;
  signal \^mm2s_cmdsts_idle\ : STD_LOGIC;
  signal \^mm2s_valid_frame_sync_cmb\ : STD_LOGIC;
  signal \^mm2s_valid_video_prmtrs\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tvalid\ : STD_LOGIC;
  signal tstvect_fsync0 : STD_LOGIC;
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal valid_frame_sync_d1 : STD_LOGIC;
  signal zero_hsize_err : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0\ <= \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[2]_0\;
  \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) <= \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0);
  E(0) <= \^e\(0);
  Q(12 downto 0) <= \^q\(12 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  datamover_idle <= \^datamover_idle\;
  dma_err <= \^dma_err\;
  initial_frame <= \^initial_frame\;
  m_axis_mm2s_sts_tready <= \^m_axis_mm2s_sts_tready\;
  mm2s_cmdsts_idle <= \^mm2s_cmdsts_idle\;
  mm2s_valid_frame_sync_cmb <= \^mm2s_valid_frame_sync_cmb\;
  mm2s_valid_video_prmtrs <= \^mm2s_valid_video_prmtrs\;
  s_axis_mm2s_cmd_tvalid <= \^s_axis_mm2s_cmd_tvalid\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(0),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(1),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(2),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(3),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AFF6A00"
    )
        port map (
      I0 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      I1 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[2]_0\,
      I2 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      I3 => mm2s_dmacr(1),
      I4 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(0),
      I5 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I1 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I2 => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      O => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[2]_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(0),
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      R => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(1),
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      R => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(2),
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      R => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(3),
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      R => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\,
      Q => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      R => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(0),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(1),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(2),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(3),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(4),
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => tstvect_fsync0,
      Q => mm2s_tstvect_fsync,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^mm2s_valid_frame_sync_cmb\,
      Q => valid_frame_sync_d1,
      R => p_0_in
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => valid_frame_sync_d1,
      Q => \^e\(0),
      R => p_0_in
    );
I_CMDSTS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if
     port map (
      D(48) => I_SM_n_16,
      D(47) => I_SM_n_17,
      D(46) => I_SM_n_18,
      D(45) => I_SM_n_19,
      D(44) => I_SM_n_20,
      D(43) => I_SM_n_21,
      D(42) => I_SM_n_22,
      D(41) => I_SM_n_23,
      D(40) => I_SM_n_24,
      D(39) => I_SM_n_25,
      D(38) => I_SM_n_26,
      D(37) => I_SM_n_27,
      D(36) => I_SM_n_28,
      D(35) => I_SM_n_29,
      D(34) => I_SM_n_30,
      D(33) => I_SM_n_31,
      D(32) => I_SM_n_32,
      D(31) => I_SM_n_33,
      D(30) => I_SM_n_34,
      D(29) => I_SM_n_35,
      D(28) => I_SM_n_36,
      D(27) => I_SM_n_37,
      D(26) => I_SM_n_38,
      D(25) => I_SM_n_39,
      D(24) => I_SM_n_40,
      D(23) => I_SM_n_41,
      D(22) => I_SM_n_42,
      D(21) => I_SM_n_43,
      D(20) => I_SM_n_44,
      D(19) => I_SM_n_45,
      D(18) => I_SM_n_46,
      D(17) => I_SM_n_47,
      D(16) => I_SM_n_48,
      D(15) => I_SM_n_49,
      D(14) => I_SM_n_50,
      D(13) => I_SM_n_51,
      D(12) => I_SM_n_52,
      D(11) => I_SM_n_53,
      D(10) => I_SM_n_54,
      D(9) => I_SM_n_55,
      D(8) => I_SM_n_56,
      D(7) => I_SM_n_57,
      D(6) => I_SM_n_58,
      D(5) => I_SM_n_59,
      D(4) => I_SM_n_60,
      D(3) => I_SM_n_61,
      D(2) => I_SM_n_62,
      D(1) => I_SM_n_63,
      D(0) => I_SM_n_64,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \cmnds_queued_reg[0]\(0),
      SR(0) => SR(0),
      decerr_i => decerr_i,
      decerr_i_reg_0 => decerr_i_reg,
      dma_decerr_reg => dma_decerr_reg,
      dma_slverr_reg => dma_slverr_reg,
      err_i_reg_0 => \^dma_err\,
      interr_i => interr_i,
      interr_i_reg_0 => I_CMDSTS_n_1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      p_0_in => p_0_in,
      \s_axis_cmd_tdata_reg[63]_0\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg_0 => \^s_axis_mm2s_cmd_tvalid\,
      s_axis_cmd_tvalid_reg_1(0) => s_axis_cmd_tvalid_reg(0),
      s_axis_cmd_tvalid_reg_2 => \^cmnd_wr\,
      slverr_i => slverr_i,
      slverr_i_reg_0 => slverr_i_reg,
      sts_tready_reg_0 => \^m_axis_mm2s_sts_tready\,
      sts_tready_reg_1 => sts_tready_reg,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm
     port map (
      CO(0) => VIDEO_REG_I_n_52,
      D(48) => I_SM_n_16,
      D(47) => I_SM_n_17,
      D(46) => I_SM_n_18,
      D(45) => I_SM_n_19,
      D(44) => I_SM_n_20,
      D(43) => I_SM_n_21,
      D(42) => I_SM_n_22,
      D(41) => I_SM_n_23,
      D(40) => I_SM_n_24,
      D(39) => I_SM_n_25,
      D(38) => I_SM_n_26,
      D(37) => I_SM_n_27,
      D(36) => I_SM_n_28,
      D(35) => I_SM_n_29,
      D(34) => I_SM_n_30,
      D(33) => I_SM_n_31,
      D(32) => I_SM_n_32,
      D(31) => I_SM_n_33,
      D(30) => I_SM_n_34,
      D(29) => I_SM_n_35,
      D(28) => I_SM_n_36,
      D(27) => I_SM_n_37,
      D(26) => I_SM_n_38,
      D(25) => I_SM_n_39,
      D(24) => I_SM_n_40,
      D(23) => I_SM_n_41,
      D(22) => I_SM_n_42,
      D(21) => I_SM_n_43,
      D(20) => I_SM_n_44,
      D(19) => I_SM_n_45,
      D(18) => I_SM_n_46,
      D(17) => I_SM_n_47,
      D(16) => I_SM_n_48,
      D(15) => I_SM_n_49,
      D(14) => I_SM_n_50,
      D(13) => I_SM_n_51,
      D(12) => I_SM_n_52,
      D(11) => I_SM_n_53,
      D(10) => I_SM_n_54,
      D(9) => I_SM_n_55,
      D(8) => I_SM_n_56,
      D(7) => I_SM_n_57,
      D(6) => I_SM_n_58,
      D(5) => I_SM_n_59,
      D(4) => I_SM_n_60,
      D(3) => I_SM_n_61,
      D(2) => I_SM_n_62,
      D(1) => I_SM_n_63,
      D(0) => I_SM_n_64,
      DI(0) => I_SM_n_15,
      \FSM_sequential_dmacntrl_cs_reg[2]_0\ => \^s_axis_mm2s_cmd_tvalid\,
      \FSM_sequential_dmacntrl_cs_reg[2]_1\ => \^dma_err\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0\ => \^mm2s_cmdsts_idle\,
      \GEN_FREE_RUN_MODE.frame_sync_out_reg\ => \^mm2s_valid_video_prmtrs\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15 downto 0) => crnt_hsize(15 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ => \^cmnd_wr\,
      Q(5 downto 0) => cmnds_queued_reg(5 downto 0),
      S(3) => I_SM_n_65,
      S(2) => I_SM_n_66,
      S(1) => I_SM_n_67,
      S(0) => I_SM_n_68,
      \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) => dm_address(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]_1\(15) => VIDEO_REG_I_n_36,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(14) => VIDEO_REG_I_n_37,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(13) => VIDEO_REG_I_n_38,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(12) => VIDEO_REG_I_n_39,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(11) => VIDEO_REG_I_n_40,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(10) => VIDEO_REG_I_n_41,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(9) => VIDEO_REG_I_n_42,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(8) => VIDEO_REG_I_n_43,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(7) => VIDEO_REG_I_n_44,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(6) => VIDEO_REG_I_n_45,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(5) => VIDEO_REG_I_n_46,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(4) => VIDEO_REG_I_n_47,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(3) => VIDEO_REG_I_n_48,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(2) => VIDEO_REG_I_n_49,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(1) => VIDEO_REG_I_n_50,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(0) => VIDEO_REG_I_n_51,
      \VFLIP_DISABLE.dm_address_reg[31]_0\(15 downto 0) => crnt_start_address(31 downto 16),
      \cmnds_queued_reg[0]_0\(0) => \cmnds_queued_reg[0]\(0),
      \cmnds_queued_reg[0]_1\(0) => \cmnds_queued_reg[0]_0\(0),
      \cmnds_queued_reg[6]_0\(2) => I_SM_n_69,
      \cmnds_queued_reg[6]_0\(1) => I_SM_n_70,
      \cmnds_queued_reg[6]_0\(0) => I_SM_n_71,
      \cmnds_queued_reg[7]_0\(6) => \p_0_out_carry__0_n_5\,
      \cmnds_queued_reg[7]_0\(5) => \p_0_out_carry__0_n_6\,
      \cmnds_queued_reg[7]_0\(4) => \p_0_out_carry__0_n_7\,
      \cmnds_queued_reg[7]_0\(3) => p_0_out_carry_n_4,
      \cmnds_queued_reg[7]_0\(2) => p_0_out_carry_n_5,
      \cmnds_queued_reg[7]_0\(1) => p_0_out_carry_n_6,
      \cmnds_queued_reg[7]_0\(0) => p_0_out_carry_n_7,
      datamover_idle => \^datamover_idle\,
      dma_interr_reg(0) => D(0),
      dma_interr_reg_0 => I_CMDSTS_n_1,
      dma_interr_reg_1 => dma_interr_reg,
      frame_sync_out0 => frame_sync_out0,
      halt_reset => halt_reset,
      halted_set_i0 => halted_set_i0,
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => \^m_axis_mm2s_sts_tready\,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\ => \out\,
      p_0_in => p_0_in,
      s_soft_reset_i0 => s_soft_reset_i0,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      \vert_count_reg[12]_0\(12 downto 0) => \^q\(12 downto 0),
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err0 => zero_vsize_err0
    );
I_STS_MNGR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr
     port map (
      all_idle_reg_0 => VIDEO_REG_I_n_2,
      datamover_idle => \^datamover_idle\,
      datamover_idle_reg_0 => datamover_idle_reg,
      halted_set_i0 => halted_set_i0,
      halted_set_i_reg_0 => halted_set_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_dmasr => mm2s_dmasr,
      \out\ => \out\,
      p_0_in => p_0_in
    );
VIDEO_GENLOCK_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr
     port map (
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0\,
      E(0) => \^e\(0),
      Q(4 downto 0) => \^dynamic_slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0),
      in0(0) => in0(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dmacr(0) => mm2s_dmacr(1),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      \out\ => \out\,
      p_0_in => p_0_in
    );
VIDEO_REG_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module
     port map (
      CO(0) => VIDEO_REG_I_n_52,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => VIDEO_REG_I_n_2,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ => \^mm2s_valid_video_prmtrs\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ => prmtr_update_complete,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(15 downto 0) => crnt_start_address(31 downto 16),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      Q(12 downto 0) => \^q\(12 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => dm_address(15 downto 0),
      \hsize_vid_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_cmdsts_idle => \^mm2s_cmdsts_idle\,
      mm2s_dmasr => mm2s_dmasr,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_valid_frame_sync_cmb => \^mm2s_valid_frame_sync_cmb\,
      \out\ => \out\,
      p_0_in => p_0_in,
      \stride_vid_reg[15]\(15) => VIDEO_REG_I_n_36,
      \stride_vid_reg[15]\(14) => VIDEO_REG_I_n_37,
      \stride_vid_reg[15]\(13) => VIDEO_REG_I_n_38,
      \stride_vid_reg[15]\(12) => VIDEO_REG_I_n_39,
      \stride_vid_reg[15]\(11) => VIDEO_REG_I_n_40,
      \stride_vid_reg[15]\(10) => VIDEO_REG_I_n_41,
      \stride_vid_reg[15]\(9) => VIDEO_REG_I_n_42,
      \stride_vid_reg[15]\(8) => VIDEO_REG_I_n_43,
      \stride_vid_reg[15]\(7) => VIDEO_REG_I_n_44,
      \stride_vid_reg[15]\(6) => VIDEO_REG_I_n_45,
      \stride_vid_reg[15]\(5) => VIDEO_REG_I_n_46,
      \stride_vid_reg[15]\(4) => VIDEO_REG_I_n_47,
      \stride_vid_reg[15]\(3) => VIDEO_REG_I_n_48,
      \stride_vid_reg[15]\(2) => VIDEO_REG_I_n_49,
      \stride_vid_reg[15]\(1) => VIDEO_REG_I_n_50,
      \stride_vid_reg[15]\(0) => VIDEO_REG_I_n_51,
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      tstvect_fsync0 => tstvect_fsync0,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      \vsize_vid_reg[12]\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
initial_frame_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \^initial_frame\,
      I1 => mm2s_frame_sync,
      I2 => mm2s_dmasr,
      I3 => \out\,
      O => initial_frame_i_1_n_0
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => initial_frame_i_1_n_0,
      Q => \^initial_frame\,
      R => '0'
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => cmnds_queued_reg(0),
      DI(3 downto 1) => cmnds_queued_reg(3 downto 1),
      DI(0) => I_SM_n_15,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => I_SM_n_65,
      S(2) => I_SM_n_66,
      S(1) => I_SM_n_67,
      S(0) => I_SM_n_68
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cmnds_queued_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => I_SM_n_69,
      S(1) => I_SM_n_70,
      S(0) => I_SM_n_71
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => stop_i,
      Q => mm2s_stop,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if is
  port (
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mm2s_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : out STD_LOGIC;
    irqdelay_wren_i0 : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 6 downto 0 );
    irqthresh_wren_i0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_ip2axi_introut : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\ : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\ : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if is
  signal mm2s_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of mm2s_chnl_current_frame_cdc_tig : signal is "true";
  signal mm2s_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_genlock_pair_frame_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_store_cdc_tig : signal is "true";
  signal s2mm_capture_dm_done_vsize_counter_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of s2mm_capture_dm_done_vsize_counter_cdc_tig : signal is "true";
  signal s2mm_capture_hsize_at_uf_err_cdc_tig : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s2mm_capture_hsize_at_uf_err_cdc_tig : signal is "true";
  signal s2mm_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_chnl_current_frame_cdc_tig : signal is "true";
  signal s2mm_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_genlock_pair_frame_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_store_cdc_tig : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is "yes";
begin
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if
     port map (
      D(31 downto 0) => D(31 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\ => mm2s_axi2ip_wrce(0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(4 downto 0) => mm2s_ip2axi_frame_store_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(4 downto 0) => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(6 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(6 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2\(6 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(6 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1\(0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\(0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(7 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(15 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\(15 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(7 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(31 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\,
      SR(0) => SR(0),
      dly_irq_reg => dly_irq_reg,
      in0(28 downto 0) => in0(28 downto 0),
      ioc_irq_reg => ioc_irq_reg,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(5 downto 0) => mm2s_axi2ip_wrce(6 downto 1),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(25 downto 0) => mm2s_dmacr(25 downto 0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\(2 downto 0) => \out\(2 downto 0),
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg(0) => prmry_resetn_i_reg(0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_introut => mm2s_introut,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      prmry_reset2 => prmry_reset2,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(0),
      Q => mm2s_chnl_current_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(1),
      Q => mm2s_chnl_current_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(2),
      Q => mm2s_chnl_current_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(3),
      Q => mm2s_chnl_current_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(4),
      Q => mm2s_chnl_current_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(0),
      Q => mm2s_genlock_pair_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(1),
      Q => mm2s_genlock_pair_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(2),
      Q => mm2s_genlock_pair_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(3),
      Q => mm2s_genlock_pair_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(4),
      Q => mm2s_genlock_pair_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(0),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(1),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(2),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(3),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(4),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(0),
      Q => mm2s_ip2axi_frame_store_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(1),
      Q => mm2s_ip2axi_frame_store_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(2),
      Q => mm2s_ip2axi_frame_store_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(3),
      Q => mm2s_ip2axi_frame_store_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(4),
      Q => mm2s_ip2axi_frame_store_cdc_tig(4),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(3)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(4)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(3)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(2)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(4)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(3)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(2)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(2)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(15)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(14)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(13)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(12)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(11)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(10)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(9)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(8)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(7)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(1)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(5)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(4)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(3)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(2)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(1)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(0)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(12)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(11)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(10)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(9)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(0)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(8)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(7)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(6)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(5)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(4)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(3)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(2)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(1)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(0)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(4)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(3)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(2)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    err_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_reset2 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    fifo_wren : out STD_LOGIC;
    sof_reset : out STD_LOGIC;
    prmry_resetn_i_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready_0 : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    halt_reset_reg : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_i0 : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    full : in STD_LOGIC;
    empty : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    mm2s_halt_reg : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module is
  signal n_0_1058 : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal sig_mm2s_axis_resetn : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_mm2s_axis_resetn : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_mm2s_axis_resetn : signal is "no";
  signal sig_mm2s_dm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_dm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_dm_prmry_resetn : signal is "no";
  signal sig_mm2s_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_prmry_resetn : signal is "no";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= sig_mm2s_axis_resetn;
  \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ <= sig_mm2s_dm_prmry_resetn;
  \out\ <= sig_mm2s_prmry_resetn;
  prmry_in <= \^prmry_in\;
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_axis_resetn,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\(0)
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_mm2s_axis_resetn,
      I2 => mm2s_halt_reg,
      O => m_axis_mm2s_tready_0
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_mm2s_axis_resetn,
      I1 => mm2s_halt_reg,
      I2 => mm2s_fsync_out_i,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_mm2s_prmry_resetn,
      I1 => mm2s_dmasr,
      O => prmry_resetn_i_reg
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_prmry_resetn,
      O => p_0_in
    );
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset
     port map (
      D(0) => D(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      dma_err => dma_err,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      empty => empty,
      err_i_reg(0) => err_i_reg(0),
      fifo_wren => fifo_wren,
      full => full,
      halt_i0 => halt_i0,
      halt_i_reg_0 => mm2s_halt,
      halt_i_reg_1 => halt_i_reg,
      halt_reset => halt_reset,
      halt_reset_reg_0 => halt_reset_reg,
      in0 => sig_mm2s_prmry_resetn,
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      \out\ => sig_mm2s_prmry_resetn,
      prmry_in => \^prmry_in\,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg_0 => prmry_resetn_i_reg_0,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      run_stop_d1 => run_stop_d1,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i0 => s_soft_reset_i0,
      scndry_out => sig_mm2s_axis_resetn,
      sig_mm2s_dm_prmry_resetn => sig_mm2s_dm_prmry_resetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sof_reset => sof_reset,
      soft_reset_d1 => soft_reset_d1
    );
awready_out_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^prmry_in\,
      O => SR(0)
    );
hrd_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => \^prmry_in\,
      R => '0'
    );
i_1058: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_prmry_resetn,
      O => n_0_1058
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
  port (
    sig_inhibit_rdy_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
     port map (
      D(0) => D(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\(1 downto 0) => \INFERRED_GEN.cnt_i_reg[2]\(1 downto 0),
      SS(0) => SS(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg(0) => sig_inhibit_rdy_n_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0_12\ is
  port (
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0_12\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0_12\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0_13\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      fifo_wren => fifo_wren,
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd2dre_valid_reg => sig_cmd2dre_valid_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      SS(0) => SS(0),
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38 downto 0) => \out\(38 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_sequential_reg_reg : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[0]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2\ : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3\ : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_0\ : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_1\ : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_2\ : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2_0\ => \FSM_onehot_sig_pcc_sm_state[6]_i_2\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 0) => \out\(19 downto 0),
      \sig_addr_cntr_im0_msh_reg[0]\ => \sig_addr_cntr_im0_msh_reg[0]\,
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr[7]_i_3\ => \sig_dbeat_cntr[7]_i_3\,
      \sig_dbeat_cntr[7]_i_3_0\ => \sig_dbeat_cntr[7]_i_3_0\,
      \sig_dbeat_cntr[7]_i_3_1\ => \sig_dbeat_cntr[7]_i_3_1\,
      \sig_dbeat_cntr[7]_i_3_2\ => \sig_dbeat_cntr[7]_i_3_2\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_inhibit_rdy_n_2 => sig_inhibit_rdy_n_2,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_next_sequential_reg_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 75;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 75;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "soft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \^wr_data_count\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 74 to 74 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 9600;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 75;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 75;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(74) <= \<const0>\;
  dout(73 downto 0) <= \^dout\(73 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7 downto 3) <= \^wr_data_count\(7 downto 3);
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(74) => '0',
      din(73 downto 0) => din(73 downto 0),
      dout(74) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(74),
      dout(73 downto 0) => \^dout\(73 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(7 downto 3) => \^wr_data_count\(7 downto 3),
      wr_data_count(2 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(2 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2544)
`protect data_block
zKIM0jYOsXwpCgHZUWGTHdWZKxbuACRPzwYeKEsrpUhtJeY4XbN/lDcASwiMlEvNjdx6YTZ3IggZ
8mqPNWKyNsHbnVgZdzGtVgPDQin7VEO3Xws9zCYECATHDOYItnN1uUuf+0C5lOIxI7HhC4dpMLow
Yiy59ApZrlSpFdjAwPj6C7s5HNyYaVLscE/a3fzHdBkozYUklIbveBvU2PjAACzeT4xfR5eNJ5lO
2AvqeCX6bh6nC1teYjLLyqsgQwCzDekyPIUtRhMF3WGfl7CdvabpKRizOmt4g8TjfxKsczJF5P3K
3zKDp96RNc42DxNnKBUcZfn0vlATiXQ6aFfXraIsyql5shalPCqBwRXJTMy0niaHWUFTIzULCBXA
1P51FwDhH1DlRU3kXyVbGaId49srgBk0Jmjqm3FuSbEijAHri17lECnd6252Alqm+1xdHPsZiMsi
YsvkzvddC/ExCSvKA/epkzPxprMfUCOZcGjH96LULIcy4xEikE3H+NIL7p7HXUc0iuyJ7xFjwtPu
DTqTa3RcmVy8unlN1EDzApKT0d45g56OKUm73fzYByrONsKPdqPQi9XCWVFgG4uub4g9KjlWSCxz
gVfjnJjxivL2+XoAVHhzTG3cWbja5c0/9dVcQ1/FtPaYXmBWq5B/enyhQrxY/snbvsF1IZRx8EtT
Kna00smueTSC84lW1ff2k5VNlHcA3QQzbjSvsAZaehI2+s4DdsfmRBwZpiFczVO0kWZa1Z5bwwVn
R+KfGLVhWGaYTSwonkB3f/VKSSItEE1t9KT/3656OlD44ZMEypAc+7XAGg3qHrYgV9h9I8W7xKbP
ShoQHwUMtl+3gQcyNdwqim+yaQv3SBlctj7XVtcZ0dBhecE8eGTTdLNLw3SaSeenkMF8UlWGeSdE
EfactMAs0oDPoTGCQPrYq5s/EvHhCqOvPJFZkt5TcHMKB2w80wAFx89EPRHJh4BScl8fHDRPGcyK
k0f6nZEXm9o7TuFULfH0kkj3Fl5YWJruBxftvD7kJ7KBqEBFqalyj6ElFNh7uwjX/MWRAhCuhguB
sjuC6R7IDx4VX2ccjun/IuUcyq2vBnpV+k5tZnWMlu1/OgHS0nbzUmBJs/Bdwk+p0997WYtd4RRi
TSCK86R4cp5Esr2XHEjxY4N/ThUcA2ewvLXFMb4R577a2ti7pggIAhmYz/us6U6N5hPxvyjRblGu
rhIwwbRSAL2QdlXYtioQ7xmkC68KpLCOx/FJb/Y7MY+48Ypoxsupebidtkug8KOnQf95rDXm+CQF
14Eh6rGvIMkC7ysam2FnTF1jwY6+WzZXnfoEQHs5/rYvn1oVnXDGElHfb8HM7ZSXgx1kR7P/bBcb
GLO5ReTT3KgtAIN77LhKg1+pVE+FnJZoki2ngSGNist3qYZab57cgW5yPWJtCYBEbz2q29Byeb+b
pYZG/0PEEV4RCcuPA8EJOvke22nOT59+R9lbTvzY4VnI7xhO1UkOfSpYKkbiVZ9KYVUWtzzvj3HN
oUMYirX3gPGdJhcmhaKY0ND86EbrTTYaMNW/jrWYiwsLGZ5m7b5EVNIalxLj48n+FalUJhj3ZHcV
r7gBmDNW/2dVZ0TX/fsIL8r37cNaRyhBwbMIf+8cJpRJMHU/p15ETDHbJ22HBYhi+HBjdItZVQnH
hBfbP7OkmSm/RLgyxz6miIvrfVctm/SYPbY4WRfq1iiKKG73x/A4Ie7RqVsgDfeurkXJXw9jAv06
x/Bu2VjpJ48JE9o9A/YBONPzE+k9sq0wrFbkEn/Oud5VAm2vwWmNS46XuJ2+L91Cx9xmJ2KrZA70
kJ0LEW6hPY9GQvCue8Z9tGKHi2ObiRw/UqjUwZHGY7qHCqe2CHocdMlcGr/gf79nuioQV55v5ROX
luknABFBhwnhvqqGMtEIwDuywJkNtQJRVNTxpjkOKuVwe9f5QF/A33z0YnMC567XWxxr4xudrwiG
wBxcllNdkJlJ5fM3U1xDqzc2uwQo+EtKP5S4Dv3HvQhm2IjFXajlKVSbE+8UYl9nd2IVfRFW5Bzq
arj6/CgJ/ytzHaxxn1L12NIXasp7ZoK0sG9oSXhXI1Dzmrh8fQcSyjr8MjyvqgpKei6eQsav1gkA
DvO7XGLWNVrDkhMb7697NAX2LE72QMdUi9iIAijyhptZlFdBpfsxfbRLNkDYzYgN5Ru0MOl6udN5
nwhDQYI268jpKie8kpFCh9Ef4aOyQQ+rWjY1ITQvhGZd7Gpgmfn/pju48axE5AfmyWUvT0Ozm/os
QL4UH3k+gidKd0CEPmRizEEHmc1BoGZUQEy2dEdjMz3RhFVmpwbDzO90PUy/LmeK/X0QmCbB4mDc
2RhMXszLTGu8oBSd6Z4zJ8ttY+9TqGTWBnQk5gm/gV7fiCffPinjjpoBzXHmhYnKc/y0MEtSb7dn
CJtutv5ywocUOSqkRzBZO2AFQqpstFb52AksHphqKx1zzSYdCkFbmbYD0qGD/OCPRjZvQMVYCCK+
EUT6plxhNn0NKEhGwNaiaFOeOuGCi0xFC0WcuE/WHXWAJbFQ+0YxeNeW1CryW0ikaSdTwVbilUWi
mqu21KuhGYjG5NSBXDO4c7LGdteJ2WY6jsiAmn3PhGH1MVhDp0OtAe9bWlcziAsia2zL+CWXSsdb
HkKyo61NC+ehl05JuTThj/jPmuSw+CnX2qdT81ff07VAfcmNvmii4Zkv5KYqyL4NMAVsNSTanNRH
ycDnuYbeGOQJRR9EHOnye4wEkRyuyZPf5Mmj/rQh9udRbGlkzSd73Qs8R9KZO9z0ru7U7yCsz9TE
nJMj07tO1sXKoGidliZ/Zw90Kyw5PSaC+E/btR35ahboZ3Kmp5wSl34orJ0xaLEO/5VnrsVCzRjP
0BzpzRJrPa/P+sAwEOxwcEnb34eXlOwRWqmKR5BXp/KIi7sB5x4f7W50Ac+T+/BSeUVnVGyv+77R
FddVH6/q72QjzFWmpJT5imQ2S1/IuzlZsI4a1/2KVUEsrqPiWu7b4EKWMzOWUMHWkGMPl0URMNgy
Uz7I9PgkoqY+Iq6tOBSnVQx/ENqnQDbA2AGkD61NV1hpyIXmBmjM3jtXVHAb6DiN/wfcyRJM4wpz
/axdlc2xNvcWCrdSuLGiy3MeCJzUu8q0yyUcvR7kcexLJhHHKdrbImqO3y+KboTLBCUS4SsoIipN
L7Za7EuVuD117i2y9aTWSV18hisRv22MzjLAi4bi4aEzljHmRayBU7SLzlAwZONTpEzWu4XgUTvL
LzljiTuyXGLBPEVMxsHNpmpeZ2WFQgi6zmuh51dVb6BQZaEpAgsaERes/HxvwU/EdqTPW4IvKg9l
76qBIiE52PV+kXbMc/XQ6k5mDQBevJf5hMp9GoUrdzf+ZSB8
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_init_reg2_reg_1 : out STD_LOGIC;
    sig_init_reg2_reg_2 : out STD_LOGIC;
    sig_init_reg2_reg_3 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair98";
begin
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
     port map (
      D(0) => D(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\(1 downto 0) => \INFERRED_GEN.cnt_i_reg[2]\(1 downto 0),
      SS(0) => SS(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg(0) => sig_inhibit_rdy_n_reg_0(0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_3,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SS(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_3,
      O => sig_init_done_i_1_n_0
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done,
      O => sig_init_reg2_reg_0
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_0,
      O => sig_init_reg2_reg_1
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_1,
      O => sig_init_reg2_reg_2
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_2,
      O => sig_init_reg2_reg_3
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done_3,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_init_reg_reg_0\,
      Q => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      S => SS(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SS(0),
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_1,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SS(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_11\ is
  port (
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    lsig_ld_offset : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_11\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_11\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0_12\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      fifo_wren => fifo_wren,
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd2dre_valid_reg => sig_cmd2dre_valid_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SS(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      SS(0) => SS(0),
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38 downto 0) => \out\(38 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SS(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2\ : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3\ : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_0\ : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_1\ : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr[7]_i_3_2\ : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2\ => \FSM_onehot_sig_pcc_sm_state[6]_i_2\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 0) => \out\(19 downto 0),
      \sig_addr_cntr_im0_msh_reg[0]\ => \sig_addr_cntr_im0_msh_reg[0]\,
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr[7]_i_3\ => \sig_dbeat_cntr[7]_i_3\,
      \sig_dbeat_cntr[7]_i_3_0\ => \sig_dbeat_cntr[7]_i_3_0\,
      \sig_dbeat_cntr[7]_i_3_1\ => \sig_dbeat_cntr[7]_i_3_1\,
      \sig_dbeat_cntr[7]_i_3_2\ => \sig_dbeat_cntr[7]_i_3_2\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_inhibit_rdy_n_2 => sig_inhibit_rdy_n_2,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SS(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    lsig_ld_offset : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \gwdc.wr_data_count_i_reg[6]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wren : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg is
  signal \^empty\ : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal sig_data_fifo_wr_cnt : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal sig_ok_to_post_rd_addr_i_2_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_3_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_4_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_5_n_0 : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 74 to 74 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_10 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_11 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_12 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_13 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_14 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_15 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_16 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_17 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_18 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_19 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_2 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_20 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_21 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_22 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_23 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_24 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_25 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_26 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_27 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_28 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_29 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_3 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_30 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_31 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_32 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_33 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_34 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_35 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_36 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_37 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_4 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_5 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_6 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_7 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_8 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_9 : label is "soft_lutpair71";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 75;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 75;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_13\ : label is "soft_lutpair67";
begin
  empty <= \^empty\;
\INCLUDE_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF0000FFFF"
    )
        port map (
      I0 => lsig_0ffset_cntr,
      I1 => sig_data_fifo_data_out(68),
      I2 => sig_data_fifo_data_out(73),
      I3 => fifo_wren,
      I4 => Q(0),
      I5 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\
    );
\INFERRED_GEN.cnt_i[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040004055555555"
    )
        port map (
      I0 => Q(0),
      I1 => fifo_wren,
      I2 => sig_data_fifo_data_out(73),
      I3 => sig_data_fifo_data_out(68),
      I4 => lsig_0ffset_cntr,
      I5 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      O => lsig_ld_offset
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(68),
      I3 => sig_data_fifo_data_out(73),
      I4 => fifo_wren,
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\
    );
fg_builtin_fifo_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => sig_data_fifo_data_out(68),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(72),
      I3 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      I4 => \^empty\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(36)
    );
fg_builtin_fifo_inst_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(59),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(27),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(27)
    );
fg_builtin_fifo_inst_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(58),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(26),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(26)
    );
fg_builtin_fifo_inst_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(57),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(25),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(25)
    );
fg_builtin_fifo_inst_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(56),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(24),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(24)
    );
fg_builtin_fifo_inst_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(55),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(23),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(23)
    );
fg_builtin_fifo_inst_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(54),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(22),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(22)
    );
fg_builtin_fifo_inst_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(53),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(21),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(21)
    );
fg_builtin_fifo_inst_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(52),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(20),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(20)
    );
fg_builtin_fifo_inst_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(51),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(19),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(19)
    );
fg_builtin_fifo_inst_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(50),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(18),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(18)
    );
fg_builtin_fifo_inst_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(71),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(67),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(35)
    );
fg_builtin_fifo_inst_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(49),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(17),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(17)
    );
fg_builtin_fifo_inst_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(48),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(16),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(16)
    );
fg_builtin_fifo_inst_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(47),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(15),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(15)
    );
fg_builtin_fifo_inst_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(46),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(14),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(14)
    );
fg_builtin_fifo_inst_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(45),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(13),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(13)
    );
fg_builtin_fifo_inst_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(44),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(12)
    );
fg_builtin_fifo_inst_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(43),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(11)
    );
fg_builtin_fifo_inst_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(42),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(10)
    );
fg_builtin_fifo_inst_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(41),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(9),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(9)
    );
fg_builtin_fifo_inst_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(40),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(8),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(8)
    );
fg_builtin_fifo_inst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(70),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(66),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(34)
    );
fg_builtin_fifo_inst_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(39),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(7),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(7)
    );
fg_builtin_fifo_inst_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(38),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(6),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(6)
    );
fg_builtin_fifo_inst_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(37),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(5),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(5)
    );
fg_builtin_fifo_inst_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(36),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(4),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(4)
    );
fg_builtin_fifo_inst_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(35),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(3),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(3)
    );
fg_builtin_fifo_inst_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(34),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(2),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(2)
    );
fg_builtin_fifo_inst_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(33),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(1),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(1)
    );
fg_builtin_fifo_inst_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(32),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(0)
    );
fg_builtin_fifo_inst_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(69),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(65),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(33)
    );
fg_builtin_fifo_inst_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(68),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(64),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(32)
    );
fg_builtin_fifo_inst_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(63),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(31),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(31)
    );
fg_builtin_fifo_inst_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(62),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(30),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(30)
    );
fg_builtin_fifo_inst_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(61),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(29),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(29)
    );
fg_builtin_fifo_inst_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(60),
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(28),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0\(28)
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200022233"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_i_2_n_0,
      I1 => sig_ok_to_post_rd_addr_i_3_n_0,
      I2 => sig_ok_to_post_rd_addr_i_4_n_0,
      I3 => sig_ok_to_post_rd_addr_i_5_n_0,
      I4 => sig_ok_to_post_rd_addr_reg,
      I5 => sig_data_fifo_wr_cnt(6),
      O => \gwdc.wr_data_count_i_reg[6]\
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFFFF4FF1F4FFF"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(5),
      I1 => sig_ok_to_post_rd_addr_reg_1(2),
      I2 => sig_data_fifo_wr_cnt(3),
      I3 => sig_ok_to_post_rd_addr_reg_1(1),
      I4 => sig_data_fifo_wr_cnt(4),
      I5 => sig_ok_to_post_rd_addr_reg_1(0),
      O => sig_ok_to_post_rd_addr_i_2_n_0
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFBFF"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(7),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => \out\,
      I3 => sig_ok_to_post_rd_addr_reg_0,
      I4 => sig_ok_to_post_rd_addr_reg_1(3),
      O => sig_ok_to_post_rd_addr_i_3_n_0
    );
sig_ok_to_post_rd_addr_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A220A2AA88AA88"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(5),
      I1 => sig_ok_to_post_rd_addr_reg_1(1),
      I2 => sig_data_fifo_wr_cnt(4),
      I3 => sig_ok_to_post_rd_addr_reg_1(0),
      I4 => sig_data_fifo_wr_cnt(3),
      I5 => sig_ok_to_post_rd_addr_reg_1(2),
      O => sig_ok_to_post_rd_addr_i_4_n_0
    );
sig_ok_to_post_rd_addr_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008CE0"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(3),
      I1 => sig_data_fifo_wr_cnt(4),
      I2 => sig_ok_to_post_rd_addr_reg_1(0),
      I3 => sig_ok_to_post_rd_addr_reg_1(1),
      I4 => sig_ok_to_post_rd_addr_reg_1(2),
      O => sig_ok_to_post_rd_addr_i_5_n_0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(74) => '0',
      din(73 downto 0) => din(73 downto 0),
      dout(74) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED\(74),
      dout(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      empty => \^empty\,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => sig_pop_data_fifo,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => SS(0),
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => m_axi_mm2s_aclk,
      wr_data_count(7 downto 3) => sig_data_fifo_wr_cnt(7 downto 3),
      wr_data_count(2 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\(2 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => fifo_wren,
      I1 => lsig_0ffset_cntr,
      I2 => sig_data_fifo_data_out(68),
      I3 => sig_data_fifo_data_out(73),
      O => sig_pop_data_fifo
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1280)
`protect data_block
zKIM0jYOsXwpCgHZUWGTHdWZKxbuACRPzwYeKEsrpUhtJeY4XbN/lDcASwiMlEvNjdx6YTZ3IggZ
8mqPNWKyNsHbnVgZdzGtVgPDQin7VEO3Xws9zCYECATHDOYItnN1uUuf+0C5lOIxI7HhC4dpMLow
Yiy59ApZrlSpFdjAwPj6C7s5HNyYaVLscE/a3fzHlSib9NiKklyvA8OnnJZJ7ISSmbBuP8Z0yFvq
nS1gzNtk9jg8YP9e+/ZRtO+dKUvZGubfhGBdsQweqKPvCNrta63nChqiB+saQ7ICWjNSp6yV3inK
IcYqljpRR37tnRHE+QPptY73GZS4Gr77IBsnfg4BaEsRe5gu86z9l45RWlr7dAKK3YBfqWY7MSBr
6Rk1FVt3mOq4JC9GBDTNE206qECKXyfhY2JOEBNa3jDwCi49QITN5rxSiJ55KwldTxkw9Y+Vxx1/
P/nl1DicaJdNxG7CSf20RXD5WQH95A8JjGpfnMkwVMf6SFNwSDeZWhSvmE2pII2elXXp/zay6Pm7
SAu3Msfd9Y02FYERSJXzdJWk5Jh8XqATkYMwUudy0J5W3DvThalnRcVugT0sPq+PpWzd3P/xUpOB
R4s+2BFUR7rtEeUWsIvKrhRmupVsv0f6w/QcEUuOsf3tKiXwAyxuwefcWtnWjNYwzHiWIdro3iDE
zPslaw6iCnqqmEqwdWQTi0T5p/uW8PRBfP0/9/BZ99G7pxj3ayybxmsLxsAEWre5YXQIEpNXddww
M895TwLhRK6eNt7dh2IwKowg0q3EMcO6qAPOw2NozfTqzSYmhvTd3LmXnZO7xfY7I+EO0i3VE9FN
RJlK3Hd7pM0fI1ALSAi75V+EtCrAtUOGenlIwlAqovNA+DkYJAqghHb6nIEz2n5vtNX6jHjcLM4+
I2Mfe40pptwKO6T9M0wGptE06jWvLMfctOFJabOmpndpdX2ueZhQQ3pL4SkNvyZlY2yA1G0mvF26
HWvdSgu85OhXHxo8/dkMCzUrmaaFNl4J87OICin/j4n4JEXR5OQxgGyA/RtWKsUTPwNe2ccEPB45
5PtZWjekBpZ9IgRrldJWuYIH/Uj/NcLSe8afHQO322XI8CHHpPUgNUekRj0zLdvWvPwHPhkzXP/4
788Qq4kyBRPK6fUVVKBYxcp42D8qou19+87Ea6SpHPT6bHOnYNhIo3F6bHcfY9ejw7CY8Bv9WmOY
S25HyxPPuScrY7/vxetoP25BHf9eiCTvYHx/YbucBTcOkoRQ/TgpEYjGIZHASBky3fy4Jr9PgY1Q
Tgy2q3lHdyHgyTW3fcLboHFDE7aeQNr+CfNl2E/98go+R0s1HSat+zOoRREPLQcammwwcB0lMmno
I9TpWpXpR7fr4z03NwOVER/5D30DuGtk3hhwHqHjOlPfRqVU8HFWZhUvkuJEg6sbgi80tb3ruesp
zfH9Gxw2pWj8NGFI6I+WkKXN73EBTP1ANm3+YdG5Owq8suQr5tx6BOuiS26N3DLU1IfqvhNcGnsu
fXLFXuaJSCD4ajIcFODBwwsAa4zqbF9E/IF76UQGecl1JVzWppWY/Dnw0kjz4NzX7hjLflkmJNG/
Fud5BAwhG0k6wL1sfrBPSPSn/hAdjfh1Oj2dHTyOe/sMQAI22qC2sU9mo5AXBw/BHAdoOSHQV/6Z
3e7knKyrOA6a3Ah9s6TscdaCGQDm9rsJZfA=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    sig_posted_to_axi_reg_0 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\ : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \sig_next_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi_2;
  sig_posted_to_axi_reg_0 <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      SS(0) => SS(0),
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38) => sig_aq_fifo_data_out(50),
      \out\(37) => sig_aq_fifo_data_out(47),
      \out\(36 downto 35) => sig_aq_fifo_data_out(45 downto 44),
      \out\(34 downto 0) => sig_aq_fifo_data_out(38 downto 4),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => sig_addr_reg_empty,
      S => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => m_axi_mm2s_arvalid,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => sig_addr2rsc_calc_error,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_empty,
      I2 => sig_halt_reg_dly3,
      I3 => sig_data2addr_stop_req,
      O => sig_calc_error_reg_reg_0
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_full,
      I2 => m_axi_mm2s_arready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_mm2s_arburst(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_mm2s_arlen(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_mm2s_arlen(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_mm2s_arlen(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(44),
      Q => m_axi_mm2s_arsize(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_mm2s_arsize(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  port (
    sig_init_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_init_reg2_reg : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_init_reg2_reg_1 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  signal I_CMD_FIFO_n_8 : STD_LOGIC;
  signal sig_init_done_2 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n_reg_0,
      sig_init_done => sig_init_done_2,
      sig_init_done_reg_0 => I_CMD_FIFO_n_8,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
     port map (
      D(0) => D(0),
      FIFO_Full_reg => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\(1 downto 0) => \INFERRED_GEN.cnt_i_reg[2]\(1 downto 0),
      SS(0) => SS(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n_reg_0(0) => sig_inhibit_rdy_n_reg(0),
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_reg2_reg_0 => sig_init_reg2_reg,
      sig_init_reg2_reg_1 => sig_init_reg2_reg_0,
      sig_init_reg2_reg_2 => sig_init_reg2_reg_1,
      sig_init_reg2_reg_3 => I_CMD_FIFO_n_8,
      sig_init_reg_reg_0 => sig_init_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_addr_posted_cntr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    din : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_en : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2\ : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rsc2data_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal m_axi_mm2s_rready_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sig_addr_posted_cntr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 15 );
  signal sig_coelsc_cmd_cmplt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal \^sig_last_mmap_dbeat_reg_reg_0\ : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_14_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0_i_1 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of sig_coelsc_cmd_cmplt_reg_i_3 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_14\ : label is "soft_lutpair148";
begin
  sig_addr_posted_cntr(2 downto 0) <= \^sig_addr_posted_cntr\(2 downto 0);
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_last_mmap_dbeat_reg_reg_0 <= \^sig_last_mmap_dbeat_reg_reg_0\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2\ => \FSM_onehot_sig_pcc_sm_state[6]_i_2\,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SS(0) => SS(0),
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 16) => sig_cmd_fifo_data_out(35 downto 32),
      \out\(15 downto 0) => sig_cmd_fifo_data_out(30 downto 15),
      \sig_addr_cntr_im0_msh_reg[0]\ => \sig_addr_cntr_im0_msh_reg[0]\,
      \sig_addr_posted_cntr_reg[0]\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\,
      \sig_dbeat_cntr[7]_i_3\ => \^sig_addr_posted_cntr\(2),
      \sig_dbeat_cntr[7]_i_3_0\ => \^sig_addr_posted_cntr\(1),
      \sig_dbeat_cntr[7]_i_3_1\ => \^sig_addr_posted_cntr\(0),
      \sig_dbeat_cntr[7]_i_3_2\ => \^sig_data2rsc_valid\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[7]_i_4_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_last_dbeat_reg_n_0,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => \^sig_next_calc_error_reg\,
      sig_dqual_reg_empty_reg_2 => \^sig_data2addr_stop_req\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_first_dbeat_reg_0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_inhibit_rdy_n_2 => sig_inhibit_rdy_n_2,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_i_2_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
        port map (
      I0 => full,
      I1 => \^sig_data2addr_stop_req\,
      I2 => \^sig_data2rsc_valid\,
      I3 => sig_dqual_reg_full,
      I4 => \^sig_next_calc_error_reg\,
      I5 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      O => m_axi_mm2s_rready
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sig_addr_posted_cntr\(2),
      I1 => \^sig_addr_posted_cntr\(1),
      I2 => \^sig_addr_posted_cntr\(0),
      O => m_axi_mm2s_rready_INST_0_i_1_n_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9996662"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[2]_0\,
      I1 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I2 => \^sig_addr_posted_cntr\(1),
      I3 => \^sig_addr_posted_cntr\(2),
      I4 => \^sig_addr_posted_cntr\(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCBCC2CC"
    )
        port map (
      I0 => \^sig_addr_posted_cntr\(2),
      I1 => \^sig_addr_posted_cntr\(1),
      I2 => \^sig_addr_posted_cntr\(0),
      I3 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I4 => \sig_addr_posted_cntr_reg[2]_0\,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAA8AA"
    )
        port map (
      I0 => \^sig_addr_posted_cntr\(2),
      I1 => \^sig_addr_posted_cntr\(1),
      I2 => \^sig_addr_posted_cntr\(0),
      I3 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I4 => \sig_addr_posted_cntr_reg[2]_0\,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => \^sig_addr_posted_cntr\(0),
      R => SS(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => \^sig_addr_posted_cntr\(1),
      R => SS(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => \^sig_addr_posted_cntr\(2),
      R => SS(0)
    );
sig_coelsc_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FFFF"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_rsc2data_ready,
      I3 => \^sig_data2rsc_valid\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      I1 => sig_ld_new_cmd_reg,
      I2 => \^sig_next_calc_error_reg\,
      O => sig_push_coelsc_reg
    );
sig_coelsc_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_next_calc_error_reg\,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\,
      I1 => m_axi_mm2s_rvalid,
      I2 => \sig_dbeat_cntr[7]_i_5_n_0\,
      I3 => sig_dbeat_cntr(7),
      I4 => sig_dbeat_cntr(6),
      I5 => \sig_dbeat_cntr[7]_i_6_n_0\,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => full,
      O => \sig_dbeat_cntr[7]_i_5_n_0\
    );
\sig_dbeat_cntr[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(0),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(5),
      I5 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[7]_i_6_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      Q => sig_dbeat_cntr(0),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => sig_dbeat_cntr(1),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_dbeat_cntr(2),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => sig_dbeat_cntr(3),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(4),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(5),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(6),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(7),
      R => SS(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_first_dbeat,
      R => '0'
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SS(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => SS(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => SS(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_data2addr_stop_req\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_data2addr_stop_req\,
      R => SS(0)
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      I1 => sig_last_dbeat_i_4_n_0,
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(7),
      I5 => sig_dbeat_cntr(6),
      O => sig_last_dbeat_i_2_n_0
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => sig_dbeat_cntr(4),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      O => sig_last_dbeat_i_4_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^sig_last_mmap_dbeat_reg_reg_0\,
      R => SS(0)
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => \^sig_next_calc_error_reg\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(32),
      Q => sig_next_eof_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_last_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_last_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_last_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_last_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_last_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_last_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_last_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_last_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(15),
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rd_sts_slverr_reg_reg(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rd_sts_slverr_reg_reg(1),
      O => sig_rd_sts_slverr_reg0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => din(2)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => din(1)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => din(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_dqual_reg_full,
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_14_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003030100"
    )
        port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_14_n_0\,
      I2 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      I3 => m_axi_mm2s_rvalid,
      I4 => \^sig_data2addr_stop_req\,
      I5 => full,
      O => wr_en
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
        port map (
      I0 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_cmd_cmplt_reg,
      I5 => m_axi_mm2s_rlast,
      O => din(9)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
        port map (
      I0 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_eof_reg,
      I5 => m_axi_mm2s_rlast,
      O => din(8)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(7),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(7),
      I4 => \^sig_data2addr_stop_req\,
      O => din(7)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(6),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(6),
      I4 => \^sig_data2addr_stop_req\,
      O => din(6)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(5),
      I4 => \^sig_data2addr_stop_req\,
      O => din(5)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(4),
      I4 => \^sig_data2addr_stop_req\,
      O => din(4)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => din(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    lsig_ld_offset : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \gwdc.wr_data_count_i_reg[6]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wren : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg
     port map (
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      din(73 downto 0) => din(73 downto 0),
      empty => empty,
      fifo_wren => fifo_wren,
      full => full,
      \gen_wr_a.gen_word_narrow.mem_reg_0\(36 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_0\(36 downto 0),
      \gwdc.wr_data_count_i_reg[6]\ => \gwdc.wr_data_count_i_reg[6]\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_ok_to_post_rd_addr_reg_0 => sig_ok_to_post_rd_addr_reg_0,
      sig_ok_to_post_rd_addr_reg_1(3 downto 0) => sig_ok_to_post_rd_addr_reg_1(3 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1008)
`protect data_block
zKIM0jYOsXwpCgHZUWGTHdWZKxbuACRPzwYeKEsrpUhtJeY4XbN/lDcASwiMlEvNjdx6YTZ3IggZ
8mqPNWKyNsHbnVgZdzGtVgPDQin7VEO3Xws9zCYECATHDOYItnN1uUuf+0C5lOIxI7HhC4dpMLow
Yiy59ApZrlSpFdjAwPj6C7s5HNyYaVLscE/a3fzHlSib9NiKklyvA8OnnJZJ7FJvr4zTyjHkjB/S
1ia+Odh9Coig95IPl+xhnEdu/tnKXIMB7gEoSL0SeXqI2sWF30fg0nKXn2TAKpke8pwkSjirotXj
KZpFQc1uaVJ4IUGXXBPgEyTGGC/Oj8IzmHKRpUspnTaWoEBjMCvuImme70fK4+KSKjSiybXRQJ76
5PwVCt2OGOFn4RzkOJdozGyHrKodq6hPZMU29IRHsteXBfS0riyEWeEjLUmUtOYLhiH3k+zKYLJV
qD6ZqsEsjZY9DJCSJMFTEu85/yNF9lP6yZkq7V5S/hETykfmRkPWmzUcg8NXnPsvKuAw3b6IYFIc
5bYbHcPwMycicpPyo7/homcrokIdMSfWWwEKxMpQNr6P7wVyJGuTyHhsZRG+HshK3vX1DKMmLQHL
A7C5u2iQ5+WSMtUF7RtHsC37p6aEoBkCFaAsqrCVjoWHCiyFAnb+38qjaR++U1d9zOAodpVDjVSE
5LTUn3VDFLGgFIUScRDmQawO0W39Yh5zv4Mrqev+KqGBgw4/d89PhUoAbqAjjss9DlGzyKh+kq61
j2Hfy+cdHMPnj1DUHQAPDkzdIeST382QFDVqwljOrMEbwikyMxgPbWaFQxpzyht94sD0nhNdeZpb
IBdZwLf/gi26gbk3iD/4T6mJH5s/PiyHYqUenWkng+Wqrq9Y3jvJG18FpvDhbo+u1HCsDZA++Gqq
TgJdrWxIQL8e92F1vANo+z6zWnkPUlA44UBmZ7bbLX8dVQsYTGNp0cSLiwSCQLwr4ExoNkq94itB
F7iPF4rEtTBKTVIsTH/bgG6NxxYOIXkKVznyzvSIfOFoUN/JTXyR1d6yxWDaqD3d3ylMl+U4S6DP
Ob1YPejzzr+eMT1tJAJ4tN3eVbS0uyfStEaIWXTcEtLRjAQA1hRA5XoXitPGCXsoUkLhTUBELcy8
FSoXkziZDbykJsK9ZVKzE9ZudpJxqOPwO1VMNX9BKlxmgTqApjT0lADtXw/Eq203ZT4DD0l54Aez
HhM/w1FR9hxVtWKA7uZTleEDHwObIPyXOARKtlh8/z+nbSqAClgy+y5h9g2W23Cc2mwITn8ReU+q
UwhvY4sZhT5aX63RYgRXdA8TX6hZ56lbTnCnXgaZdVTv94/cwjQy
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf is
  port (
    sig_wr_fifo : out STD_LOGIC;
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_sf_allow_addr_req : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    \sig_token_cntr_reg[1]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf is
  signal \^include_unpacking.lsig_cmd_loaded_reg_0\ : STD_LOGIC;
  signal I_DATA_FIFO_n_3 : STD_LOGIC;
  signal I_DATA_FIFO_n_41 : STD_LOGIC;
  signal I_DATA_FIFO_n_42 : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal lsig_0ffset_cntr : STD_LOGIC;
  signal lsig_ld_offset : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_6_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \sig_token_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_4_n_0\ : STD_LOGIC;
  signal sig_token_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_6 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_token_cntr[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_token_cntr[1]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_token_cntr[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_token_cntr[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_token_cntr[4]_i_3\ : label is "soft_lutpair90";
begin
  \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ <= \^include_unpacking.lsig_cmd_loaded_reg_0\;
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\,
      Q => lsig_0ffset_cntr,
      R => SS(0)
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_42,
      Q => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      R => SS(0)
    );
I_DATA_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord
     port map (
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => I_DATA_FIFO_n_42,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => I_DATA_FIFO_n_3,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      Q(0) => sig_rd_empty,
      SS(0) => SS(0),
      din(73 downto 0) => din(73 downto 0),
      empty => empty,
      fifo_wren => fifo_wren,
      full => full,
      \gen_wr_a.gen_word_narrow.mem_reg_0\(36 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_0\(36 downto 0),
      \gwdc.wr_data_count_i_reg[6]\ => I_DATA_FIFO_n_41,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_i_6_n_0,
      sig_ok_to_post_rd_addr_reg_0 => \sig_token_cntr[1]_i_2_n_0\,
      sig_ok_to_post_rd_addr_reg_1(3) => sig_token_cntr_reg(4),
      sig_ok_to_post_rd_addr_reg_1(2 downto 0) => sig_token_cntr_reg(2 downto 0),
      wr_en => wr_en
    );
\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_11\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => I_DATA_FIFO_n_3,
      Q(0) => sig_rd_empty,
      SS(0) => SS(0),
      fifo_wren => fifo_wren,
      \in\(0) => \in\(0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_ld_offset => lsig_ld_offset,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd2dre_valid_reg => sig_wr_fifo,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
sig_ok_to_post_rd_addr_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => sig_token_cntr_reg(3),
      I1 => sig_token_cntr_reg(0),
      I2 => sig_token_cntr_reg(1),
      I3 => sig_token_cntr_reg(2),
      O => sig_ok_to_post_rd_addr_i_6_n_0
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_41,
      Q => sig_sf_allow_addr_req,
      R => '0'
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_token_cntr_reg(0),
      O => \sig_token_cntr[0]_i_1_n_0\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \out\,
      I1 => \sig_token_cntr[1]_i_2_n_0\,
      I2 => sig_token_cntr_reg(4),
      I3 => \sig_token_cntr_reg[1]_0\,
      I4 => sig_token_cntr_reg(1),
      I5 => sig_token_cntr_reg(0),
      O => \sig_token_cntr[1]_i_1_n_0\
    );
\sig_token_cntr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_token_cntr_reg(1),
      I1 => sig_token_cntr_reg(0),
      I2 => sig_token_cntr_reg(3),
      I3 => sig_token_cntr_reg(2),
      O => \sig_token_cntr[1]_i_2_n_0\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => sig_token_cntr_reg(2),
      I1 => \sig_token_cntr[4]_i_4_n_0\,
      I2 => sig_token_cntr_reg(1),
      I3 => sig_token_cntr_reg(0),
      O => \sig_token_cntr[2]_i_1_n_0\
    );
\sig_token_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => sig_token_cntr_reg(0),
      I1 => sig_token_cntr_reg(1),
      I2 => \sig_token_cntr[4]_i_4_n_0\,
      I3 => sig_token_cntr_reg(3),
      I4 => sig_token_cntr_reg(2),
      O => \sig_token_cntr[3]_i_1_n_0\
    );
\sig_token_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555EAAAAAAA2"
    )
        port map (
      I0 => \sig_token_cntr_reg[1]_0\,
      I1 => sig_token_cntr_reg(4),
      I2 => sig_token_cntr_reg(2),
      I3 => sig_token_cntr_reg(3),
      I4 => \sig_token_cntr[4]_i_3_n_0\,
      I5 => \out\,
      O => \sig_token_cntr[4]_i_1_n_0\
    );
\sig_token_cntr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => sig_token_cntr_reg(4),
      I1 => sig_token_cntr_reg(3),
      I2 => sig_token_cntr_reg(2),
      I3 => sig_token_cntr_reg(0),
      I4 => sig_token_cntr_reg(1),
      I5 => \sig_token_cntr[4]_i_4_n_0\,
      O => \sig_token_cntr[4]_i_2_n_0\
    );
\sig_token_cntr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_token_cntr_reg(0),
      I1 => sig_token_cntr_reg(1),
      O => \sig_token_cntr[4]_i_3_n_0\
    );
\sig_token_cntr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAA2"
    )
        port map (
      I0 => \sig_token_cntr_reg[1]_0\,
      I1 => sig_token_cntr_reg(4),
      I2 => sig_token_cntr_reg(2),
      I3 => sig_token_cntr_reg(3),
      I4 => \sig_token_cntr[4]_i_3_n_0\,
      I5 => \out\,
      O => \sig_token_cntr[4]_i_4_n_0\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[0]_i_1_n_0\,
      Q => sig_token_cntr_reg(0),
      R => SS(0)
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[1]_i_1_n_0\,
      Q => sig_token_cntr_reg(1),
      R => SS(0)
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[2]_i_1_n_0\,
      Q => sig_token_cntr_reg(2),
      R => SS(0)
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[3]_i_1_n_0\,
      Q => sig_token_cntr_reg(3),
      R => SS(0)
    );
\sig_token_cntr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[4]_i_2_n_0\,
      Q => sig_token_cntr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1040)
`protect data_block
zKIM0jYOsXwpCgHZUWGTHdWZKxbuACRPzwYeKEsrpUhtJeY4XbN/lDcASwiMlEvNjdx6YTZ3IggZ
8mqPNWKyNsHbnVgZdzGtVgPDQin7VEO3Xws9zCYECATHDOYItnN1uUuf+0C5lOIxI7HhC4dpMLow
Yiy59ApZrlSpFdjAwPj6C7s5HNyYaVLscE/a3fzHlSib9NiKklyvA8OnnJZJ7DzivJP+ih7yOmYx
1nLH7q9VSF2INCMXE2/DTFmrSgW9m32zeYTc7T2jW/4S4m3vnFVa+3gDdzxiZab3Nxt4AbYZ/Bk7
RkCDyjv6IS2/coy/ih1IrJt8H8QT04Wqildtd0I7K0auTkzizdRJYYt8A2SBfCUWuuZy5IGPgTQH
CW294yNjmAlsbTeelBJy/JScWLzQT6xFgXCvpUop+PsyJuLRHejwcu/6UXdxQOZfkohXYE+maIH8
KelegNR5t0EBRYPPsoHRp1iafK71BUU0hPwSvaukD7FiCH6BI8S2GrjZwiM/8+Yjw3vxV5v0r3AD
qL0YKFWRAvXV6SrHpoVMd3ZoJWvdbt78jMTTnGgarHL+GT3R6R3Mit8BGDzhPOb51crqiNRK4fiG
tpceHlCZibfmLoEfWfTlWryRg88PmhXuXeHF6Z4ZhwBO/CSU8TgcJplWkXAiKcpT/zBkV1w1YD+j
0ZLemGRIJA2q45WLuOAIuSTdHX0TiB9hY3D8+HbRun5tuFn3LGmpE0Mrq8nitQ/IEBe4tSYy2D8Z
EYEhGueAKPI4g/Tx5RCGDgY4pRkhrt1x4W+Cyq+4f8i8N+BAXZMQ5jzKQLBN7w/OIQxURrTSbjYu
bk8HMy+msDmmFoYtbQYc+V+zeIo1APaZ932pw+bWvjBlq0ie6i1djuTMtacL8/cA97766/pwA05b
gRsOid+y0+MtSvSH7Tb/CP3zE1Pr2+m2O4SmwLMYxEN719fFUBoOLHc8y79smp4SLQPM9rgY590H
ASyiSI+CieBkIlH/BrV4sTUBna0hcnoUsojJY3LyW/iMKnfx4coSSQP9clbTBfWu3pmH/exTW9eW
8PfK83fMD/DXqhRD+BAErsxynUgWrTdTKOo3DE5iZzr4d2qLYp0q9h88ZgmUWowv1ES1VFqsmmnS
Pf9eG6hEPxcB3hU8O2jneyKIYWHTlWJH2ReM3z7ScFJVHSaxhmF/6GP0ajU9IDUBi108nJp7Bxk7
4Fqi7GibN+NhZMxB5LSG9KM/fngCCKTSc3exyU73EqlsZAJNgFo7n/PO417Y6/VcRc4GM9+Yj1Eq
ULrh78eoXfPN4If6ytSS6ZJCMycYkJGYcE34Sg6XJhv7Q0uFrEMLEdWcSkTu/kzh9UsXPOapnDX4
EKkjM7oYPPq1wU21wBs=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  port (
    empty : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_0 : STD_LOGIC;
  signal I_ADDR_CNTL_n_2 : STD_LOGIC;
  signal I_ADDR_CNTL_n_7 : STD_LOGIC;
  signal \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal I_CMD_STATUS_n_1 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_6 : STD_LOGIC;
  signal I_CMD_STATUS_n_7 : STD_LOGIC;
  signal I_MSTR_PCC_n_42 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_10 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_3 : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_byte_change_minus1_im2 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal sig_calc_error_reg : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data_fifo_full : STD_LOGIC;
  signal sig_good_sin_strm_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sf_allow_addr_req : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_xfer_addr_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_xfer_strt_strb2use_im3 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf
     port map (
      FIFO_Full_reg => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      SS(0) => sig_stream_rst,
      din(73) => sig_data2sf_cmd_cmplt,
      din(72) => sig_rdc2sf_wlast,
      din(71 downto 64) => sig_rdc2sf_wstrb(7 downto 0),
      din(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      empty => empty,
      fifo_wren => fifo_wren,
      full => sig_data_fifo_full,
      \gen_wr_a.gen_word_narrow.mem_reg_0\(36 downto 0) => din(36 downto 0),
      \in\(0) => sig_xfer_addr_reg(2),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => I_ADDR_CNTL_n_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_11,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      \sig_token_cntr_reg[1]_0\ => I_RD_DATA_CNTL_n_3,
      sig_wr_fifo => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\,
      wr_en => sig_good_sin_strm_dbeat
    );
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_2,
      SS(0) => sig_stream_rst,
      \in\(36) => sig_calc_error_reg,
      \in\(35) => sig_mstr2addr_burst(0),
      \in\(34 downto 32) => sig_byte_change_minus1_im2(5 downto 3),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2 downto 0) => sig_xfer_addr_reg(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(2 downto 0) => m_axi_mm2s_arlen(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      \out\ => I_ADDR_CNTL_n_0,
      sig_calc_error_reg_reg_0 => I_ADDR_CNTL_n_7,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_13,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_reg_0 => sig_addr2data_addr_posted,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
     port map (
      D(0) => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\(2),
      FIFO_Full_reg => I_CMD_STATUS_n_1,
      FIFO_Full_reg_0 => I_MSTR_PCC_n_42,
      \INFERRED_GEN.cnt_i_reg[0]\ => I_CMD_STATUS_n_7,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(1) => \I_CMD_FIFO/sig_rd_empty\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => I_CMD_STATUS_n_6,
      Q(0) => Q(0),
      SS(0) => sig_stream_rst,
      cmnd_wr => cmnd_wr,
      decerr_i => decerr_i,
      \in\(48 downto 0) => \in\(48 downto 0),
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg(0) => sig_inhibit_rdy_n_reg(0),
      sig_inhibit_rdy_n_reg_0 => I_CMD_STATUS_n_14,
      sig_init_done => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2_reg => I_CMD_STATUS_n_11,
      sig_init_reg2_reg_0 => I_CMD_STATUS_n_12,
      sig_init_reg2_reg_1 => I_CMD_STATUS_n_13,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => sig_rsc2stat_status(6 downto 4)
    );
I_MSTR_PCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
     port map (
      D(0) => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\(2),
      \INFERRED_GEN.cnt_i_reg[2]\ => I_CMD_STATUS_n_7,
      \in\(36) => sig_calc_error_reg,
      \in\(35) => sig_mstr2addr_burst(0),
      \in\(34 downto 32) => sig_byte_change_minus1_im2(5 downto 3),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2 downto 0) => sig_xfer_addr_reg(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      \sig_addr_cntr_im0_msh_reg[0]_0\ => I_RD_DATA_CNTL_n_10,
      sig_calc_error_pushed_reg_0 => I_MSTR_PCC_n_42,
      sig_calc_error_reg_reg_0(17) => sig_mstr2data_cmd_cmplt,
      sig_calc_error_reg_reg_0(16) => sig_mstr2data_eof,
      sig_calc_error_reg_reg_0(15 downto 8) => sig_mstr2data_last_strb(7 downto 0),
      sig_calc_error_reg_reg_0(7 downto 0) => sig_xfer_strt_strb2use_im3(7 downto 0),
      sig_calc_error_reg_reg_1(1) => \I_CMD_FIFO/sig_rd_empty\,
      sig_calc_error_reg_reg_1(0) => I_CMD_STATUS_n_6,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_2,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_0,
      sig_cmd2dre_valid_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3\,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
I_RD_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
     port map (
      FIFO_Full_reg => I_RD_DATA_CNTL_n_0,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_3\,
      SS(0) => sig_stream_rst,
      din(9) => sig_data2sf_cmd_cmplt,
      din(8) => sig_rdc2sf_wlast,
      din(7 downto 0) => sig_rdc2sf_wstrb(7 downto 0),
      full => sig_data_fifo_full,
      \in\(22) => sig_calc_error_reg,
      \in\(21) => sig_mstr2data_cmd_cmplt,
      \in\(20) => sig_mstr2data_sequential,
      \in\(19) => sig_mstr2data_eof,
      \in\(18 downto 11) => sig_mstr2data_last_strb(7 downto 0),
      \in\(10 downto 3) => sig_xfer_strt_strb2use_im3(7 downto 0),
      \in\(2 downto 0) => sig_byte_change_minus1_im2(5 downto 3),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \sig_addr_cntr_im0_msh_reg[0]\ => I_ADDR_CNTL_n_2,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      sig_cmd2addr_valid_reg => I_RD_DATA_CNTL_n_10,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dqual_reg_empty_reg_0 => I_CMD_STATUS_n_1,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_12,
      sig_last_mmap_dbeat_reg_reg_0 => I_RD_DATA_CNTL_n_3,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg(1) => sig_rsc2stat_status(6),
      sig_rd_sts_slverr_reg_reg(0) => sig_rsc2stat_status(4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_wr_fifo => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\,
      wr_en => sig_good_sin_strm_dbeat
    );
I_RD_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rd_sts_slverr_reg_reg_1 => I_CMD_STATUS_n_14,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
     port map (
      SS(0) => sig_stream_rst,
      datamover_idle => datamover_idle,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_halt_cmplt_reg_0 => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_1 => I_ADDR_CNTL_n_7,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
SFoQ2tXDMrL2nCJbfpmHXuteJlKaWDWl3o9OY1miFvmYb8EDywmDpLUHQktJ/VoW+17fK5WHgFVI
FZV1B91GDQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mxGWDRjEAsKmBqldxevT1RKZvqK7vn0KlTODVXNGlRcGf9zOAmj0Z7Ppu79POBDb8oNQyCY+2q1q
BddzhQfh5WLIVX9BNUMIF6M6IF0elM4GMSLHGeYEwqSaMPC+thuR8FGj1J7z6rH+43gDYhtIeyY+
ZuZUz/Pqg8Lu63Xwe+0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HLwPjQzkuqv5FEDBriEJS2DikBeIHB/bWuVWooHY5ChdoHatcmqCHpSvnGxVzLwObZWHFys2nR9y
P3zxywjtgtOWq/n3cYVa5li6eyiUmGXv2OE8nw1nLnAY1kzBvGd6VwQ45t6l4Hx5+oqpIfuU2KI2
7/Qpj2atiTN3Y+q5He/BMXLIxF9vWuU6XL/+HsxriGAumcZDuESdidlxOztbW1bFhYr1/qWwou2q
wynnRVKYHL41aWycgFdkDoDEFFxv8ft8+F5Ux+J5Hg5XdgRULJc6uUQE/lDG3zOqzPftlODB52zU
d0cm8gFOvSZ2nO8ZB8THnxoAGe33iIZJfMcefA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jlR0iZ4fp9QXiFgaT07DMAK1YFLyBpsOGOOR9j2PWImFEh8oTBt4cvmGo+2z1Umbt9OMQwOhyepO
QIsKLFzUXYUba+SFFLBoCiaww24KICecbUfd3VV5sg2bEJjAdtYTT6mJqyc3vQRvBlONeBFdIGy2
AXqdK7QtXGLsLAIF/z4FG8cfG6nSD6e16gccBC6+kl5MoShdnmebKLyoo6UKFdMbDK88sHvTcD9S
LNCau6RK7FkTZg23FV0tf6cTP9Rray9YEcowm2AAh51Wldo2lGJ2W5iiDatRKH/W1bu7FGWZG+OT
+VZE+Ckiuf4T6cuu+G5IbrtMv6a4U93R0gtxXQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
p/kq+JjPPJbOTWT2SRiPJ99/iH6kkVGEiluRRXpuRN+j+cVPgJD1v4QVjw3zMWLlvTGB7OOqC+JG
Lc62Wiizd/BFfGj2JYkTZMatcOWok7A87HK+vRTjr4nZMApD2jKaneJdU1279KsIEeRfImCQ2uRl
QRNMH3PPdNGYCnOGgNk=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kyyI/O29YYc5VBwhz19i7AV7MC75r43hHVKAOTBiGBhRu8zZxCwGGcNFqc2HgHcWC6nq4jCIbIXf
S3FDzPdasegnERlWvoob9/SXM88zKsyeTbUf+DRu5lB8SPROBMaIhnj375C5XLowL17MXZdmB6fV
X5ukCg7cNhCjssKt/bIJibWkfna7hvj4ye+CLWmi3LdEiix8KTwRoBS3ZJrjM4/N6FfZkXerVxs+
txkhdsmG9ga1g/xErhTRilhqrV2WetlpX86qH/64sRGVxrWeEfNoHhMZsqEK0jWDx4WavKt8XY7W
NDzMXLZ2m5Dv5HMiJWgFG+ntPwgiYYtBuwu7Eg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tv6UL1ZWqo3dAIlhN5UTNGzJyqzdHpCqh217JPvIvHiWJgcFh2tw1n7HWnOPcK3VhCt31AGnCEFe
HpTiinXvHna65L2X2HhtNUrsgvZlUuh/oQR273wp5JPFDPD97NQ4ELkGI+w26HTYLgZ70K5rQo87
D4AkQNRuzTRS5G12yb4RU7ZYgmkYLuq1UyqjlxyN62Del4XoqZyivOGw5H+7wlfkNRu98iQwqq12
jthZbH/ue5wxZJUcb7NmEwL+3abpyDNmWs1qORHOFoE3t97/9XMmeSCpM2+KnSKJvsV5VbuoTCOT
964fsEh7ey4IVb4aum095gQjLCqTmDm8DWFmaw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Oxo3AgNmVWgrXtMKDIThYfXr0YJfyFr7Bsjn2ge/G72mb25MA8Dbkd9ZZPtwqU1poazNnTng5Cx5
s8C1zMNEoo38jNY8zEUBjCCuasJgeMo5xsiha+3ZIBiuHS0KLrjLaPFIQZdsYevb44fg6J5YQLn5
jd1M6YdNMd1VwSezDxtbk9sN8ExPrmtwum/6L1ia9j9UlIzPTEaJ60Xz7tloPsgsbkborO2JLiIk
kIAY2q1b8tuhHzJ5DoXlvIo49wSDj75ncLrkwbAd26huob7aOmX1bS34pJLF17JzqYH0MoPJbHxb
RPdD+qUawXFsMSs2fOLnZrNxeG8L+TyAT0N8tQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CIR/vwxo0IBrPr5+bMp2YuBCQTNBRIIbqgEB18Oewkc8CuHzGCAgPyQUBUKaUG3bBy+KDOPVxBP5
cE/d3QYZAT11fyB1OMMTrjmEIZcr0Vk3nVTAnivoxxxkmdzPjkj0OcGcU9fMArPi3dfTgIsKdtCq
94+mV/70WeprgijzuZFWD7uH+gVioY/+rq/Wc1O6x1n949w8YGgSCTurUvhsobx2bonoC317J0Wm
IX17XRkSBIFgzqA8iC+GV5oCfxIGkihKmXxjIJbMamlOdCOycEkjkh3JYmm7TLNxmI65iffsabR0
t5+iI0l8eJxFhElzWeREqE43cnJYLaKZBUA+DA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64880)
`protect data_block
zKIM0jYOsXwpCgHZUWGTHdWZKxbuACRPzwYeKEsrpUhtJeY4XbN/lDcASwiMlEvNjdx6YTZ3IggZ
8mqPNWKyNsHbnVgZdzGtVgPDQin7VEO3Xws9zCYECATHDOYItnN1uUuf+0C5lOIxI7HhC4dpMLow
Yiy59ApZrlSpFdjAwPj6C7s5HNyYaVLscE/a3fzHlSib9NiKklyvA8OnnJZJ7HzFABTNTnbKZXkm
Q0l0yE/7A//sb91tPCpRZrRa0vjKC+G/WgJk2jUE044lx182/jetpPeD0K4x7bOWsAR/+ymthUOA
REVgHO+2S/Hi0YTRfHPkKOj56q0/Swjwt9iynQdMbic3kTFjBXKrJCVicKHFyKuZ4RDJ3buUFFYZ
tSpdZ1JG92CGELQKhDAjohFVlDl4uGPwPWLzAVSnbyPiWZfCeecoMyeGX2uPbUBF/7nAVbighyB5
MyrF+zyi5GuoSYmN83Eei+k1jEXV36Sh7VOegOZlkF8iYDQbGMOrp/fllIkqG0Au+915CM4Fk2Dw
QetAlze7HFEKkeBO5YAnyf2bzlmgrNqsBtxcN47Ji3R7/WNif+tmDYQUZrAm5XM04MYCV5qlEhJc
Qjq6yoa16MNazoU6yYm2JbnqPxkImVWWGz6bvhEEvPJa+LPlxsAdnhqU4ZqR67nKXyGtLGfQOTsx
6frYM+ZurocNdfWH9Q9u1UxL1035P5cq4cYjGxpFgJDGVSHfvrmqSWR7+SAxf6Pytx0fQ7idzs0d
DQ3+6pgfBKLUdMWmFQYa7iT/r+r3UO8exHnXOyMOIEk1jWKdg2RFGLN55N0+P6krxnlU7CSGu/qF
1suXT6ZoLEgiFfkGOS32KIj0CY0aOjjQ53FvRIOsgngZ5Xd4MrAJOEBZE5oJbJMp4orJKzZSR4Si
NDv41UlgHkHInlzwhMeyxdBHhbUKAZilzkun48brmzkgwG0JszzOOOBNhTED5MOnCR7nbNppQlUN
zjw/ZEih0ivmoxktzGlKSvxNMK6z3M9lfryVWKGFH7i7EYXWWAJGpYjM1zdcwupAYOBHw5C0jasl
jrkDS/W3pfGyngGIEQsUoflRsvIeXyJV4l6Cd9fkLPD2FpJ3qAqZgB9ThPuXj0rLdNk8XkbrRn5a
2bv/3hHcCgP2WOrUgfTliwmp/dLWipB5fd89LEOLEXqdjvMMIuqVPzHLzgAZOMGo19i01E2W9CoM
ykGnFVzIRsAn3zm1TuPV8PA3qy0TnW3ctTCLhdN86kZ+JdKdyLBZ0MquAyMedDNDD1azo1PoFf6I
tsMYOAmfibnaiaUfZV9QwC6KmTEckq9donPwB113BXDBH3r6k/O+dQkWjaKi/EMUB9dDNbsAzHO8
QqLR/rbx4JkV11e5DsOU5qzSLOzAbRtjD7OHQovEz1p0Ba3j9KKfRuRJ5t41ZTRh9IVgbfKpUjEi
sQG78S9gip8KhqttBteQwTv2eNvQD3DQBb9emXMVTp6wfaPwMbvQPJawZKTHseTV66T7WgUh5U/+
r0tNTzBiYAVtdf1nsluR+GOo2KzoY5SRCkzSE1o3j/is0YIzcoYwd4s5++sTibf9//lwhuCUUXBo
Okk8Dl6xJ3GuQ5tbz9QPPTrrFBcmU59cWsk6fsn53lZIPV+OQR0XnGarhfUaJu4HNXJE807Crs/H
PYdjc4It8CUgWUd0d5Lh2Y/Pd+UQHh0RDr0LaWtRf1eVTzNfgvZaqDI51xWe0VCqK1Jcc5TneSSl
OxCvrqpt8HxeBpvNPouDSG82DCHVFD/6kO72YMRqkvA9yvfvywMHWZ+7KSBKnod+8Sy789tIHryL
VlvyRcABqJQJgxFmkm0LBL59ouPWHpWTIVgPNnyms8ezpsVXQIiI5X4qE4xztFKI2OpT6vEQeNZq
BEzVgysmOHWk89PSxmA2XYrJYmJdPawdxuLh7mSHhV/xD0xy8q/02J76ZJgQGetQNjr0KLg45lus
hUTVi/lMl4g31f3cCCI3ncczE7t9C3PGXp1oCeVK1ShxgXffs06+l5B+tl5+Y0nmOKTnp3sMhN5e
xC7yelIDguWtpy29KpoqtgjG+On1j2jn2bTHROdSxnOu8PsaWvCJt4D+F9ardeMhawysxHwVfFFR
wLS4Jy8BUQIXSqO3Nb+8tpXQI7RQFaE+bfaVe+UKkOPiP31Mx2+4z2TIP9JLysjVOLtvK3EKo36c
ouCD5oO2dT4IADX/fE+Gq79nztt33uihhgZod5GCzFNPHI+HMjXuEmbhRZ/6YBRi7z1NV4hgpABA
jFppAtl0Unei477eUF4v5y3pIZHdMHdwoY4a/rToSbfYh89K8MDQc9g0YbaHTqkAkv7YSTRXLOlZ
z7t1Jmw3n3F8f/V1BidP/DYodSQcDk4JdVo7r8g0vbd01Re+EWHblbe7dWkWxML3h3Rp9PcclmPA
L9uD7/K36cELdMnZTTlNRMUcjqwrvBosYgalWs0uudClS9o9qID2LRVQ3tKD4YIoLPS4td/BK4C2
1JUojvdvR3B+9Se/nAiTfQ1q/3TQsuKVpBEwGdCEG4MATz83FzCAyX32nWaX9AqCTkCZNW69+0Xy
hPAhLp48b8/THylukaRKgtVQ5fnk6rPiUupPf0asD49PFpiEKhNczEEV2+OcI3Z56jNEIb64gOd2
Uns36W7K70D0DNnOe8K21Ip7BzSmKy714spf+iw6mbtpiNliaipcT7I/4JSahA5eJtPhShLq7YV9
thmO3Gl1Z7L93ZRQVJVeYXywGGqREhlUSw9Nkc4D+GzDUw1iqeqBaOxyh/ajpAUCr7+ST+XVpBuh
YcBKJBc4ltjVyJJsfub+CMl9YYon64Vk0AJ1b92BsEZaxGc0ms5qiKRBXplOy/oczXpEFax4bCIk
x1fk1QohmF2md3c24VXe0rYymJMM5NkjkjdremI3NYk7hBfrtduIguM2brWMD1HvCnzU5s9AQaee
nqbZ4/vuA5WFwsFaHtrIlhnc+bWCUTAnYnNCuQPQeqtUOyAYbzXTopobwhE4Z7obt6c3znab/cmI
S4M0KEyUs/P68YP6AL3gkH6IGd9Msaol5ZMIckkmT3Kds3fzRyEU/eeBGrUl0QS8U+YtSuzvS8+l
DbJCPDdHT1AjCC8hS48O+nZWibylKBnadP27JhQkSD1SxE7K82BhXG9IBqBWALzjaF/LodkgcdQb
y6G0Tq7uq9eyVcih8c2skMKf9GloWNePqN2yUgZcESHdYYBvWrNv0upPa7s7TF4juOwnDNG+vmOK
1pcNB3NhZNHSuDJY3mCCMiYmIVYZTsU9Io2tbyHem6YAAyb19VMmcujq0o3gupPMESRpTbPfnnoA
Y1AJGSaiWk5twQK74MOKhE01nuTWt34ba3UB1DMI20E6EuyB+gz6wIqYYPL+OujzBhy5wPhHWHoD
2PL15zOhqinCSTWXbE/iOFnZEJe2M7qXkH42Fn4RzXD98y2NFiF6Fpenen+8uQPKoFgVtB1aMJ83
bBqL0ztoRa/llQFNMNlXv1AEzgL53drSpreovVsI8TBx0rtTb7WnGdUaYqGgc9G4ClqkM+GcV5Ld
vhe3nXazFB6Zp3cIf0Mg4kzpI40uMXprLTd0E7IlfCZyeeKLBHa4pP0c7rFiHYyMXbjHdiveCPht
6WBgUwt6US38WMLun41ISkWkyqBy8vlx1SnqFpXAqbZR4WPSgXpA7UK5DB+4B3uh+ZZwSXvpsueA
z+OCm4Bvv1jLzNXxlmY8iMEwdN2sHVx3D5zfL0qD84/K5AE2uG1IQQeHFdwosIoD/roLWezDtuWh
biSRIQfuu5vSY4+8IBOP/j1Pvl+018bhPKpqVlQQxdY2Cx9LBHFjewB0zc5U+uTkSQxA8XX5Ahn8
hEf9ykG3cBLbV8ly1tEJsL9BkpdvmksURi1rttkhQlLbpIVzCNVmGuO2nCN88l96PksPVT6n2Ljl
jzOy2Ch9Txsq+RlBvMBXm+T/lCF+Iqp0KbKTcaQFMHjhLf3QiN78RQ54xPBgogM8kbvhVpm/Rfqz
GMmxAJvFWkCDGAdkfk4UDgUI/UgWqb0237B3j3Z+KnD76AmJX+kYzN6ky88nPOh75AzRkBmAOjTe
bOxUOnNM4y9J6HAl09DqmiKJDSTLAGxKOctPQo1puCY1/SOZV2AXz2ks3sCTN7KyL8sN3biuW+L2
6DT96yKG4RNTfu6J3jW3IJiuUMwbXWkMroqE+sezptTqafeKTxywCXD//qrXtiLpunZOisrpa9bb
8zsNdR8Y5prA3/BoCRrCVbliFsh0SZzjux/RT5G7QlghfcGak+zNy8hiHMTnOo3ocD6rUSAdbfgD
bIzZpcSNUaljBGHZfGNOurWiyF8733dGSIv8hmuykTVCBv+JRcmj0V6NdJXRcmO+pQH/4HabSWes
74ZLjkQnnEkcf6MG5bFA6ycbiFyQOUt6rE9x0NZhasrtMAN5qiJNa4OvqkyXsgmPeJ/Q3Cg8dsTB
fRceg+SB8F1zvUuIwa6fH3hCGJphQu3/w94SgMGqkiSAWeDMhl955MUbzwIrgB/b7DPMpJ92+Luj
s3aUEDparVxms5JrlKwwgYFrd7cGYPKDSxMhs8wPZn4HfT93m/BlOegYSQyTjS14Sd9IXhwwFalt
gO14AhuJWqD/iet0jVafB9Q2k579ZZkcQc2QP4qofGFbqlrh27WbQ1dlklyOP1793WsDkgJ3d7il
1vrUPT+DBg8rzB8INXSh+xXTnM9ksF7jR9b/hSQLCM4TMtyFdry0ucHXrlcodridxtDDEKKhI14B
jigFA8EZ4lKrOy+vJD9g/KbrjYgKH+2zBJxWUBso8OaO0bNyPcZTeXSEWdWhrHvcsM96uHYIDMyj
8G80dO9kgIzJDbk1QxwsN5JiRIaqnIC0raMih0QJ3zrr4LrZZov/9heSFUNF4oqlbOnPLCGMmx9v
lj0mx9koAZPBjNk+XyeD7W9KkKZSyBNJccWjdoR+IrgPDuHrYo+Mg+0S0XFSce35sTnU+Vl3/y8L
6/zA0BkOCkqog7JPfPGs9nUyL1oGFqL0fTg5eOuNT566oFd25ltzDQubwOdy9bqtZ3ZnX84B+dHt
NQhfuxNvSMgSvhtpeXwRV5HE5qz2jd8FCefaZs2X54NidL2jigiI8I2kZJhrOpB005bZLThkJkdD
rP+2miuRfQKvRqtQgjFSyj+SaQwvs2qyg81SixTmE4uE9H0RIm62xjxOJwqkUS8b9iQjStFbLnHP
3yJ8qLg8WFuGn8c0WlxiFq+vsH5oFfsgQfTowMZsXpvzHrvto1AChvSYu1O29jt5ZmVb2LhKFEXf
xg3oK8BVqZYXpaUGhGRd3OT0AbVd60UCcvIQhoBz5WqeEd/ISKR5V+/oy+gaTfaZ0329JfutXhbi
AFkV2H+oPDSeYNaBvhYFluFEq2UV4xASG1xXf9DfvTh8ilaokkppUYoD1MJuDPR9q59wXUBQRx8b
TRxIGHWye43mm5U30MJZZuWDhQ9OjWOS6OiRiMnQW8N1lHDH2WCb99Z7tCILlnPUQDOhPTQL75Dh
eMOoCqbiZfl08V/MHIbU6kUe+WHrnMvXhjY9UKvQIEFpUnZBjMuWwYn681qMj77mBBmRLwo9vD+g
ZZNTizesO3z4u0q2hnFkgNCbAWMpyZMHBR66Io6P5a7V2CSRXg6UAxk46CTP1nBDraAIn1no07Tv
5gXQjo9zlKgmQXI1J7jJtzpg7KD0PCHD2MmXC3k9KP6Z6YROYTD7hOPtKvXCOW1D1yTTSTjJbCoA
udgYjiTQpfZSMU2YGsH18l3YY2cxIZzw1fjVAFEoHhU/QmExelB3+SCm0mtgkPZ4p5Q/foA8IC9S
M1UwdlKfKFkdIMc8WWZDWghzLRHJ8z0SSxoLPQE177NeJm7Cs/M4uuKDUEeZWMzF0nATHGBQ7l2Y
bAZGRDTmLM0/8zpYQQhut8HnrDngquQWSJMf0Fl4xYQ4CHy5HX6f3PdjjgI8j/jZBg9kX0gezAeK
fgd6JrkwnJp8M/ApD1fCQRZhrRiY6aceEbYn7ARyGwQSpf+vBpeUw7DwzlA62T8eo6N3z+KS06RC
BFXDDuz9fV9slE2JXEqV50+HblkvdhtdJw/QYvPltgMl95nPH0akTebdVL/b0wfKcOS83dc1dwkY
g7DYAzvkL7gjRm+oYDVmMeXBTPdY0fmQA9KWb32ER5HVuynLiWJQHu9t81TU829cYcjiYrYPsnEP
esaKHmaMU0aqrDjh7LP43IVobsPgw1WRN2xPBqxqLQXNCLp8NclHqfENLd9vBRwKQ3CjEt2us5Mi
3poEhUn6EOPEUkmJNsGZvq+uFmOpFb10zCFCuE+jP2kIl6jJluf4PKvqyiSkItLjSNXlZ2FP5QBY
Q8Ro1qsWJZkakCIOHD4jqLdOgXBAIrtB2ZmvuSDo84biIn0yMZUEvHuXNUNDH6YlImSYaHnhkUd9
vw51Ql54OZIUxiubJ/26D04vubYUHd0SaqRfPYDTrAR5XnW4DeJTqpfCR08vjaPNcybFaHj28qob
znjmQ+TNBTI+eKjz33KdgmsqM/TB9U4dEM4VV2HtjNzgYExpA+DDpOON1rm/8ETP1qS5TO6heEni
80FV+uNMC1q7nKon9nmMBbiobYlrqrEDuusHDqBPbBtV/BUm3h5TjoYQpFAX5+t2ipcYzpMl+UNu
WHAmVEP85qwc0RnJCvbZPPNDBkTpv4xBNwbahlxQbKLx8Y23v+4uHQGHOw/DdVkkz3TklJ9EHi94
AsadfTha5GOm9LcZqMfqGdD51BSDJGH+erQ60dJ1lRoHa7FRVbK3QzxB66MkCNSYjUYLMaSNIywE
G277PEwZPKsQg3g4al5SrnWl2TYGaB549bt0A/dw8g2osL0/I371SspBvQLJLQ73IuGl+xXGGDSR
OOAS/LUDrd1EFcHwuoFIrh5Q8oHkkz/qvCB7byJZ8asMGsY36qssIu3A4Gd08UNaQNkwMeeaExQe
/w14YY/SsWpPxdonn/1ZTopjDMUWOjMUR4Dio6ZY7UU18/eQCDeVtKUmhT2s586l/GNORuBNkcJu
cuBq4z0gqra1hbhGej+Rr53dARnfHPRgimgFc/V5CqbSIngPFMR7XNpNkoi4Q3CiB+GCe8dfKQpn
hls5x1hv1ns3pJn2qPuAxQFc327Fm+hwzhylDH0DSF5veCYSnrDzs8MUEmTdCMuvZq7ZR+ncNLSc
W+qYfmTo6n7nuSyp1/z6NxTepj+7IBwxe7DkBGMwI9JmJIJP2IEMUO8LV6gxLbH7WKF8+nirYIJz
Y3t5EEpNxAX8cAmQAUaXy87ficw59mcXRgpCBwL71PZNykZPPOlTTHdXEGf25EYStKWz1ombrcvc
CGqAC4OIQk8ddwk91hd7fCNhi/FETyuszajORgBv/CeQ2VtqlfPN/jeKm/fCCP8wTU/4Xmd6lik1
U6sE/vwX0MfxuRU8FErHJMa038oQ8tPsxdWHtWhl4GpIsm2q8nCinMIPkfTRCtnORXi8POVzm2Mm
sjiHgX9XKV3MqjTdyGTqC2GBTSVKpItvtnkiK05khx9K1ZCBtt6bDOTyGICy9BVS4rkXTe12G9EM
FnCqHkfmMmIlFNLxXBq12oAoTNkfa4dtXG2j7krnFbso0QuJortg5bRhrdklVMN4tUGGEoaTQK4U
JqS4OrnkFQ64224989apSHCEiL0Xe6YaUkvg4dHNsOhq+Dje5gcLvTgfjbORjUKFGN6r1tXmqUC1
hVQTrEiSP73vT6fFpnQ8yNA7CcAS3hns3plQOAFfCpEOhWrkwfKKQbamQ3Sy/y5uJCyXBNMHez8F
KoWaTuAJpwl5cZoSAhP2hA+uKxnKPvUQb972lokl2SI0c1M4Ovpx0JF2CgDMfWFikRbIwAccZpmE
kEdCzEAGyRn2T8Cxbx562z1eacJ054wTbTcYIoxuZJfha+tN04Orj1d8j3Rmp5byXm7db4NalHoj
Obw9o5mri6mVLfLIHk2PvKTgnH3MjQmJm3Dhi123ruXwgtU2RuKpnPi4nq+TCsg2KjkSxM8EXyIz
Yrm6R0a0Aq4VsOos9yWLtwnXGzCzc8VFLEMJqwtba72yWXKjA5OmjwQDdM7AgON72LPiZ2FIIsTk
ggNVs7wd1FrpFTlcLVVUQxI4yTB0V2C4+y4HeagLyRzaomjRLyVEVToJzHg4KnJ0qgWXn2i9s0Ht
gRK7rbfTit+fXbw5o70SvKktjmvtA2X7MNmo2jvuHVv+H3gM8gnQu7SKBMyGMeQUOkO2A3Eg2zSb
VKnAaHHXghgyiLQ6/elRXSLVDU/P++X/p6cF7mfm1DM0i5v4QGaL03tGoV93De5Sn1PNwn5zK7S/
OJJK1Pvco2kCnzfBDdbY+7wYoy6e1hp81sS7U75Naf95TxckUpXM0IomcPEQcDdcTFILRzmUdCeL
VQZJbJPrHq5i+6kSXQqY5JoB9Zz4lq9xF8QCpHGLrl9d5QXtB45Kxp0kBJaMUmHAcrtmkKIw3Z7I
NfrtuX5FzSu7pE+T+FchBqm6M1YpTA90fbQYTFAGAr9FSBPoY2Z6w3O/tgf0QucwlW52uF8iQsLl
QQiZQU3elcrm5RHv7m7UJm2vV3mLk8hMX9pPvsjJrjZUU5qDw9SMPPiWPas+UtrbdjSfznM89T3e
VPHEIT4QmPBYQfm3wKut2Q1nhFgNJRpebMHs8/ypbtnVy++IbFYPosfX7jM8Vc5Yvct0M5DWCrwq
3A0AmY9UOYpUjGLT9HT6g2/Qc/xXIllIpMDJPy7j+t2kIpmV3qW+PKOu1Uk4I3AGYIzY5ATbVBvd
yZtrqjG9db8aP2FdlJSLMnPs5BCz7FoqYvFFJVjXUyj1b9L7cq3Ai1Q00PhRA/sc/7GAL1tIsYR2
LG0JkDUOavMGvvFbGYK7KR96O1cotHtU+pHU+Hz50MfFcIgKY0I3Zj9Nj6kaYOzq00rF8Ez1qKYy
ivKwh6qITnw+HO4PiouhyvxX3IBpXzjp6qPqhfU4VsdijJnIKkufScBRmL1hUHDsX25HZLDBmHKq
8DqvYzyMTZFDqB76YPj6XoQpabVQVKfClNW6PuHgcexKseSuEQWMLMKy9IW6Ye3Wx2ibUQrMfgCq
v7+YJfAQB8Rk6LUIQuOy62e/b1uYyMCcptUY8OPQ2AISmH4zTzhTkVQuubKd+/OTxx8tt2YQlxJr
UYKJRSGWPTRHW2iYTZEuem/WDN4HzFxATEnk8PZKouHcSlZdXtIFCkTm08ztss3deQ07YxRx4y1y
p9it4oiFxMLEO/4hzqpzwfpPIVldCBMJfA6f/UOiH9Uiw4N6F4HLI/i8aHQj71rb0Sl/GzH1JUTe
zmKh5tYgzBPQDp8TxWJNRcQQ+4IgiOsax4yH3UWfJ4Pap3+SloLeRlrzO5eni+2GLP2dL5d9Ovjz
ef6cX4fU6/uXJgCHKgSuPyw25uqEQwdP9l7qfjCs3noEinK2T9nvyvwuem5K5JnVMXolMYKuKGKm
D0PqWJUW6upi9qXizUs05KexZvXKNa1g3BzQfCR6ISgNM39Uet2/qFHvTT90uBm0sWt1G1sCZvXY
OpLoOG1k0oKzbrVCFPid3AATyNdvPkJVsKlzDC/DZBvIidum2u2g0U/SHNc8z0Gq0tKGsZR2WPQ1
y0c+k25pj6tD2ygeIgHKB3APxM8SCpgd0xYYYcc0iqOm8mdSUo3J1mHMNqGmsvmV4tjPTqHZsFtP
0k62x1uy0pT9cC2p2GDPap11TrRunVa5yi8TAFWWPppsGOfBPcZnQalbr1AzkrX0zCKtJIdM6388
buRndSxmwY032z2sqF4UX2rg+oR8gv91pqnTaFFo0zWsm26TaJIEN5vbjSXEcdRBquMwBRCiXUTN
Jy8U17bfRf9u/4smnY1xai1IXoABk8xXM7CVzOo3WEuI0IB0icaXu1gbWEdePQjhg1WAtzoosi2E
eIS5u4S+seNRHkPJ5r8DYDP2q0/feQYO6xbaS02g8Wc/ITtuE3R7NdEnxmeoi62CJa+6GfdeNFtk
8L20Azn4sTwvwd6Vb8PDjrLNbwWfcpj74XVP53DB9AairYLH4gCapNY8pwmxdzhqGTlkFGWdnP62
X3VUJZvmPT6GF5rxp3+w9CRtM5Mee0UQMaM44oMXve+mnY5zCpBC8oIb0Ja9Yhn7Zf7tZCtYkogq
y4xw2sM9zhJV0slwIA6H4+3fhdYT/X36W9ZZWA2qns5Sj4I13mp6P1B4gmX62lREahZQ9A4T2G5D
aNdDZ8iPIc0hFSXn2NAjlISOa1icvE4iC8+pZwVCZvu/m3TswjoWcBFzMR6zDPZ3C6skwTbsYQaJ
3bZNhIQYbRinDA73kdQ4EhoqFJdtwPlB/ShMXmDPs0UHm7Jd909gSaXZDV/T7cxeBSSFklkgiuiv
wqa9sf5k0vbIaXmOAcxBTfjSP27x6lFab52tVOirUq542avrh6S+8XqC6+UL/mA2gaCoNt6l8zUB
L/gThb4SPWDsYd2yC4aIqzyarqKxS4VHlDfwMlok8Goc8Xls21ns8icxpSkZcZMiWJd7iC2XcHFU
Swl/TC4o3d1KlStRw2BvgbX/sSlsQmAzbV5yn6oaKpAy+TD1eNcZI03TS3tBPM45Xu/Scm0WUHwg
N2neWDyWqBzXFIgebx8+Hia5Mo7OanSSjmN6fJ0c15VUmzfejcHAtRsdS30rnhT9N9wG+4HLN4mK
EV6YI/igKu1WV48n9cFFStgGl/v9DNvpYrKN0DMKeOsWzyTAiXBa0+bdNsRNL6EsSdy3zEpSRvjb
R9bTojaAieEZlH/68toDGz2aoWFeFBtvTmy9GpPPGUJ2pbQeBGuGLKMVhklC3EHmXDNmpivZLo3L
eL8ccRnKTpoZgyfkwSnmX5kqeTEVAJIpuC3xiU2YspaFi5krB6T8j3f8a3dC40sAtzRx/maC17sl
fgabmpvKJWYW0OGwV4op3J9HZbJTuNlWJimAcrwxITdKcc6OS5fL20FBOf7NzAM0IVtW9OCT0G0r
Yi7En8bJgqB9SVPMrBrEdGY/GzMS9qU/uzOlRROO1Yrku8cuXm+t6K2n5cW3C723YH57kOTSa7d3
r9JsiSUDij0zMqqPO1LQOk9pH2R62CVzTBul9MYpKqnGdiMtK6ufFepZezGCoHwqdzE+Q4DNtsnY
NnSR2MnflGxsqK9e/TaP+50JMvehqGm4Iq452DdkCIIxeHdzv+D/xp4qY8Cn1c3Y+KxsR3tMegIn
P5qN2A7d5LYGS0+A7B+AAmTCPSJ3D/DTQIjsP7U3ZZQDO39j5tCer/k8ia0i+3MZhTEBdOt3O51O
AOm3Qx8ol6rGZOaPZmLAgKxCH3iG3iykej167QEiORXRFAT/HMhnRAKaRO/S4gF/igAG3HGbBIyH
GnJNXPgMsz12uB/AskDtqrJTTJ9un15jvffw3l4mWK55qzBTBtQdDLlk60PUdcmuQuKX3+WEwG8C
4P0iNoXEW2hxy1mOY8IQtAzxVQ6QNmEmxmtcFxjJ7zZjsIwWcPzDmMDCltPDa2Nn3jhuhnbl/5P4
kLtlrhOFnzI0E1En6HHhVzW77Yg8HTaGWRjXJvYBd2CtTOUjbxbAdj4DYZDNmz/tVASSHXBoZcFv
UCgDU+5rRfj8vRqTug2STUuovg1HiHOUkA66HsHDqsXcWzY9NRYx1hvnyVEsJRJQ3YGDkIkqYYBA
9yUVs5atczVeewTw9T2DqMKC7eA1nq3oBxvlbV5BFPOVinVgmrQxrxHQj2R0bKvGiGpJwbE+Rcfy
tPRcDixUZiAcQjfymgqr+BaIF7CJCfpqhvUuYfrEFvvs4swgtj5l9q6rbnpWpBN9HV2jD22XMghs
oUm4IWfAlIBHcrgQSJkcu9BFhN7roFXy4zAI534LdpkJKrfNKEeHcQoQMdz1rN2vUVO+a/dMKLEE
gj8c8v7521tG8kvHe94WZYJGWHS42L6ISzVCRCf1H7eJQ0dUlZ+SzHVHtWkO8VYzkwNZ9n7VGId8
XY/Az9p2/GGBJAlAyImAODZP9GeDBN0Sf0KeBsDOk5N+xC4S5UWJn4GjVNREcJ/ePilJJc5eUsI5
3zSP1IZSv5Hvik+g9XMOVn2JSf5gVR9r0sGYp8hBcTei6LERqdF6debCf7b7xibDF+fb1AplW61A
W/pfL3cGh+wex4VQXoeiIvMJKKV9jwCrN1Fk1vdoRjgP/+8p8piLqjDzyyo5eA94tI0bK+VM76od
3fJo44H3fROxczH/Ga7DMfzrQM3wiZSo5t4A683jW5tKUJNaKq7dAup8WZLhoHg1kS3WQQnWqhhV
YaX6RJoJEWhj351HruL7yyFjSknFxj+Fub0zCoVZ5WaiiR02brmNBQNsfBrpLXhO/bkUxr496zpG
nbut73CAwFpsJRrD6Rpmg4h7Cu4duFxcBmarz27hphN6U/9oegO9qkuuhPJYvnNCx8S4QXHdIjdH
AF6UNWtCOOxfEMir5tEdVhkKcJUlqC3DtETlfXl1lyK/rpYG05ahsSmTruMuf+Dk7VWAnNm2kx++
I86eLMf7WctOvQLoPk17/OHdblxQIBWwtZTO5xalTAIKT/hVCpKfW3A9fitGDNVf6P+mH8trw4CH
qT4XQpOjyatiChIS2bHRvvmpauw80VRVlYxYDHUUBDCwyIMLqa12a4cKGxL15NKY/1Kb8pneHHL0
G6GXAG4qkBoL99TGf4D6MFm3Fay4gBiPYUeTUE8xNDGYWuDwrfsuUb94fMFIcNc61vQrPag5YWJ+
ezQatyxk+UOIFkQg3GVZsqHtMdzNuWT7ihu/CANowf7XQhw9mhsaNXzLI7BeA+8fft9EERak5Avs
0ZxUxOhb67/OlfUUqJXpsg7+ZWTdsGnYY1db/3z4+eT7P/zJSzNdgPqZix2dftW8CXAfpHQTlWde
WwwnXE4/jEekVxQ5jmWoifpRcAADt7frgOkeKawt5CgcYW1eh1hvdFIUz7NG3+LRDmhmA5XF70WN
MkVmfWrzrxqMa6q0iVsgxstXj2Mg6SmPp6k0f6K/LIfwcr471wiM50vxImjXdXj/48r1iAZ6KPch
545hXtRCh/CR/91JC0cxbpoIrg1y1FgQfYqdilP5fcSPWUvZqVuXsPnTVoRmS4Ctp/s8ub/pXibm
eqj6lKAIf6heVREXNRTwjh8w+lCNnzPBSl2v1EvdsmBEB5nlg7uCy8MpJqRw9jSXqNSThK+txetg
y8/UTiTR7QjYZ250ONBuElUzCro0NLTOOSf+inE1Xmp8qV5i+jCz4HSR1C7bups0ATw8fbtyQ7Je
DKpkSGewekYIIEsKzG5WkA2AecAeAcIAjQmMUak1nMkTrgJq1nq345R/okgJW2lNevXLZB0SvoOn
50KjMhmFxtYhXKe4vAUDYdMHLnTJw+sA2q/5vDBhK0EoKXRvHDcJN+MLbB3B1u4ixiT6A5V62RPb
SkKztkvSxwVKYgw77QBUSxvhTNTnzAjDVPzJz91dbqLcjA0RNuhdqTMKZbX2TqqcTPwHxgb/nvx8
QfBsOtSBpVCqMVe6EYD0anBjj91jSiuc8Lka5Dk+mL9iGkzEkVBA6+fh7Xg1mV6eq+lU64kp3C3E
omiLwvk6jgpltYpHfM+y4KR12M08iXCvLUTnyHxgRCuX0TfYlVq+6IuNHgXfgf5c9SAJ58GKn2kE
GDHL8OIYG+I3IUZTgoPdkJ6ETzmrhG0e/ILWJcnORlWZB1H/68ieh9Kdy2ayJX6De88uAMvfdHtu
Lmt/SgqJXINzbrReYhWjqY5IulJ65AldUeMol6H+WdD5qCzWAOrN9uYKOduvbHVHI8te7NIbc0dj
NLX6W1aEF3ue52gTCLQTmoooygoyiRp/RSkZb6WCxqOeag/7AdBEw5Y0XufvNzyUMVrkE75J3kXx
ObzTxkTFP+pSI14sQZfvoYCoHrKT8Rf7e2rNw/DXMJ8/vmVPeoNrpGddI2V8WbCeEQKB6r5oGdE/
5Q4VJ2v/Te94Wu80ywsK2IS/4MXShFdkV7TOW7hx1hMUVfRRE+EySDaJiom+eKQBhCTu+O0LosNV
cDOjax4Lld0anU/9MmjWxpuedNB2lDTRBwRZ8/WNFm/1p1w5GqlgjlVAa+gl3JKQaRp4+v8eVxoP
wONQ/BZI0mJA4tHwWwfW5iTs4MOMmnl4Wve1MWKyI9jc002HfMKqqNEVq3qJz9xAytZeXDbijz7Q
Y9rs5/s/jzKnIv5QbhBwiXuqCiP0KWDCtxBNywRrIS8LZRfBdC+FSBWwekjIHqGOZAJOx8LfvFc/
w4OxB6azn169s/3a4xXuEQEnAsWmm6mpCq/+kDpjM88VjEPwxUbgRewPRWuv9OQE9tCyvd9EUeda
AznBZgGcjLhK5rqf52V3jb0TJsicSa7u4XmJNFsZtW3oDQtY2CB9/QebODBE9aDDrza91S9e9ZQu
6dn+u2KEzaLlai/xxEqod0QobyWPPhbTYFierD57hBo70uxLDvik089u4GlQvLGee+P8ZIIqxcqU
Y77AZnPO/L7FAlYEXom3qYUhvZe1tutY6bedo9CvGkI29jAFTolDR1VXGw399Rj3pGWrw7Wqh6zs
IfqcouQD7+KSUYlXyHigSB+033Bgcsnb4Gk9sliytuyssui5Ooj8rkw+Abq9+nrrJWUS1/BZAOvs
lo1F9hY5p/H5zfIez/DjXmJjqbMs0jbXE8n7zEHic1Wrx/EnVkOtUckyyzCIoEvn7r8qlsyToTFU
wcs1pOVQX6SBWEfaV3R6atrimI3ZeIrl7KJgCn0LgMGWfbr6bB6Gj/8jTAAfCiYge/ly644226k0
1mfcfuU2GxMJAfvgNjoSsdpQdktKESbWzUDMF0y/1SRWH+bC1grvQ3ttznN3eaMUmxGuf9P76CgL
cFFUxpVTWY260tptFLkk2eJM3cjqsI/VdkQPj+oBZtL00ZJU0jU85Nnm7nuAUjO9y/jMhZ3UAhyA
X1OyCMuiSe3flH5ZwFa+2uTjnMUZMGh1ba/rQAYxrDhzRMHljjADBZjHuQVQAPctRxNF1qW1iVxn
INhVDnoNp8PUWadyP1Tb/NOP0E9OhTXPX4xMyfXS13I0syQnD5FyRmNFEqubfpYJu2/vKk7YGwES
aG7eZAdZqKx/EyyRc/GOq5E3SJ43+xsS0qVUWSPXWe8ESBq5STRiUEtU/FczlyiVmG2+RuxdIJEn
UEm0zVLYj2GbT+7VKwzD/GY3dl7AyHgGnAoLvNlisz3i6deswGuPU2tZbHUfoiYGi11gK1xHSczJ
EUWIV4wxw7iBelIUqJbDIy4bnPRmUttztzbo/MDaX/RO1ThZCrnAksrrAkWtVL4acLFMUF9lRyzY
0im+jtOXE4/DVzvnfxr69OEdszn0FHz/wZ8pXNmXNkae+EJpO5sLu87jIT7MYWqiGbh9RyCTvpSS
CCq6dkRsxdMA12t3f8AdLwoMmD1b4JiuN/Vufx3FuuKOyRKIZSwF6ryRIXeoylb3wnwS6hFygRRn
J5h2ZrNxAEDTvYdxDOb1eS2LiqnBqiPHZt71zHxa2M6alwRtl9PHnCPj8PZGXaBB9C38/Cq5ni0b
uMAJ8SMEVmQwx4P9xfoJOTquYIPU1EoFNO65T9EU/1xnSjFf5fTJCLWsf8fZ9MXRNnpaNKiPeLCm
ST0vHzN7mSPDvYaznr7ReP5hMV6g1FqGic6xyI5sD1vp2nVhZ4cPZ+qLGX/dQrtdBREVAQJgoCAf
EyUrYQ71diM0rdjQACZpUyPu6J4AcprNDzF947GjMIkOWtFkVyFA+J1Nvc0W/mhRZZ28EEGsCvpP
Ih+Pf5CWeQYRuG4mAFHLlpuxbTjYyCLIDJDGBQ18/Ro3DQwEoeGqDOYqp/xUwk0aHEweqJaPRryi
noRMY28A/4fy0G5y+LHeoHmk4VcOC6TvHL7PAPoC1iaqUJEtoiZlPco9eeJBaPPJpIEkexyCxDOO
rSdJqFuxo/CqtSwax6nsKu2RkARftPU6Qx+2AIJovxsTT3YFrmElux0M9JRB74sqozz/I6RSKwPs
w+gbm9twbOfynVd4l0kPZDNVN9Uoi8yiwzo6mB2jqHO4hofnWsnpQDU8B839eccj++8x820dGWpP
vGQQtXV1U3NUlikEIuwXevx1KTzDgS3JSpGiDxA+UF+TfPTfDyzE/Zinz8emUO5GB80fpz0e0eIy
WURFl2KFgFXf3EmQvofDSRj2YytewJkmiy/2SV43ZYF1OXgZDFZlsRGbsUh/naXBgMIJN4uIxDgx
3U/I80U/4MDwEkejh0PVbmIdHlzTQnBlvKIJbVpZHMvWtfx9Et1WsGGwX7tI5ZguyyJbZPQBrT8d
zjhS3CyHkWAYeyZVZx9kEk8iN4VVzPcPYzUu8TVk7MH71qXKoYSliPDmPLPwo0UNC0V6YlMhk/DF
9upcIzt6hq6YpTabpR1mO4FAItOq7g//FTuoO13+7JYopaYevkFNGfTxV+SVikwHeAM9N30j5BdY
C3WrN483SY/+eQbTE3nrk7jwDntT0D4ryMLEId128DvnYP8vFoQN3nGl3czXW65VlsEsugDg0LMb
ufUPAQvOoue3WbtcCejGsqka/xIymjxSTMIRugM7no95kGm/7ehRCptBRbJ5/CoROHXDn2B/E+60
4TYzkG/yiXF7DYI3z30XUGEKMaqNo18LW5tjd/Wpv2RU9AspqyxG3cdMmEY7jQYIgvxkvnCrRCuU
NXwgnTHb/WqJmN16uQv7gawM5NEQK9Sh1tdBxsfe8mCRymLbXPPRXREsP7NgJvG9yTEXHtn16bta
Yj8ddJy3jjnHOy6iAbtXxEuelVQqGi7pKdgZ/eT1nGR3gXv5lzQnbLbZoJEbJlpX0+1suuHSLR6Z
9zcEbzUWUK1Ada3yNhayqd7nMUiyhyodsLQ2FTJ3WfmUWI8kQsLMocDNSssCb0DaiJbgbnE+NU5K
YOEhPIJ90iuYKTt6Am2QDvgzMusAUNTJTXztcRMH3KwvMRYQE3/KHbxtLP+LKy/wKKt8TrBfhZFh
9Lyta0mW+kiGl7SMggxmGDZRSd3EMbQuLNmva7guMl5k5Cqh4hLrhiTboOmFsOHDZ33yXqydT/55
vA4TcCH97DQxE6amd+dhLjcYSs1dVQeu0lmkFOhkUXiqWOI/pZePYfD9BY2rKImmMxy553HTqqTa
AjhxSvHKdJUxqb5ioO0wfXLYPQQk35gUSVF1CJGLz/K40V2Y8KV/e9GpckLeyGfVnpwBozyJPBrQ
bPhSvUfvlkQ3jwzT7CMMSCb9gmXHAmHLkv0SHsvszSyoHHd8/TBDELLomGsdZrTsKtQIbxy10XbZ
raUdEhe0hKV6joeupCyOT5CgfdfZuamu6YReiTlV1XpZSryFaAq+xTq/CdKNkMgCjU/KKxqcpQ0b
GEF+6Fwxhb0dogAMWSZARhoXeF6p3RNW7WKR8kRzH4nLhPnSC1fWBd7Qaj3dHfpeTrqv8wvL7PqW
avrOIR+JhefR2FoTiLCrfEDc00BOT2IruAODdrS1tPJ4fXPPlRz76N/cVCTlLSyFU6CZVmyg6cSz
WkHGZio/ddF7oOYmnfR1OtD8Eai6mc54THH+/dyfcaI7+nMuSO8SfW2j2aafkYTlLvn049L+DDAL
WVfopWVOmMiAzxDvQngaF5KslHlkqkUYyG0l0ySpHaIKBkEdhB7vvcyHWGBt/m/ZjHIL7qU5768U
dGS1HDBTlWcZmQn57oXelNFeTvEqD1kc25+DfvFmBsXGjlWFbB0+fJPbk2mVHbHRFdKUdDReyRC5
SlAnlS0btdvFB3A5NqJQq3ODrynW3UJ++w3rKqzue1zekAkyX+e7GwBXj9d8dtf6BcddaE0dSnty
2chv6tdg5ON586Xnu4hcu75WUnyxZ0bwarvW+ZxpvdN+ff8TdCOOmggJWW8JbsDBDPl6WT16dNcy
NgxeMyqPMqIXMg5fDMKCrhVzgyXyNvfU4NUNCI5UkbE8emx5dR3rExbIDiKfcGHnJeLRRy7XEo9I
DC0paOAuE/FPLmoY+/xgbSYQrwzBCXQR8P+ApsfyOEoqPG14weXc4qbphcjtBSGLlBpSzPL3qK+D
N7YlpCun1XDg/6T13pwDwlR4sxTsx2Bhw0PTrH9zohdDE3N5tcBoB+4EEZLihnZ4GjtMggggJjUN
6eWa0yLbJ59lYMBKT/xMXqlc2zLjP6mQCEqzbaGk5gNbVAYj3hX6xMfaMbFsttqzXTJe7YQC+fkV
n1uS+CQ1CyovUAK0RT6OwVBcGxCQ4/lnveagkHIP4f+yP5NP6KP3yLkkB3h3337a8iG4n16WdQth
O2bMFVYasu6YIUrY+yKFjlv9Y55gU6aNE9iC2Q4apSuBSC6ipmJbcx2JIOTKKDJfwmgsdp5P9RVB
SpSS8j9Vj3z25rPm0QQiz0HHg+t/XEm6S8TYqg6DfXnZKHBLt19F7B8J3OUu+lKcQBoF8n8gfWqT
CwCVy9x6aRr679mSAAOGeqJT3DYViBKxfyR4PrEgLNkqBHDVcP9ePAxocucEFsfAdcJ1J/WcD1Ad
LXZVcm5gHLfXquObaJVPJN3RApvD4blMOKIoWrQbVkQkeJNB4vWtcymBHUqKzmXcJ+Grtehh3F+P
inFtgCueh0pUFB5ol11uxVpAzeGYdVvICr4uo1ZIhFkr58aXzUbtAb0NhFaCKQOuUMhCIoOHV4sJ
LYI9QK0qvN9UJvZmJ0c/7BGuSlk4DuppaIvhDqTG4BJnL27M8xHea9IOlC0V7N/UEwFALd3AGooQ
GenvSWBCvPKTi+OweufOuPSxf/evfcbAUWy0k2blNbd7YzUxbNeIJG02ybtXw4sKGG7fEbZpxdJ8
a97+8Ptehp9S6QMXoSr6sOGqcyEWTfovl+9FCtBvog/Vr8uTe8F0Jqif/8fj09OLnCCVJJujc0DJ
krtBHwqCieBbvdAEikgWTO1K7F+BvV8fhHYD4vvBnJnmPpIrFh90+K6vVgcmSHuFFNjvk5QHkrY2
D2aoGjk99nAc5KEP/caAvLTQw40sL62hbgJ9i6MRiY0+b/uVo/On3FrrjSsc43MqQ8msybZyKp0y
BYdjMxFNQ+4VpvxJTHyfIrRg6ysJQe0Iw2L6rvykhgAqbqCVdkvaV5/nvZFxVY6ggIwGg2gDiM0y
M+W2oFk8acK3yvdrSySsXtHH6cOxqZGATepJV/8F4Xg+j2jwDxzrTHjBQlUvDfeecD8aLz4kbqlN
8znMMKDnRPtf1+6IW2rPfXCrAl1Y8m7fsgERGGNwMK4wgBW1fcPEKTiFTEGeTzbcdzNCkbSOLyuz
ueEyHDF93+K3z0y8uTnw729wEBTbd031XvYEWCyD/Gpv7ZgFmZeea5XqvjMK4ExgvvppY3l8B9R4
PvOf8hYEpGxcNn0oJVwoj5w9ci6XiJ5DSMpdrk22UgmLjOCmw00AP8vRPGWZ9YJJXhXQf5v+4hfk
TTkH7wNByJNYswtZ3ZqHYPwGDn9SaUiK3D/8GmbI5p3IHQO/SbubiY0GpEcqdvUYN4ZpDi5lb4u6
Q+mJ0G6CnWysyGnr7AwxbqNoBqZ0vThIeZe96dmCqsUUdscys1CJQJoCwGUYyRIGC1t7ZUwu/1DF
xAEZQ+BdxZuNMprCPOkEDPDKRIu+BNNQJoD6lCNAQb3fw5HCjnWzAnyq9UvsbjYUyuhx9UyDlhff
lblc9/4jRROe49zoxDiNaVSsJbrbJeHRYSuiCXDH42h6lV7Wytr9C3WysGlsGXfDSONy9HlkeXN4
SdgIzhVLb3GmqTw1Og7lEohWYbncpmK2k9CsM68ND/UMq5qNyUP1YY7R+Py8lx9Njf1MvVJvrtLy
q8EDkr1VNEqzKw5FD3Vot6cB2jUVFdmxqkoT1p3Lb3lYieXbXlE9JnqGdgRLkMUtg6B7gwEMZZRt
wH3cnLv87m/hv9GHuKURnFgflMS5VtXuHjNB67S//4hHKgRpIuWEYj2fn0Qet5JJ1gD7v/N6O260
WGLLOybcVS7I87QDIUppNs7ak19MxTj0hMErP7WambM5jnUt4DsfhklxuQLgQiPVziu+TndsJH2y
C1RRXmbIi+HrFbnDidmZjG4rVM95h4iVxbCpb6e9zY583Iy8qkRjMiTWWGnUpdAElC3w6xO/UMdW
GEvN95TSDsF2ZKeIZAsrW1wxLYOufbezlfgcj57yPhsdfZ+UOuQW4WfEBjVPK1rvvL4a31jxJGjq
6xp581Rb2ZHXz4QgV8GW2f6VGURkiZgMr4KUVB8xITwxkZbs3ikooSNUtVNlnxju/NNW2oYHICJG
tx6Zdzu4o4F4d6rwhtQaTJANBnlvVeaHPXMqmUyXNeSra3LX/XDrHgD9jr0LoNhOHKewaEeJWeto
PAQ1rT7ZThVhwulpBtgGSZD4AM8E1B3XPrls5pgg5b6av2TPrj6/6CM9fAdTF+h2husEF31uZ9d5
T642XBxpd7BWFWnY1PSUqiopfB8jGE20goAGUqNd5F9da9UcZwlChITdPThRQ/1hCplL7KToD+LL
IVd9uiO4gZDW2hDod9Ytyi1nHHMAuh4awcley4OkyTgnMwqSxA2hg5s3Q6/yvq4NKJdK2yn1Vwgl
yQ/IO9l9oyO8MpihXEfkSPzqrp1M3GPBy8czzQNv7qcy6LuVZaL9CTwXWEaWKQwWZMEkP4DtFRg6
YAR0UdKOe6aFK3xMaVkj57CXex0QZ8gH5GM1fPZCcy3NQdvHHOy0VhGerrsJzpD54N5IbM+09stl
uPXlqx8v8ZT6rk3a4pNxd12YOuEpCcw0rF219E6LVSgBa28SdiI2UGfwBRnRptct1+8RfjkaBHkW
TnPnHcG0brbgenBXCzMe4OqdtcN/qK5BMkE7mPIyaUcxslED+9Yoz+dE93R0RGdY0hByeGED51Ow
/gPzW1VbdoaOpmElWyznzEH3v+MGmC3zGhT4hHGomlpbRT3gmhG0Evl6Ns7D+7my+gNR3tMm+Vg5
tiu9Q5HPBdqREDN1FBeZRk2Ob5Cv5a/gvHgpV5UH+hw09nxG10f7NdtcXKzXaV/5OaE/tDgsFmpx
6466Aopmi+HjsunoyhAeYMi5u5UfKGJ9Qqj2zXyWWVlu0PNiudzaz2arhaLeXicabt36lqpSj2qT
+nOPt/NHbQtCAZlek7hjejHVUiTk3dD/2Hv0PdfsjRlmvbzmHu2EXnyfi8nxCsbUxIAlQ9ZtlmoY
McEVS8QQTinM6V288L/vOqBnCmwgHKgu6kRT6L28z3HShErIqvBs5GSHIIShYntJsxoaGBLpC6Mb
WU0uAosp8S5nl9XxXCzCPi4Ez2IGngTktRaIeqUDXt0pkdbt7b1oLOc31WxiGL1Kn9i+nikmyt96
Mg1EqOJGsyxE/GovbhjVAw5RZqrX6QaRfCZoKFPSLJLR8hTqAjuhoKATvzzF7e24EirhYPdjotTd
EdQ7FMVfyfKKfiPu876eybHgzzfccYKQD2wShU7TrOSj/B1YMgZ4jU4U+fTDtlWZ5dR39Y5OSliR
404CVNYzZK+AKJf7po+SbXrhyK/iv5li9XULfUCl8WA5bmWojPCsq2qkNc17Kq9gcyxkpIe6wh5Z
1F/XXOAd9+qqLJ5wOSKrCsLrtjvrKwEmEv/tr5KZf9CjRiBd+phjMREmhtldDUz8EqZJPfzHP9Us
ArcpTrzMRcUis8Lk0C19IyoYZxloSk4NGQnqbs8Zi1tyVwUxwlsLxT/dNADEPpHBFDsSU09bNfrt
kDC5OLPVgGVRF8y8orV3qqn6L9wSce5bn1F5rISLEmpEMan+FdPQthHBfkjgEYHKaSkNvtpshMum
DmfF8v3912j+dPKrgJVYoof98qqJMqh7LhhbgvGeuXZWHKFVTF8j62y1tLbFSqhIS1AI6NAZ1l5K
v1GSC2r8XAjimGNWq2Z6GTizVxsyhrYeO8clDMtB3o/+MiPiQVNa27Eh4nmjdoXTG4iCXKT34rN+
sfdc6dyodwWGxMEnbyEyK6vKi0uOyewkyujCqUc3e1iRFUrxVTrP8P5agT9mp9kZ04YeZFOaf/nR
DSItQOGaenEZRBrMCIo285rW+h4m84a3mvg48DgeduMEkO1gqEjsulP6HizLB/szmPnzTEPKY8Ho
mdXkyVDQuBcwxAp2SxQnfaGbJ8lT6ZkPzfts/yJjNtaCpjLamgvwTF8Sdy3x1W0d3vMc55XRrngP
Lf0sV9lzTJ43aNQOOT7g+XZN3Bl/adOU7Wpps6b04lMKzfzLOGrmVO6ReqDTGHtBlW1IZePWGB42
+9+y84LUzGkBIuaoX4xL688JQdYFeffdmlO+gBmCazfLLTNqQEGWiSbZPnnDkD3mdcpgMgOw9ZL2
PH79MS+UgQpXd0uKV+pxY3vwjKctxiMtNRJkx/+bJ4C1ZfxDs/tCOCBMpHsniBmNpn5QN7AxOPFK
avrLXxYCkkcDgr6XRscNC2GfZ9Y2ly+lTKE9I2uO51Zx77WZpV1d1nIw5tHslSkvupMlZA625Yjs
awjUJ5048EDCJuPWsJRs65SCzLuDtdFT+VauJzuegkTs+p+8c3DO6FouGuVMe5ZXbdQIcbWVe9QR
k0rnNjiXII/gPWV7oATr07hHHzrUWU7DQlk5kA/oR04B0RqLNrMc8SptGt5R/47/YdlJk5KDgrtd
BMBPFfUXrtwnYheToEuYFbtyKB2FgVLT+yniAlqGw1DluI3sb/XHnVF2mtnNUfyoFv5VgkNoyhnD
P33Fd/rLRlse09H8R+7sGWWkm3yPw9JLJmlQknGbed+/zjUEHvIncqBnzV7AiTrEWz6ZpYxUvuZV
w0egsPjgwP7Gyj5SqMfLLfJB+/lAbNIgslLM646fxtKgKTDKLPkOJQkLT7D7epveymhNmWahVBL/
1Ku4IMdP1r5/tR/bWqPWTDY2570P0WJzkcFdH2Rhiq7v+VZLcykjjLdpa1ZRvw5pipSaHiWBRwqz
34R6GsEYPQ1V+Fwzd6V0ij5jyojns8s77jTXzTYqzwI5sOrELD3UNQRS6uDIGDVEjr8fEoWZf2oW
hFaMkaTiH4LJcb7sY6JRDcwmR1eNG6ttTsFKDkf/dwJTdE6tgfT8RzKhXvvAxhL+S36FmeLSJl/x
U1Kp9/LpMb9c4YLxyoWNtJYAkMEhOSTFDAK5RMh6bfIhglpLImHSVK/CAIf5L7QFhq4XCHv+FeGj
zH4TCzx5jfPLx1Klx/Ebpdvs6L8i9U0l5zAn8puFhGcMAe83+tVntkB7IZOu41RZpE1TjI/TChIh
ib4w9zu1ocC+GJ8E2THTtzwmlBTajunWzBXBHBMk+txfhjXFNfigoaKE65GrrIBREPsANIaFYf3Z
IWEynhUJOytwVihbHxw5oFbHdAZSAyaFGkS5nBdUdZcqisux3/3xGoitIct10AjrkEJ4FMZemISW
NbDy/oHeNBQljc6C1OjVXlW46LKg9ErQz2LHUXMBE8zlKA45eZtetSTKaTul+vx7/gI2xLi1CA4U
nVEJJHoXKXQYPwg6zYFTxQBGiVNdi+rF4X0rJ+IJZIiscYko68XwGBmBMcdLrtgUizCRNa9cb3G5
VEgwjK/5/1UWXnx3K8hETGcq2NopwId8Z2dguup8hAfoLEItBmA9dR4AaAaguqTBqT+pB85j71QE
4fXP0AOtqQvYJ6c2wpNGtOVObtEPQIFQC9IoLD6dlmyi0OdKAgsUop0TWVqT8jzDWIXC+Q0hz7Df
FaPG0k5bVUuKOKn3JVZtmfofmOqJxs36l7viemtmghE+q/Cd+HBc7ZzgGY3d4nLgBZ/wybclxK9b
VRJcg6uO99o05xNKL0cqNr4UtnFkeY98KQfnT2+KmKQjlG76q/twAsnFff3YwVuZmHLfkuadsMfV
U/QUGo17cXNwxOHqBLiURwyIQPs4YTZSVn+PMkMvpVowv5D/tibgjTAEFWDC0jRNbdXilT8rnYjY
V9SaeCmLCMSuprHSI0bVlDc4N+u/CE9GOt8r4PfltbfhBsTRQflK0MxqjWCMGy0a4x67eZXbxS85
NF8OEYTjqen5mvNPM7XpwavO5zbrED3dlJX26TfnadC9KgDVBFxyPcbgFmUNsHBjrqQcFLyLDb0H
ZEIzZT0wVU4hUGRcuXxZN8Nmy9g4wEG3nv4Eq9dy2gRegd15SGKSOO1nHlLyjV0AlSZsHWQWivsO
Mg2Hsjd8ZRx4cjQiAWtntlV9dermOsKzhpMH/NNW2Idn5FXJdloYQSqavKgMs7zzh5Rnf/0aTJ4g
VCY+aU68l2JX/9P474RQIkaoz4VmY5nsMJuwIGOQEtI/Znm5VtQNAuT+7oMSHGLZje1ry4cQ2A3n
WgN7lz/vKwMW0Iov11y0zgoMnexm2BsFM7zNZRvnkJ27PXuKq36HU4vKDDDkFyZEK3mHsVaGMCXu
NaWrt9V+KQM8iY5bvm9+jFv7VR59z+TwttiRo3x/qIVZc1KIXHdMBtf2g3v0VnnyrLUuCo9zg72n
9Zkd710qhO7F3LHGt8QWqKJH6bA0gupYvdKEKYXkta+ypytae8sCtwEriYxY5pMtuk7BnpD67T50
hmtV/+o0kIk0Wg7anUrDXzROnMmUretn4J9JXVVt1r9tjPQ7SQT5bMJIOT1GvnXs4lcFz5NtSs2Q
cYTa0/SFl4S5VB4CT/UdYItLxENJUrcrD3W4EWzoM55AQHMXI6AB+MCZLWlHdabNdxkiG/jKDKmm
wZ9HBiJyYpcUeuOB8BD2hplIZ1vd8eNWwjuDCjwU5GPDUWrroXI5dypYOXcP4XiSGtaIIR75nWqY
glH4yNp40yCpKVOm+41w29+YOF9HOMDOApcr+VolWeXU/jGpd+rSzfdAM7o+uCqU450Xavr+GOrS
wHF43umtUghLHv39w2RZmex3sE3C7eb43aW61c8+7OIvlb4z0oPG0+9qcKoNHODRnvpZmubUp+I6
JRQD5SHut2njjw9jV8mI4ekv3XioImHuKr0rCz4/2LLRxgSuwmAsBDKdZrYH5F6WfsOAL/b8Kssy
8p/veQCxixq55YM0LicsBesvK1NY2wrABRdFpFhy6Out9kom+DACA3JiMIE5kqbV4noTGPOAAE9N
9LbY7DSth/J1dIsOKZBObHsAqaNkeBtowjfm+SnzTXka3OdTuiU/oTMFYrd6r2tSjcjEnn8UUv3r
5EoejpXjPp2yW6i2i0UJdQtXUfbkkmdf9bkMilmiS4XP3Ygvf6enD5NFgzfq6GaHWqJ22bSAYNko
XAzrd8kMzELvhS8OAc3heXLAGjokutse/VjR0W5fCLSiqGweGi+RBA3HwSqAUwkhd56rz6/Sp6Lm
WWJd9YLAhxvlSslNv2SI5YrXvkf8RRC4noF6syJ1/AEBRF3LNEZ4P+1WZB6Ux+c/8QhzelSWmloo
WlTRTno1fyRekZzc1PQxC8efgoWVYiBC0EVVywIW5V8oYhXqnfOi44FzkzhvtX1VzNkemmyBOq7S
MXpYbIluFVlfV1QXLAWq4Ogxn4WyZSaXcb+ISUBr+BtNoofhqD7a9MlJaJCBT3Gs34kBW4JPdYVT
zYGqyP2B9IaC8yQWcIiHe4afEgw3/IXEGMzXjbWAyXCCD7L8pTEO0hYXAvh0SF4/0kde/zB+5aXG
VdpjTImwReMU+UxYlPU0pTWCaFhuLaK3e1aEUjzMOXE1HW2Ot3ZEz07nmjIGCDuzPe1qCpAbMNEB
UBju+j91P8Mxe037NU/tFmiaBtLejnHNMmhJpkRCiNCOv+KcJgh6cwcGSTc2/DedGYk+CXIAFJNI
w6snunBdeMAbKtyM1+LmwF2nTtRdfwGrVRT1nj+/+t71ZatYBwgg0s7g/t55a0BO/eN+dHTKAbQL
wp4Ru5bheo/P+8ptbS1Jg7al/g7MjP8Om1Kk89WBAZJZSXGKCuuxvJ4DZG0yE1VWaWau04Cozum3
mNmovvZFXPTYX1VcqPU1bIJ8aMgWm38rhPjGJt1VkNeReMmldmO9XCPcUf6zktH4M4EAv+UW9sfL
4pdVz6nR8rj6FwG66BX2BdK94g+cM/3mUEQyWMY+cl86Lyw5a8Iz94z/pHaq/n6GLepveJiI2vaD
mckKPh8dgZq90R/JpRuCnHwCwrasK/JYBtCJknPjkljxTkm1ErSqCbJGJ7w8VWUbRuihjgg8dwPX
DHJPRk7O0VeddF3w+klEhhRCPOcawXkOe/QMXcda99m9A138AMt1dzzqEq2brnhGwD+IhUSJDNNp
rQfLhKCPR/rlSEo/im7AWdtU90KKWoqM6u0qV1Afx6x+17dUPoDBBNbSIdRcx7LqIA+J22IH1O7H
M7FVTbc1eHU3Oswp8Ahh4A1V+DtJFYXU/co8B2THEkAu2RYroZltKTXy78kYYY4kemUCjPBsXcpg
f1jbG54T1V9QdchAIstgJ/I0sC8ENRgj+7hRyI8v7nJGfQegypD7LTK6D/nF+C/Fqn5eiVs6/kPI
r9WktiDLa0vFnGtH5No04AelyAF/z9YsKzlK5ar8aJgaSoGymdhIXKcZRtWFNhKkJdjRiCD1Vcj1
dTWDd8oDFrCbRWS70vVAGsONk/YRttpyEl5Vbmmu+BADCjK2+L5y8RbXRQNTPEOFca+KkfTOVxNZ
vQsXpuawPMyiEJUBhglB8OStGojRt2Wop63XgA4szORM6mmDxCk/j5o1TfRb9sjUj86O/2uTOdtS
n54SupHko90pHC10oIYmBR2TVyE8To85RWJeNy2RBkdhjfFcFwrMU5zn+BXoJZUTzv5isrg3icu4
dPQTafzPqi12JLpQ2QXFh9x4XE8OPvT623u53sk04NEL/9GngHT+qHFQUF7vaFsiu9HDeNyOFa25
fnDfC0fWsTVtkzWAC47qxrrZul4H/yPOoiaosRuBulqrSHa2KWNujl17yego1pcr2UdH3CA6mLsI
HETCSTKcbm5ZjoL6bPzzP+T+dbBwLqZFzCv6QF5nuIH45Eer0zhgm6JXUN8nrI8tIzDhptXo7JWZ
2MczTPPlvX0iHiVQxsTbuhTS1BxxtT2JSk++A7k8cESv1r6JjtBr/OUY4nyP2btF80FVU2Uo9DhU
xsiszs2L2StJmpyAxTkTUSheekF9u53kDHcl/+HCzBO3mgRQYubN8Lxwzuax1bAKOejiFbgI18Pm
WtNIYxjbOxqYxsEZ1pHdGiS2qANU8L0fLL9jHYc6WLxDjzjKX4NXbebyPF0zdXr8JW1tbatxG797
zUErUcREGsMOifO66WZwszFGCNr7Mn8a6NfULdKe4XS/GnQaO+evOWwSgSkD6mk0GjHZpKEQl8XG
+D0FOfkGa75vRaDmAsJRofdNBz66hOanB/OUFfkY6AdiG0d1qs3S0gc0k7hT4a3yTCEQr9gJxqYg
aqOp0P9bftpMiWh1KSj1bQ64KAFCqjnRcfu+TpmBBP7G5vYQVfXFH1D8M+5FLT6BGToO5JmY8Syj
Cmt4FxuKODeRbpDK/osCOYxXBYo85GH9ogvv7xDlioPJUbtn/bntPMi3M47nlnoKWy6Fx+YVvqfv
RSG9y0vQc9dY6sa5lHWo/5v90NukDxEfdB5fIiASTYYXalAzqVIC86wAHu2IbUiIFig6WnvkvGKH
WbCcNXKjS3z3bVv936lAoy5Zllxoe6kAIfMwrPZ5SpUDOdM9dLcl9fzM4gvg88BpnBXsMZ48tQ2Z
XGSzEenvgL2z86bmTye7N+DQ8q6HA0ROW0IK/c6dQztltva0VikQv22UtRZiBx9486fRlG0HJaK9
JZeNjrmm4eFm/71u2frDjen0j1Ese80oq0suZnrROw9lXYToi7qitVpxZMd7RcA40d7AXRwJmOSh
TZ7zwyBRhJ+oZo0t+WKn3vqvFyYfO6YXJNCKJ5aiFfK+GbdxZUoX1ZOz9z0zeMDAvFYCg/QPBZzH
dvKSWOcZHCB4li26BOZ0fVBrZigBmhiH2bhm8ODIqKeMI905N1AjJ7EOFV73midmY/pAlLnaQxNB
4kS/Qw6sBXFhOrekj8z/iqkyA8mF9arbEJKP02Ze55PnGE6r2wLkQ1OEMse1wCBQqMGegFoUW9fd
vt4nYrATZ+vcNaP1YQNWX8cZICWuhY6mWxUQw3eG0L6M09BYSP0gN7oqzzaGhD+jUH4AeyHFzfaQ
0dkLS1fuIwvd4OK3sSgQGTBn7E3haNTd6UoTdLPo36dbAjdmVDs9M25VepbC5yWmMzaSfb5j9HG7
Dgk1vUYYQEIRttukKV1/KGmXmd5p9y6IMCRcVtX0TtFtUFclXlqLOQsjg/WlTztQR9RPnEeeaVNL
PX49yrl0zPtVlEGmAhZosXQLQnehoytjx6nh1dHiUg7DkqMLx+7Rgh/JcLLMsn2weDluZ4LRuhvr
c4MFDSGQI//u+jBNlq8f8qDLiayldDex/lxDULwcFz0KL9rFG1NPMLqwv//luCpfWjrv+HCReF+S
DTvw45fhiG3a9mDUuH+xEFc/B54Y1kfBn//fdGVgdllLiyKE4tZ+nIepIe9BneBrBGGSbiEJqtlv
Paao3Gwvna909v2di7NyY7xQ246vZGLSp2S9ELAMgewWxmLVy3tI4TOBK7UtZkllawvXSbRZvjSg
aHpwdoB/WylicPAM7wV+ustqQ+4HVvpCt/N8p5bwcbJXWx1eYj578BBsWpjCjCAblWpGyXXG94mZ
sZqCn6uPEa9VpLrRu5NH8r1CLCygNeTgvKHekLpSlFV0RZnBCNl8hnjePqU8cwfN6SQSPFrTqO57
OfUGFm8Ox2smOWPDuTDaCTFmzdFCXjYx+1ct7hY33XFxfQTVWU7zirzOqWrR1f00tQAF9l85pthw
dGO+4yXvHWt/mr9GQFNw3XEdQ3jJTWicG5xK83Db6GWaW+IEBs45cLPbphC5+3LHXYXIl2+aSmsA
DVHboNiCjmGWkP9VSWHO543su32XpG28N5vzCGQRxdHYBF3s67XGLOZe4sx3CXHg+ULD2QBB69gJ
/fqztX22+Iex86+AIk1s2hdLN42lL72+mvhjnWERBl1Pu/0oSfWc5m3Sv2/FhD5FILgR8s7YyM5/
4gQwmD5tKJYIQ7EzXZFTX7k290eqHvvgMfIVBsgnaYHbIUfq2Xf6qzjay2XwqSrWw9sZikuPwyoH
XPTWX42bfuc2FlpviiDx/gb2zJUlAlBna79ocg9Cc9U1FVuLSqBagJbL+VWbo0JgdJzAqqh8pKQ7
OF9+DkTs4nlcSRpdwAf2HG0Mj1tAWRR9TIGyhcDp3UyCXW83A9fVvdLgzy0JY0O6HYeYmQsTQl4z
Oi0tR5/MSDp+ru8r8MYWZ3fuE9V6z5wgRes2hqPgf158AJcYQJlwthgN414dzRcWugtCv7VyxuZ1
NmCCfz8KXK73Osb0sRNBLyUKDsVEbOdV7bGNIoR30XYWLnWH+85xVPfdZENakCHX+Pm5oD9BnDc/
M8t0E6PxMswaQNtZF6IzPXe3nqyzzgvwjjUt+eyDVT3grFRnMZkkHhC85oXXcEPnMCzAZMR9Jh8/
4e0Ru+H9G8qAFB1td99J+z2xNXvi5q2taxj8K8vXaDM3T1Ag8SGzIkxgf2bl2ae6NIDQm+EpiZqZ
BHdd5wuszWO55Ur5mhePbeATiV8J8MG6S1EHZUz14q+I9DLaOGicGYiUoyBh31KPn6Q2bNmKEfiG
eHs8P5Y79TUKtt6fVXkY6bjHQO7ri5xdgzgulY9ZqhOZYAXXpF+TRTbtNMBfjMYTR6Sy7jzsuMGN
tVWTgz7YBOOKGDz+PbMdmMxYMEiSa/lo8XAtZnSwSOOBHzgUZ2XMzzx2Uyn7KqEnAO5HTE/ZvLVy
wi6qycHemQ1Z5DETjBnWuOr4ruJ4laNYpJS/PzIG7OszOqq9v7TDaoGKP4k5Fl0+g4lpYFhscAWI
cuDhFtesDDjuZawfo5ZBBwXNWV2aXxPlej5SJ2qulowkj8nkZyVTb/CTmuhMVl0H4TvExNGsnqgM
mETo5mCfm0LOzSiYiXL7ChzowkbdNq3861fmepar8UUj6aB/xvGUAHkVLOs1O38YlAUpGQf3AlWM
1YI8c6DWlxKitUBcADfQi+kihOJa1KQRTjOgWI92sREaNhRuD+X+Dp0YnEay1bZvCPYliXxpU5Ml
lY9IykkbrKOKDoBoZscm2DjyO4jsrFzyPL0vocyrfmWLLyZwQpR/GFTSQ522Lx2wYTjN3zzB1GL2
CVD4stqngjJ3jE5Ffgh9SG+io6HwULi/Fa/QjcZBQ+DdOFyU6EzfY3/xjT5GbMuFs/MofzGdLF89
3XxBsAsxeKBlfV+Ujkl0pmFbThr/kFs1CfOqvnvY1wHrXhfMhjsr3o4qHpptFE8hICQSodP/h7Qv
e5C4V446qQ56p2TnTERr6U9Ubm7ERsz5dAK/LOCZ9OmJLSlqHixgeA9Md44sJcDCkuN7CWXnagW6
LOsMqPlBBI08fMeoBg+KOTtvtGOBuXQ7qfGS4H+HmpBdzdUbrxcaX5XLhpzCdwNb2KHFXIweL/gv
cPEFiEPm0ZIDQYOKzwSkzikQVdjHnHHSz5JFzsWuA8z76XFvOFo81Y95KT9iRyTHq+6uX/edjsIz
wOlv/1w8/rlrkElAnRW0HafTXnIowrBwG+3lF5qlCadvuutkrlYCwkDFL0odHkM6xxNpAUW5GVmM
W4k8Nk7dOZChnlV1HgFkyC1dLOaJS077a9GAUJ6PHEjHgCJfHl3VeJmkXDzXzPyVGnQ468tGVJxS
WUOHf5Vupg8cyUkmeAfYREa9AjRSwKRafZjCJij+ig/iIpAurgzLUdMxwUMBZAr6KrDhgBSE5PGr
ITukOgPR/cWyDTld2/iqUMDGNHfF7xnerb8/x/dcFJwHSuqAdIRTIzGtqjmDkSKJCTZAM9sU4EWr
7RgmWW82Ge5nS4P3TZVBgQoyVAYoVnXB19upCAdTN6XbrSabgP1ePzlYXsEdROVaFlZ6huZylBNN
GkN03bppiiRTjvO6IeyvbdNDzLZ5KZd/Xhyyu+IBz7LRcd5gpIiV2Wr7qXPw6U3SySLQGM9rV313
Rynai2YUdm+2UOdDtWZTihsc5El80XQcaFg+5DHtSoFKfHKKnFtHZDlDf7hwn4rUYy8tqU5MMamu
CbgNr07+6uC9GyAt3RHz3m38iUgpsmwMMpBU6BcYX1MiJkQKpOqKZFKNx6/oaEukUOxeryhhpx4L
5KhhaAo57jJj+fI64qm5k9EmjvaMF+gSv/kKJqzL9oBvYPaPreTZSrq4swQ+TlJ8wiqIsVNvXm6G
GiARQmaJxvngEk05ppRn/wR5Pt3ykBV5fqP4HImrFIr2cAfef8KfHSJodw3tViiarR+QrNjKsSwS
BO5vq7Y3cXkGpVRVehHvtAUVYM7RRVRMxvQ7LLPQUxkMS4bw7y1tzzPn49vfrRoPEQd7y4CgrmhY
H5Sor0uR1ZU2NaEwmPJ5sd0FYwiiqYiDselwPAbErbm3Yk0V0jZ7Y6jADdtAiCdamXkQ9r6SUxLQ
uOOTByi/AfSnD+yc6UA5nHiHLJvVYaTvvXUFz4a60UYNCmMRIIXHeeXgnnHeOtUXVAaw+6kV8lTv
OIRg8l2E00R/SRP9+KXqbAFRcSLOwL+0uAdbIYj+pkroIddb2vNjDAha90KiRu5Kz2AzS/EiyY0q
WN6r6tKuYwIbEhS8rTJjCTGCc0ZdlHsrwIx9ZCkw/GtGjRDmFiGaqrH7BRtRDqhgI9FiHIjIIXvk
wufR8F/sLQf+qf2w7K6sqcM08tl7D2xYkqYaMa9WV6PqYBAK59ME0sKMVQMGYl4iCy67MTOJBA6t
nxGmx5qPiz9ALXRAK4WFWQurhnaLjWXiyTGbaM714y8ywfIO57Y4Cp/FRltSfdMn9GLXz3iX7mum
/i8w67sfIv5dd1uRkHOWZP5dbF03c9Wz5htPpumm3gby4Ti7ZrECdPumyALCreECzOx4ZgBC0f7P
bPfXuXUgPojF4XqZ2zB3urLo2Hh7j3KYBS/UuUjBH1+HvGytBz9dHLXkwe2kbGFZMzE4wOIpqiQo
xoytRPGn5qnTaoBbOzZkW3bAdN8nt1RQNELv36elKvuM0M+ypXqFUFURj8tawP0Laj/p3uoZjJ1I
U7UBkU6dkI05VKoHkngwtzWeW+nb9sdk9cy9iRTFV4thetnRN+P76lGsOHUSgep3khJbri/tz9xA
dvtLn5X8uUUva00SfMHx4dbzyWDiJKbGdh9qrQVtFWsM3h6j26AcwYeKCrxy4bPKMzJ80Mxp4bh+
kEfNrZTX3uiDQoz8ouiw+GWKk1EItX1ODPRohG0H2Gigv+Wrv/DhwwlGb6wANAR2DAGfKpOR2S1v
HTL3kubOJlidQ2KjiTEs599f0F4ES+dk6pKaumuBaKthFYcZvqMRUTJyqoeZJoF30B8hAMjeZzLh
s6H8hoBWKmFkVOirt0otATGftiTzaO1n1p/8grHQMlcuyIHlMh2O9UjT/a0ELiibR5vTEeJJTsjA
L3QaETHf2P2oQhAYpD6KirIION+Ymj1Zvop4r9c1XiEB8rqWzjBYGxQ6gTTZXGJh3ULGm79sQ8MS
lqK9p1M9zOvwPHp/dQ3wkdanvRot/SuP7+a3Uf3U3YWHmHhmUlItH9dQSSzp38NInZK0NPKhRD7a
HTUk4WKx4N4ouUdw1CM52yWxk/cho5EVr+iQd0L7kdIOs6+xo73qtl5Idp4OBXR8fnIKRbGjlthH
HDzC7oxZ6b5FeRR4S9vGQYECGxMLSLwpVEyLJbx3RSF63lYFklx3T8S+lxBV0PMeOBW5Zz1SiBIx
0Wf3D5Oth066vyO7RfUGfcPgmWfUz5ihujQ2pD7k7oEEBLMtwV3jfwI5hfirsUL53QE0bQ3s0Veg
uLcjKCh9IALVnrzb3ZBPYH5a+ZhdM+TNurv7vSRZNb3mjFoO1BK2BZBrUy+YtJahqvSHtR7JF8hm
fUlkY1912IyCGen9l4ie5OX0V9+GrSF1chKG4DVd0z8Lan3kf4bq9gCeXUlGzNA7cuD1vQVNhYvx
e9dds+e/ukcd/cbhwV4oubgtc3cZ7wP3TXD6FfaddgUjdendG3lv46oZ9rqlJ7MIN0192BSA9uYy
EP12mqVThghI/tyuHMNozcd8Twn9KxgGilQUI2n39qhmcrb3SSwUbDb11HdMrMXAuqbWS3G12Jj2
P7S5XNRXbh46ctBEs0YBel6iKgrGLhVXXa20Vb9f5actmMsE57YH3UT9ZfQaJbqtRr4NknxkRKVO
PtDNqsYav0O2Sf1PZhTTS8awaxaVA+sQf1M0WjbncSZsLbqgwpF8D+Veqqy/HJhCGV1ixVI68vMe
xaquzGZEx25ayo+eXO7VXZEmN3axtDpe6VqHvIqfkVIxenG2pjzyrUcmDd8S/Ht4QZ/+uAIx0Vbl
SqYe2dKLQ5nHJI+YQPbBMhG6HQ6IIduC0Dp+Zxp0ytp8qfHOic5aRUiYNADGd8Qa6nUcrsaqIemB
KRsENJphPADCPrGrPQfAi32tUqo5Tzdmh9xmcHlfLky0P/L0NNxAXROElmbM52B2nF22Sy50AI/z
Z3yj2EB/nZSCSpx0KPHv1XyGDv3WLCOJ5mQ4G2GcYgCNdglOWVGSJGb2GKDyE8OL0fpgtBBZGcgG
9dUHQXC0gNU5bMGXfGnqUKAU4hQcUWaVXOQFDURZroviIYwmo1qPI9MceeRWBU1IK99R0FOY9seQ
JsdmUz7VHpzSQ7OYtPUUh97DNaiOc1MDT7pM3SbdwhEcz8kFIw3J1TbWJ6z3JBpcIo4iHHXXqHV9
KL1GzY/+VdzWDaQxdb357+G9K7WNv6XlPEjAgR8O1fUI0l/LR3h3UQV+2c4ZkFCkuVjcFq+zzgo0
ZcFG4iKWM2Lq2CSldhHlKR5hVgrt6H425dPY8/bazrCbJXY3bZqTIk7CtRfSU8A0U2C/zkoM5Tb8
HBonrGpr+bg9v/78PC9RgJ2jFZAQiwyrJWU40RXyHY3Q249sXpAyqTA4ALujKgwOlOoj496QFVtw
eO+kmmiChx/mtZtAKq/dfk4NNI1TiuCrgVzbTkSY1IUCdNxczPeeCzt2noyQKpO/li3CfId+Ew1y
YJW1YFU7Oy3vimqU6h5uci/9HhrCqwXtQpBWhqsCFGqAaih6x3NI4OSEOaGBcDJCfwzAbSbI8b/D
LOLr4RDVRm5sF0+GTZ+MphKCxrMh1Fw8i5jdEEQjCrKSS5jJEu9zjs+Kv+NrYnWWizf2s3a+nxPr
e6YrFFKh6WtiymPqatuVJLqlZhOnSDM3PsXbn9tggFJ4wR5FyvSN6MYeEyN0N1jQ2LnkyR1GLxxX
q0cDJS9ZV9fn0A1kABwE1natLeFxSQ0er4C8CiBQYwAEk5iN33hpTdpP5jti7njOgoNzyTGz9MRr
ZWD+tvMpehaut8toY+HnKLQpl5AAw/QMCV9XlmkBhSbTtVa9rdhppsTeoJONVUNONGfNHWoVDkAF
FmVyeSxmCCvx0At4zAV/nECOdnEDuWEO5exOzKrRrRtHZTgNLmS7NRhEXOIdTU8MBiAqJh+t1qkz
MuDFghanuY3bjSf6Tzstz1PkYe+I0XkIx6WZPnC4sjUURCR/QhQMEzrwLe6DnC2lj2P/+6Lws7OM
6NLnwblvrkyIW3f3QRdzuR0CsTnxlLXK/Y6U3Upo6HyzexhmWlQdYyLojm86uwwcKLxT1DWSgr6F
Ud1Ox2QZBoITRBKevKNDMcD6vbnVCbrU28rJfmFF7pje9cEt1AvGfw0/TeabRTtEimi5gEgv7GK5
e6cFtZcvo68IGK0JDKWAUouEaPEsOob3NU/7LRV5N2WRptb42R+m5jGRHrrCpVaZD56LmycaKhZ5
3Tmbipcd7T4XpKhHeG3nA5TRHMwfBin4CFxFocqfP90oVNqmkblXlcSQSUkeurtRDI7c9Gv3BL7P
YQopBqIbKbGQ9U/Vmi4po1I7d4gLJnJbrRSU4XQ1wREY5I4cOc2Qa0+CTzvFALzTtboOivfTwbgI
ozv6+bPJ9ik+hQ0RJjVaMm20t+YD7u0Jp/qXUbqf9dWvI6vpwLmi69c47gKXJE9zXPCiZNwAVhl7
KHYFs1TsLL2KuFG8TwmGtB2MDlGvC8LubGvdT7rmggdOvMs5Y7cAz22t0tot08qWC6d1cFusxTAB
HTFcmIbZvNixvX62q70LEZ/+IQ0ElluYfwztWSJTyPcKuktVuPPbqq3OF+PJW4P3sKJyeggPz8Ws
DNnK6IxQDy0Hh4oHMsVbIaxRsyY1iTfITKUZTfnulinGYZICqJ8k04MutIoJYQgoABFskHSTvKWJ
8AXOPAyAryWAWdpviLswp/6+cpXTX6NMRfx6ltIFeU5iwnlBeqOUT0r7ul+kWh6o3ZF7et5cyEB/
rnJn4GHznpdTOhyauzXc8sbu/I9zFHy0UeTzRYxYOhaZ5kt8h2Mrt2vnz+N3P7+8V6b6LU7HbYSJ
uS5QaC2tuQPfUMeJDQyCwXcfuIQ4SVlJYtpjEHNV4lAnlajDUbniXduT9u3+gASaCoQN47tHjKxN
xF3hzmwlCnlpCL2x0N6N2CDeiB9fbtYSG0F4ltJCs+UEfE1Gazwpi4bU4AdQ9AvRyBMMwxk2IqRm
+/LQuzA341oni1+PKzl/j7Ww8UlLutICRq4sh6kDzEWZSzBsmZJLrj3brXsrs31/Jx/+jH0J3Uce
DyZQB/tMThm0YcpUjt5HWaXDx3PhOL8K/YnJjYLzoFV1rQNacCQwzKUiiNrlT1cXBkgGkTRc7PsH
A3fkRGytjZgzaLOduUnAD/dJJHNn2MDPXgTRNeDjqoz1/pot+xo6sHLKYm6E8UfAO5Ky1AOsrQYm
EVEHTOtIvmQ4AxPkFbSXGUiH45Wl16eXwTg9UqU2SqbxhbcI66FZsZcEJyaSGaOM0QaWtfn+1eYn
FTzWT3wHx0TW6n+pX5Zt/GREa5qDYdMV9QpiyntI7BYyO7+fpNUNc+UYYkNd1nJKR1Ajkcmw2W1m
5/2H7wMOP/zC7wpyTf81NbmWu1zhXy+OOMY9ZBJnKEBCiV1ZC9yNK0mMJzWGllUqET37vLtenbmi
BSWgT3yix96JXqxfIKyCZVVaswu5aFF2Minw7f8mUlSj19hqiK7WUe9cdW+1I7g4cXtu5kww9aBM
FnNuHlZfkI8JvZKqle8br0tQzu4xHSbMc3prgVEvm4giKxiyE1k+q13rSdwkJHoMu2VWiYrXmUac
UzkBurjHuh8AIz9E+v4gm+h9sZm/k4v1SKxJo/EtFb4ycJIs50S4+WmlJKo7Y/7ThL9YDFNdNqzy
kvFH1+W6Yahg1oR0yvAe7fuTVNSZwykLIotfynExIKUeGKyDQ496t5IVQCL08v6o46SGxEzNWJFY
UJt2vKyDyvpEVjK99shdPZdBWOSKYIbMK+Z/UhAwYggdOLuQP1XnSGXDiH6Od+IeiUGaXasO/4X6
oxxNfF4ORTJmYdU25HzSiG1UDqiYWa12+klypwTz2O0Pifyc/tYtJFb8wuzxNMaP8f9wehsUZwZZ
DvcpMsZVBrja5/uHb4oeOlCokoolrk4jmbXHwd6bIZMqMpci/chYiDJvTNdzVcrGKvVNPmv+TbnS
AfGPZOx6AeVdA0x15oEK9mxq4E8PPAZIYwcpCOLcNSRomILwYGdkmm0zJruhCOORCnF979UXF3it
jShw0/4F164Cof1SWO15XmhK0kLfKZxEnW+kM4sSXsctBqg1AKoL7dV5B9LkBp7xxVBTHGOsx4cz
m3c6MVtSBqFvOR/XpoijYVt5pNAG7hWMh3O18SEKvtFfnfVd1yxoYZ8br19OXCZU06yjIU/JMSBl
SiETy4B8D/PwMQmYlfu7TaTqPDoMnf23p4G0lIfHcU3HCHb0KEjHVw5Hb3G6pADtazkT0SwkEWK/
NbgoaJ6RB6hBEcVZYrY4dP3Ni2LsIHUZolHlwdtlsglP4wc4TW2BLiqplOmKy6Mplou+ZeuCpjyu
2QLiKh8lON2QAzU54u587T8gdJEfcfNXWXK4XymFDVytP5Fp+ppqrP9qbUgRkYtP/WNWp5366HHR
E4lf8SHvRk5jUtDnNZr7RjMol5aROfpw2fxUVe0HQtBr8IfG5x5VjCHz7+g17JWH+Pfa4+rfCJjy
3PPFM4Y3zdda4gJYSv889edmrM9fx0Gu2gXUX47/w2RZ6fa3R6uniE3mPdgN5AopjPqva8eGeNS3
ibvvXUUjhswkgjcbhNmGpsXpoYZ7i3jLijHlgIbycfApFfhl0FArBFI61BCQfcO5mCADZ6GfNUng
18Gf1RfWMV2AJBPtNPyCugyzxettJdVP328ef1D6et8de6u1JFno4F4ajxSiCPWzWhhPZ1vHsUYe
Fa1OcvpQXuYc7mXF/I8yohtRYm1+ABw640O1GmYP3hXNo9tVmPgQVxs17Ost+D4UXqVP7/UVJ1lX
FmmARfA8scEHuYgyBAXInoHIHUHRCZbhg7vzoM4227lVs/ud/1pxZY0WXZEk4B8tZdcwWb8dHQWZ
JwyVYPf0TxbbIlMZZ9nhnvtqiv1M49wNmnAXTlhPeDUk1TZtvMFbu+JN4ySccqXPKfh2bfpuUvlX
uP1Sbktp8VeohbWaa1GvrQ6i6jitL7zhX26sn5lJcFeg7NuheCjlBdLt0qt/zmu7l98Xa3lJfox1
OBiLd8m0zXezmvlAnjWie0SAB0GDlbeAZbrRnqYD/K/al31dhCfe6++LNU0HpXpI02cSX+5pZZHv
hpk4UDbTqqDPtXDEoQofXQKGVVyitZdbwEcZIwGCpT8gU7Ojg0HYKd7ctQIXFs+Dhj/mntF3tdFc
F+b1sWcDpYGQ9oFDJMK4KDROs7FOkZjThP/ONNg6r6aVSm4HQ6hZ7BR9M8h+5UbvWOksbaZYAk8k
wuHCIfssv1W8HPIaqk0dFr1u3i3ICEE33rJfrdXg5P0wWyh58eiR2Jwfjc5ck+QXNSQgqyaw4Y62
/v2G/QtD8P1fcUfhpZV3QuNoX8uURY6AJYlNgDiy8JNFRFaoYYc3B/2b7/wjWdOV5uUm81/X8TL/
6sRekRCpsO1NQGEvIMfLa7nd6duB5YVZA+jOJVoK2vMTLyryiihGkqGLZtcHcgaG9He6P5WL9oz/
8PSFdcPPTUeiuEoSZG93jX+ZlAxMnC209aVJyYpRWTEnw5rytr5z7Ef7xPDrlu0cSyOXXWgz+tfo
+4rl4V6kWB8q6gicYzw2yee9WAOuRQhcEaLTq9bALhic4I9E4dIzQrEzLqOupDoyp6LPH+fKhowc
ea2SoEIiP8L2Tgu7CVp1ImaRUskemfdfpbTBpkJgNymlU5zPA5rWRnUTeOKKNENcOXJByzVPula9
qOZdZQrhz8wfjzWsgdp5gtT4hdLiCsduOP9IquL8avpi0WbwYbpEz78l7TCQG6tTAgWcFwGr282d
ivM5/9rHyioMRXw7GQe86C13hTcOFja2ihhscKdou8shWAOOkuxHy583Av848kb3dKQomUv632tF
ch0L8cXZerRsloD2JED2oREmf8RmHlqgobK+hvyvD+nqsDd0aaoDnkhl5MVWWJYDcVOso3fFyIKP
6/zQY0z+I8MsGWuz0MYxW2zaasTU+H2/UKfq4zb8anZw8UM3xZotV01HlHgGCUaX4l9eZUxF14Sb
Fut3I5Ix1kuIUXJgLbP5WxG2s7kTYfzFLg7yA2rXSZLmEcfNOnGGpVr5G50ALN/bE38DzZkeHv7O
rZxuiVVcrPbOZC4aMpE5tvyuR0kxtdO6j2+Mr4GWwAFoseG9VfrT3hLAwJp7CXsnFSHR43pmWTXL
LFY7VS5WKaj4d/pcj1SfRS3y+fZf1UcMY2ZdSNtjj4YAm142HrN5DqHM8uvqD41xBrSdV7B4neqV
bvqXx/VLk95TgEanY0wmtdQNX8HJhMSmsQ6OQgmGcOeesb5ftd8rRMXIUCu/Eg0rYyutUMniQ7l8
e7F1lPSZhKKXRCdOCYCbMMCeDE9j/Ejs4DDLgjgxXXqmoGRYH3YCuWfASWIqJxRNzx5n+t/6jPnn
sCx7Eiw8U4nMVHQUTHV3/4hdeFFTdHjJSWy60T2wO9CvfKATNAXjmvh/uOhkz/J45Rbpx1RFfNM5
yFvYugpBSQqhW2VB7JqLhxKb114RbCeEa1Rha92n1WYX7VnqYdIyfL0cEECHgFizz4Yo8leWBNt8
Z8/FExIDaPKn99EpalNDFh5BwxK77zZWuHrX4k7J1nWcJ6IEM1JxqvCPMaID/GlNLS5PhXFOo+6h
mFpWfY8WbDa+u/TMT+889rYKQtxaD3Bq/wnSZEctg7K8lW4KdbH5JS1z7HkSqBZkXK07iOTfyqIe
zt4LpRTLyEE4RhddTwYCmDP8A2KkpuUkOMQ5ZgjvWgY1jm2D7kLjujQIzPuz1pS4P1pHcZCoW7mo
zw/8W/1tYpr8iezGjQ2hq3jmRoQ3VeTDzX2x/dtlTj160zNCo5JUYCJSjd91+W79A5Y347RuOv/+
qCtzXcjNmw7OOHUvYBvRDTTdJOTvDzE7GZTms33/OwhHOYCBje5+QMr78e9jwulfjg9lpmOfMMl5
6kJTkbu+EoNZjcjJH4A7oCs1FltO42rRlEOEJe2Q1d30V3ychhRqpEZFdume+bcG/dxB16IqpzpF
IVhJpJ9bVK1sO3e6xgieKL8/WYN59DZyo93p0v95qKEWfkCfHAhkU3agv+clndcpchpZGeevG7C7
J0IQsK3L+60DuCofJrp3U/3b1G9WSIWNopQzcdnBmTRjxbeK3HQ5NHF0sBBgqAXiT9OTcwT8IHIw
uvOvvuahV5bUUrOVIc6XkwRKAa6bn3jAXW/AIwp4MvU8AGnLPkw06tvs7Wr9gHvx4ucbh3tYG7Y2
H2BsTFBu+qw2of6k6KIJWaKHktRyX3r1ZfI3FWqGBFcDoIEmwlyVvZQvE2e7EWVPij4kkIoIjwUi
VIfrQn4aSUcXgwszJZtTdHoiC9VHXpwNgsqTNQTu4jd8EVt6XHcdmjxmv0sc+zofePJkdaJSrCLE
2kZ14yRu8Vm0PfZNdBvQ4dfbpaXTOL7NLmMkrQlbQcEXDM22XysfH7KOr8benxk+SIqTx97dDFCE
N9d/+Iemyp+vmbYSsy+xrazAwBf+lRUo8pb31M2sHKZMelNz89Cy3pBAiW8HjyxdKcECMfBPnheU
MNuEi53jnMFZv7AkNvWRXeqV7EG3Id+fIbpf3h7fkUqPYAILXSCsv0ZV7PbosxQxl3sV4yyiyKgX
g7XcLr1kqXhLVfuVTAnlJDq3j7V2uRdA2bSHpb5uOSlA1FBd2SCIj78++fWiLV+YAhyo0a35Epnj
l0L9C7ZnMVJgn0JKnazF1khRetlxYRfCfZhyivIAQ6cTziuZ7srDdoVmhvH5pY3yyEhQGDFEUzhc
6fv7HlUqwkPeo/Y8cCvUIo3eijwx6abkoi+QBGh5jPKjBjbyrc6k4pcug+WS4+czCSQNwY/o0fie
x2ylRSujtEGTuGYspRvW4//yzaXwtTv0VxHYnxY6ecSzuRefILHuSMxZHj6HCC6SaZbB1LyKKn6N
lhmzi++6steDfSU/cs4f/3gzH1qrXWWuSPwJJqXCUI+5mK89DYJRNs1h0sgtSeVEDoPZdRfcMe39
eWs/H817VNUZ/JAHAH0VuDttG8x4XBJXnZmkhMgwTX46Mo+bopTpBMEBeNW1Ogv77AgheL3Da2V/
SlnLFoNkijt6eaSaTpH3J2VYSYm8pypytvD9mgvHwetDJUmF0ND/yP7c419QpyA3V65AMeoAjHB0
EEJFHY/2xsQVYooeMIiEMeC/fRbYjzlJRhv/TZioIP9Ygn6sMgKTbDTlsv2Gp1/0/tZcj/MIlxxU
4coSwHDGkk5M9LTcUCHJChAmoVSsYQq+Q5fN9uQgjQ8yoANKdURX2FWC/Xt9q8yvKl/xUKZfDblC
4oe1Ww68dd9Bh8hmU9kIRqa/Rdyal2K3x3a1a3asmIYIwSFKCx5Nv9nYIYg6U8W8LsB5FLrdYv5I
AyJDUASkE6Qey7Rf0jRcdXr7hdszl6QkoAw2lee/Ci1wHa2tAjzxRlwYPF5PXrInwRAYnDSxTli0
xWo6BqluDV22f6iHXTEKnZlqFhs8YFTmnAbut/AT6sOWScAkk+3EVs9HudjOwuppkkOoMEKiWtQ5
21N1HokIE3i9fPo3ZY32PluGYfJxF+pTPN9R4b8xm3YxZIYz9lYzVCAVPpCaUONhrDEAnQXOLNlO
AaPNO3qacXM3Tj1JXb1m8fjuJ35Rw6huMvUPEWsM/zUd1+C+30s15Q/FXUW2/AA+MPuZCgsc4HzL
/iY40nICfjId/YYzPTVNHZqgSGWtfmSiMPJ99AaoUGp7nN9/SHJwLMeT4KF35JgVvDAiX8GwWDsl
9Obh277FILEkZwJJBobpeYzTkNSAgQlzOu0ZwhNVRlDpH/MvTI8HSjqTCL0r/tQrF0zOjLiRMkX5
FBKkvcC5uzVGbKX3YWovnTUEoRJMopc81YCeu5xRZ1eG8SMxgof6TpH2XS22FG+CLE9w5bukE8GD
Jn1jYGkqs1m/cSblHRaDDhNhBwad7nJ4nUChZMge2EiNEFcHY34Z62grQ+t1fEnap9S2tYhloBNL
Mh6KxTg/uGSNYq72EHO7qVWh7aSCr+tSdM1jT19JYRht8q7NO0ohApLDujuKGMWoALGhrFFnLLLj
p6ROkXst2M9Bhed3WEW2mEy0BnIgxN/1SCRbnvXN12eudGolcR0klTujyeGSI3dAnnSOzkU9A1tX
3LwN8Le119UsZoSg78XzVy685pZGxFIXa5fvSGCA5XgKUBlB11tRi6+ZKbxfYLnSDghsTJDq8W8c
pBMHOPvFLKnyAW92QRr2CPFouoF2KsZ0wcbIv93MHPXwYkfoUHIXwAT5dapS1BYF3HC9aQGMG9vf
SzX0S5VRnVsMtdlreJ8GEdIhmifET1BuO0+inqMs6ngVN47WzrMOuIVkm5zEKAlVKTgwnAQKWYLC
FAFFMIKtEkfDQMp1MPVKCSwU/S4M854iWlsGoOd0BtIaSyidvSm+C23jM6a4LgZyEXdpAw00yjXD
SSVFrHYM2qwFis+FiNyByPOzGmthK+9mQVoQsx7yqgjtPZfv17L3MX266V6pDMkr88hb4HwbCvqJ
tQunFpQyeG0JZxZ1a+3w1a98FhlZdIXC+21J+BJWi8/yXp0QQSE41cRIg8kYhBp69OMt4bU6vUbt
HQjLA3BiQecFVx00KHHG14GPZ10ReLi7qjeeQP4X5hH3HkecLdQ+Bl7hLeTLjff0TRATR7wwC47V
Vk01WEsGd7x+gz/UGa0fHQxi6aoKrWXAfyu++9oU5Mlb9MpzIZa0F7Eiq7fHhhdy7bs0fJ+qysg6
HsjtdpNb/4uf8sbG0m2xx40Y2rQHpFT0/CmJOxEQa2DYBaNhs7y7+Xj6HXeNoquFyGMO2nsCHbOw
4uuyUtjd732cYBRFNw6Qi7n/1RxtuPbXygTtubE25rNmgnZBTuGSgTCnDlbLK1cdLcLsBxzNl5bM
7tqLMsBKIXOfuCrxsVnSiC+KQ9FPMyr6jhQNwnLJ/Hew0B7q0mRrw2A9U1yMf22V/n5Tie1BiaBq
Fc6ziV0zqDgfAkVJAJuaCZO5GlQytf9C19tjW8y9Kgcj+aqTGS4yut6NR6oO/oQaPQUy2lKVK6j9
Gg0+9yxfW1T/aIPUicCc7CJs+IFqedjs+3JbD6ItaobF+I+17xKTI03xWURZzgfiAR+nPeUMz5GL
jPPO9YQ73368LHn65BaXeTiSSpmBbCc78k3MjY0VZFnsSZZe4v+dnPspPT5Oz3rHbfLfEs7k25fN
RcRl4X1vINp9NokZ6g4dub+VQ8iV9xuVdGLS4JnLQ+D1+qv/7IuxGo8XIZoikOwJUy7AZmB4/s4s
MAKzfNvt0dyPcLEA8S1Wu80KgviKzUfQ2aJd0780wAfX/0wvbw2qC/dyRn1nJ5WLNjjf1csYKf3Y
FqHfyXhgW93vaQIE0ih3QZFc9O2s6BgbgqtTcd3lHfb+YCUUCF0Hhf+lScOUduI20aOg6sp/XSvm
qSiQdoy9rU12vQQ/Edf9ycCJBeP/rzBNsGo6KH9CRRX/jXeTl6kgp4se9nixNehFm1OxWxXlggE5
cujoVHjG7ErO+o5sOT0O+ApgDN7/dXd1E8xApDyPGEsC2qsgsld437vvrmxFMbpvEecx0CEjSwah
CPbRpw9lDq5h8vvDm0OxYskqfFdZcwaqy3txrMB0DwmDKysJNxWJqDDPFZhxUaeura773Bh/IW0z
qG05rzjCHnbhqmvBmNBQjhgQ+ogw3UcQ6r3GyFRGQuh871u47VM8ZWRe/VlS9ViT+VfPw8xWyIgw
2eRHPlB8eqUiTc6Ob9QREOz9F6p2yD4LwUrmNookqQy8yk47kDlkIzPBStpwNg9Xste50OybQKlM
86VyJzbKjG5bpmQ/6N1BmSaldjXxd9i25XEKQucpgg/wCZ2XscXmIVCO4T/H7gkvgdr5DBV6osd6
HugM+x/sUqnDHsyJfOtGYf1m5BUj4sm+b53TwI6hywdgQjCG1zBJXqYFdi/8Wgs9NCRo2iKe9k4T
Tfff0n8ZOn+EDVzJmkouvkjjafjSWrvEPN2Auc4d3IjOdN41+Pce3YvPgSE1Mm6gKL3o6IeubBVm
m9MCneP5vA+OM11vtiMxDuo+KHR5zAs5qQNknbQ6+PUcqb7F049JaNl/Wfd6fGst7D0CRL+PDzM0
XZZzRiJpjbq2qnddZNu9ISCaXZNDyiOXtqhjwGI0MqMog5HVWL+aG6OH1rabjexYycUzQlaccK2M
2l8r+aFtUoGCzQMYZw1uRG0S1Df4XTMyzwsAmMm6Hrcn4bePjA0RnOx7OPYCBE1uv8d5pfnoIMxk
iDkPZPQu+5OgFplprh1eqFnGyF/VfwvDnNB5UflzLaQ5oEmhrK6AvoQtbAAhrY+/dF1pSRjDMEu5
koS7f5ZndIc/YYXY9NXkCCrErhT0pZF4efh+dRHwbZzxJ/CSF1VAdi6PLb5HMaVmtctG/w10cSLn
XLJQi5O+ZcBfrIAhier8BTV4nv4JRBBTccR0+4JQvEE7ETTZT5WJomb1V0znANQIGOeFpQk5pVta
QBrA6IcvtRqpWzdRNcXcCxHQu7a3ex4EBoLPR2Qow6UCFKw385Dqb/FbREuULq/hDCKN/zUfMzNw
oOyzt81oVjCfkxIeSMNsVtSlPC7HZEYfUxXYMh5ozw/x6dnmvOt3o99sdcnu2fB7evywHBBG0+n8
TxAg8iFqhCq9I34qfT5ewqX9u9az5ROE77/LOpoBeDuleNrnPc3scCzUzBn6Z7/xxwN5Xpi2YgdT
OrgKo4bpERTOQkfsLIh59sMgr06RW57JbJnPeRU2Y23XW5LEaA6R6F6NoB9OSvH2soISc9JB5h0H
Dfd6dLR8ljY5Krn/sWo/hi4Q2YNgYSlUXPZBMX0PjCHPP+eos8+ehlKvCeU3gepxDBVIgpk/CGBm
CxZKBFEhw3u41a2vsuFn7uh6V4qnekFAmo8Ngw9qj/gO1P3s1QXvYWXLXtHJ2xHRbQ08BKhmJGLQ
qZX9vU74jMiml8Vg7/Ceu+WAZ2lRjpTdhzZNTukynKybzh/JttoX1UYqbkKG/opNGZnPhC2FgnUs
yR6znfLqxITp5vw9XGD0OO1STonbH8mQAmqEG7+66cornIyyG8OFPTh6VPDkeOWjdIT6UBRR1V1o
FaqMLI0R+az8amnoJ/JIH6+QZ8x9tCooVeFu4Ci+swPqoBvxJYqGw9P6pXD/dKPlcB4YldWoUBR9
EbHATMpM1X0lyFHL0RLGzxCxIsgf01kjvWHadyRKaXaVcy1pY7m5FszdSkL1zjx3X6wUzPu/1KjL
HPrXRTWI+37G231g7gg/79eWKcZTclla9mfMWYp0XB4i4k6mu/0uQ9WOIUKgWcH7OMlcrFwnJHLM
VT8l9icKPVSRX/Q4Ou63oDlS443GF0lH2z/YcAdM2G9G37Tj5X2jZ3xm9IzTbqWihOtq0H8eJrhx
opdqZwMYfcyeW1PTQOnKVdLecAJZPlDf3XmecpbY8QyAjtkeLPBMmuTjaqkoQkDbAzLf0L8h60m3
IgcpKsEcFLvslTIw9rBIFRs6+AINFM7rbsB1QoAzeVydcPCMpLs6zgdgWe5Qq3ulz1xJkYZlKnGh
cUGYJlKfYQ+dD82/NIxfqtKM8YVtcQ8g4nEQcd/r9zyQq9Fojv55urGv5P8IBAziac7KSDyqo0QS
fhomIobmoCAYHiW+oD32RIg9lDKNs8k/npcsrh55kHPNbUaCz1M4rEv/aEnB51RnJdeauOR1o/Y4
KRizTfJa6HAcgFxVSXOnrfEOPt6DeXyUszgLoXdY7Tzr4dCY9t16Q5AS9MRVveoESRfY5CQ4hCBb
HIXr1qRyx3cPiWwCQc7OEvVpjkvTAHjcdSYj4yZxORLE3+MwGrmDT8GCevTP4wVxoiOB7xVWYYR7
pdSNPUzuMYA0uwoqMa+7b42w0Whp4jWhTj+FSlhMg6itdPA25/CQ0YhTBSj3FXQ6v9Y/QblAvQmx
OduQXpsMPgKbG/IMnoFfac/uJHZOjUdCOwwEvmGwZNdqMMkG0ee7eeO1WrVRlnf8+bEkeEK8Dg0W
XgzG/WnLuJj3MBf4Z838DQGrlzJRaz7OV/kOhYCUKhNApsxvSeVQHo3Gix6Fihk8DMBYewarQ8ID
qfEX5eM+SDswGLpnv7tAM3U5aj+1rqTAMT41s26NktWbHbECxnuM3M5yAVb5G7G/vTvfNcNvPkgB
zA4nzGyfvVtHDpzPjdAkaLBI2byIlsghGrZwtjc+I18AI6jC5Z/TxZNYNTq4JmVAMqpwWn/QSnHq
+BdQwGHcYkpiKmOhJx2Wb0UEtuGZ6OBVXDsLuvHCnrxI8fX1I7t4W/KAt9eCA5XcWF4J2U3dD5oK
viwlD4ziUDMrzgUbsUNeW/W3dD/Hw3UMifHDdeEcOVjSRciE8Hw71dUrvtyw7m/+FIZDWzRp7C5O
+b3VF6f+ukxgipuk2yw/+kVU70c5DW+Mj9Mv8lhSDhgFovGtA2IBZ34Xlxknvj054BdmRzQlOCe3
d4bQqHKqfnvtD2JbuzmDrGP/0BMEJqruqxlfpOlh7dWpcpGNZNWiEh6fg9PLbzCI8mac6ifllilJ
vdaj8X1BFfvZqEzphoIAMbT2myAWU1IEpwvj9yE3pOrD6qP8SydsIbCKvUjewunREyIyhEWvDhX2
pMf6ebwgZ3DeMsGmDoNIKGJcvT/7IPlyqbMw/t0Epy8WShwvbxyiDZbQj1wkfE70Fl/AhVXj0mHA
xazOMYW/jlFtLsR6TpBjdJmdCbl2tX9rOb+csIcNXK6GhlKVU/OHq7Pk7bmnhC9G9UTL57JvTzkN
fkysS3JeLuxmcl41RQBz4hJDqzKKqBh6VCtW/5wD9T7ciOqvrwmXTyHEknZEoSoHkV9stSw3tOsH
ajghIgVHhG+7PuwvQC1wRiV+WMoLNivmm7Lc0ACcM2qmCk+Zs7WXBK96lpEmwZP+3zPCEeNWqBv4
cLlph+wsCDSQs/meGO3M6Lbd+ONC+QXNZifIOIicXeUTd1ZWJhZX1Fk7E/k3t4fU8EGVTT8bh6wq
n/03ffjkSY+bGAByMnqWwSq4qFNiCaBpeQKxJaUxbuIG2OE146mTyTY6/l5znom62l9USlavMO1i
U1HrePKgbKv5nx077+K6CpZ1E1+2F5DVR6UUU3gJ4YnFwQNr4hgHUFBrL2MTcXlBgIKD7UlaucqK
xHhyDLJWuWWR0V5bYLBgwCLtnGLseo+sOg6Q29r2ygE84upjtQ7BBwavGNgmxMmPmD2Gor6S4AwD
aLhkhDoyactgXhafx079/3X9cNv2eAk165YvT3cNU6vFCPAkrtxf6GqJwcm3yfSkGehOFqHNouh3
xkeyIshVy+8zklm5t0+A+59UlJD9kwDwjFtqmBTCpk3cFc+f669E+xwKvehHv6Pke8u7PU4suGQM
avtqvwwY1CeLzqwleEQryrFS69gQel9tVHaBquI4WI+tkKCom76xeBIOFULJeK7m+vAnGbUie0FF
W/4udd9N+sFL0E4LNk6Sn6BS0B7y7W0zrU/dDRXzMETx0tgqaSkTqn1S5k2YeQ20jtx7Fd8bmcRj
vazDz5R30UEmO6e7dkW62TbvgDkesxiubSBMdw2MRV8a/qQ3UEI6p/AIUU0oGYG/wF/CuG7A3bM1
n2b4bU17SZ3SSEH7RwFjkR0no0nmbFPNmV1kFPq3olXfHSYwjQdg9dagfu0sSjoeLJc+aj7EU09D
PEEvV3sVETONVNBI/Z44qGZNMQxotQsWYzr+93LqvwUULjvxsOzaC2ATYDdkMQRE1AYr+gk6Uy4y
wPCO/9Iuf0A1m36Wn5dcoypz2K5G8DZPHaooIMLta6K07PSiwRSf1RTF/kRkQQssC2abEUl/paRf
BkrHXo0DyiE/dZP4IMd8NBCR1iigY9RD/nII23bY6VBogfjmqqJfe/ZbIQMrw8LCYnCZyGRRXGLY
m3PCmcCXlEbz7UwCROMOlFM9LcKNo3+QiMhNbXBzcVVYtJDeWe1pIUQebu/EXUH3WL6YqD9hiMK0
C+3Ezv5jq2xXNh9sH+h7mWNx8UWjkTTn3iFAKDs4zhKxkljVguI/8qui4D5jcusnnS+fLTpcVYKK
/Q3DzqvloDRP+jXJqIjlrtEojhGVcddEpYe/tihQ3cJuGYtm923zOtoiEbl5/wllumG5Mi3NleKu
UBhrdrc3RJN+Q/DQc1vz7FsryMBuYoREq8nRgojtqDN/UaAtYsrT8E+EqGaAXXFOihHpLXHegRh6
GBY4eKMzcrfQ24qTVmOoVZpIAikHah+QjKOGLlM8EyE8rH6DQzgplkkk+5P3T31XFCQHIrV8htAo
/CsyBJAzmmm/RhaUSHUJ9oDoWCy1q7im9lnlGHm3uujdVnRLQf7vCD33/rdR2GdcTm+CyQ4xh/Yn
qnkyLXcO8hLYy3TKGUQ498Z7q6yVRZ7QO8xqX10mrFtCTJz7qbEn78SF1oPIcAgkBJvYXz9/e3bK
C4+zoGWk3t2Zy3iS8R9NgsKZOTKF4Hjz9YJ+4F8k1GHmSW9gO4DQz1KiZ6ux1fuzigpBahVA2l0G
kvO+/25AeoUN+8lHVNjorzLz7apssX/TTn/x5eHWqqqrM5XsmJo7i3gyiriil/1qtVcqZFa4Q8lO
m+ZxrDimqUAEB2GBDjFlNB8u/mGMf1oeMNZ0+74DTOMHT6PX+nUwVC3DlSLW8Lhk2xIzfBEmwZTA
+8F9qYEO3PSKfCP9MdcdA9ZXjNKlSVgMAo0NELG6aqaUhsLUJBRkFnrq4ccf+ToY2ivaN57H7ddw
WEGgjrnGIjPSJWinf6Brwug+JLiM/s+avUK/K5J6trpffdyHUX8CVFGrg24MLgz2GwExaIugHu6F
5fngUUFZZitGGtjTrUfdENbjZvNq0khaxxuNgBmam1euj1ZB7nEiA3JfLVvTWRYZxeyH6NmeezWf
NxKjvQckAcpzCWXzT51wVlLWzveC6fke+vI+Q7GejN1+dISHmiYhQTr5M0f6kPI1LKul9pPtGbUE
AUpgyOECf4vOBSnNw2D1i1F1JreHutrIL1QY8S77Ha0k05tHJ7AzWa3wW+qrxYcZJzEJ6GdghhOJ
ecglugsRr6uO9Zcq476AM2qUVglBAHXnkKqovgOTzCNgIAlKLmOnORJ4yEoSib/V1+DlPYSDTS1y
jBvL1Oke5g/F/71E5MCaR2j1ICuw8JxeBIOLXeZf67z+pbBy3qv0UsJfeZG75p2Q29csUJbCEym3
AmRDbWLWOo89fqzPgF8ckC4BQ9yrFweWJnBHZNpDFst7yPNQ90tV4Icfr4qsgdGTqG393ZvVQOhk
UcKum1FcB5qQ25YaUjXXlJfpsDKyIWqtxuy26fjQrqRv1jF9+NniU9Ue2P+qLQ6/8yrOjHI80DtC
kv/M1hHpuy6mkHvj3/dAvrn9fU7u0wCGTEVHtqAwWbqdkN3YAzjOrEIexSlffVXThDAkyRtxBMDy
DHpvjN+5Mq82YMR/+nU8HPQuZGwkXGTVIihz0Q+GqF7UnmvoWvPm0+Amei0eabo2kdBx98sLV5jq
g4BXJ0Ngmx8q1oOtQtVQZ1x+VNKfW47yYtM2ML5lYOkS5X+h2PT+5lXvQYLOZHwsmwTtPXnR0AEb
GdpiFNrkjDAF4Mcbt5G34s3Y/kM956CPtF58ge7PoKqqYKd8Ml4kiAiKsL0MVue81tPX+1YcZ5YE
C0/A6j3HhDf+iCYpd368r4H2V6g6gQOv0PNsbvXk0XhIrG273/oD/s09HOPKzKaTYNu7RSXPGPnX
KOBXEIyVZ3pdCHLkEKmgU6NqFpm4sv1xQZQRGURJYVRuPezJ28Mi0daIRG9hVVzxePmRUcDm9fNA
JUR4IW/ja3Y6peYaoyR3E+4OkLlmf3EgLcXkdlQ4XY1oBD/PzlLd7xhQZP2HchAzv+bHe3QdxgNg
sTcMMvvWqzSCMiYf6db2x5CqBA0At6q+BxJkVeeo+kCatT/sgW6JnkZgqxgz1hlfoYVqXtwHWQfs
Ig3hF/rkIS5K5O9byXH3d2NsKkqiERDEo+rtv0aX/JNLkXixAJXqB9kKXk2EZyl3tVjttJmICPAB
HXcT7Zcz2iwFPvQcoOg1zwDoJHRk3gX7esDxw17Tz5PZR7SsVmx90yFkQ0K44hvjqgkLJzfVW5L5
5IkTLNcovhcju1K1GY9WZMFWTelHUsajN1FGRLJLj2RaNxU1r8/j2mAWVHDfMK+us07oJFcfq1SV
/b1+XvPTMEVgtWbj0hAZixyYAmRu4+0NYDBFwbp/1qV2x2SQoQabMpMz9wnt1fEYf1dPyaNAK2Vv
ZQj2DCH4j6Rxe+rviSe6w9pM1IpUolfTjztfX22PvNniANN5J4WzYrwTdmocq4EVivj5OoLNulwC
hcGFlvGZDFJ4osbyhmndKb698Vhty5Pq1QjLYUOCBVsfjOk22sasnwFEnQVMPQC5zwb++i3qiSXw
R31B57J/hZrZ61MoJl061hKIU8Y6x5hzmpXu7jKdKZgFuIGhEdGKzb5agYFwsTMywIpaLNSJcAdm
Dpm8nSs1Ay8IxrKCE/O+TQ1bDGEfRALhSI6Bu51mNrtd9XAsctxxbOzBg/c+hT9qtMwukSD/Ev9N
ParpRV6Cp7ua/QTd7k8zOR77/YzgMOc8UUNrWEbgBN05mK2kIoSrI7OJNK8FaKPnE0hSRcq5fhKY
pZrKcG6O3CK3j2C5H+rxfawM9iKBqbxhawhgqMA9iBJzxAq9hqlaVui7DFyYvp2YosAYJR0TvS+T
dWFH9hoWexCAA1U7J3ZHk8QOfj+JQXfDixYuQ5zJGwmYrmeSm0zYzTAQIgB3f1UrbleaN4SdsVcL
6lMXEF8MHpNn8YDgALjCeuELhckfgKgh2OBy9gAE34Kjyo9noDq0DBaf4LTML0sx0Upf6ktQ4rCE
AQ9LQTJGouibFziW+8pYhZNykXW0WCMI5niYAONdJuEAArcU50/WcQBwwOvTpGYKJNXkTgaXwvWq
aN86I4doZMIBCVwk07EPdVFuw0GOx8kXYvMXMDjX4MAMEI2httuQGafev86v8L145xMSLIP1EAmM
dBk6IaWRW7S9MqsnS4iy32BJmF1/BOW3nQPTAh9MsPulR92PiVsV7x1ifnzzpVnJhwI9mFdb4msf
6GqqlOTm3AzssdSQmLgXcHpgREAMFHj+BWsxk9N264kcYARFPO3kbyY1G9rQyS6VMX74wryv7whV
E8EbI4+Zn0NIkDf7GbkYLkZegvLFfB6pLF0OTRcfSigfog3Dy+QlEiczzvJDJissrsHDG1V1rXNA
DajYPOYst+b8wWC6AGGWCDUzLkoN67GQtMfDt4OKlaEVMqEcDzlWChxY5+DWSRUSe/i2dVKKw/vQ
2+BVNZHEAttYTna3kx8StmvlAbCLvwb81U9mgvul0PPa5WP3GCRli4G622F2NICVllfYOFq1MH7Q
0tGvRhF3ijS+rUKrnrE7w1Mxxt4VXvchW0b3UtOtvCTYdyKbn9tJtWyGOKDxDTx7jkDUiMPVGK6B
NX4wQ2+ZcbaVaL1dV2HPFBmFQ8y7Ty/AmbJDvZyYu72ULvFHEaEhSQVdbBim+LopUkbdqlOanE9y
H1TWpjNgdZTyGLtn6Q0kQj8vm88Q+vE5XftKtMt9zdqABGTdQx1YDxYDPDyIxydczd9iAEiyO6jc
DrdzMtsJy3anhhwX45eV5hmIy6QbTJdEHlHq24oJu8eYmvTyGvcASuqSk/3bT8F4E6yMCzKTVYBP
mamLQThRkBoIuP41oGI7ECSdae8r6VE1Q+R5zSBIJQMInYUadAnACHA2kreRLJQprd6rqsw+LH7k
0j0qEGwo//SJe0S7E4L4xTFNmjlUI0/y3hj4dPTPT1NrJAb0oLr1SveVM0qt/+2GLAGj/PiVzg0o
sSFW4vKr65/OfXohpXrjfuNUKXIIH4wv9i+nQr6z/Wd0qdKbUTqSffWeM62lqYSVeMuXeTnEXHha
CDGrfhLG1FXOQDyiKT2ULxOs7ZokxcYYIcKCDg+7Yy2nfy6KIz9541uFmyGT8MeBqkWc5OBBHrwv
31ud/7vTpTAqiUz4Kd0+QVeCQsyO5vQ1rwXvyPLgPgyPb3b3EzXp1pr7DJU6fmoVgZ9/EsB/eFmN
axAXNXz02htCDoR0GGYa/DK4qRaHzZTANgmWjxjQJ/iv/kpYDjMpKn1Yfj4PqkMR6BwQo2AMOLnt
GIw/BvrC/Eojf6uZZ03/p/soBdDVF893LCrRZz4/zR+ROKx1Zv6AhNJ+vzmSn/exW+0XmY+AFKnT
No1B1W7hQxoYyjO+yt5CwtHx9Rphi8NIIiqjyahToPb5TUrdKVfistspKkJkuviRtbwlo/JYE1TZ
qPW/6w3iZa/i/LlRKD2lM/scwmElpHTbziKoFICiSvzHCMjDGoVV4XvIAbJd8qxzYHebGSZ6sVTN
UTnANJV+V9sHUBAdpb9O4CxRZ/OJTYup5sYshjps/DsXZb1bV9zdTZVEZzNGQH4j190lzIYbjaHY
I7KRPvq7S2HOt/vUPRXA6kwn84paBRFv8UyP852n3bDzo98DVKStHZK5h1Rc1/mqeBPt92VKSV/E
w0LXSpEaoaQB7cqAFlI2VME+j/gloP2uU3fK6OPfaadMvBDfMQtjJx4SfEQLzN6hflYrGf4fus3D
mhOmSqYywzsRSOoBPbMopHep+MZO6OmUHPXstvisGWYpka7+BDj/7bxNoGiV+ZPJIyaGu4Ajww0Q
oUZeyT8JX0E/7AwjGb3jz9NSs99MU2gO5I/48Gj9MYuUAsYgddaIbfD6m1Kc9kvfu3br+44pZUqY
mcXYtpOTc7WflHu7E0IV4mAosCT3bvMQVM4I3wfR3v85fhXwq+a3gIykINlQQ33BuOKENyVGz2JC
5YCCwnKuPlc4MKjY1ytZmjSnTztFvXL8SM88h7JMdj80nh0timsbkwyV03YBd42X4SUQbx6av7Qk
JNf+BNZyn9KDbIwQj+4lOj5h9LBvuRJ64kZixSbrl9h0hqYYBe7DkEfmbRC13pzG/F863XWEmDoF
Qc+0k/WrDpIinRlCXOwYsoFLkcdF+Ay8GyRxgOQJUbnUDtqlpNcBTRJKSWaZ/5k/VTxtkUK2tYz1
auGZIJ8LgVolNLSwMLads/soFG1HOuADvamDeH6jGsJ+3h+xsR9u8AzImuenJ5gDDxWQpzYrU7Pr
BAWarxBF9fyoohHLuBPeyTTmuDV0OFwBcJjhh8gpD9h60Sliv2wVQumKv6oUzR06jya20NrZ8/Dg
G9ZMtlrirw33cZUR+cdiZux4zW7HwUuMDaLYgdrbHLI5aV7j1Fnv1AVSeQ+9pvrF8anVlVo8Ze88
88etzpKqByQ5DfhaQyzsHDQ9FM3YSYL3LrWdQqK3C2hSa//g39XYp/jzMdP2jThG30G/QBw3fcof
EcXKSmEbePIOEp4/D0h11yJG01yRWdgDBFKjPjwY0ROev5tqRuNUvzq8tf7HWCIS31xa6+V6pgkC
e4BQNfNbveU6xYoiqjrTH9Qpvj/3zG9/LXQpJnJed+s3R+10LdJRcXJgY358fy9V4BZfd1dX2eEq
1AmySdgJs8Y/fcdlez5kB1zT3cAIIDf5LOde2TcXguYnUHbEx4FNX749DCsPrX9VWvKSbVCdZNXB
duKlDitcT2Efr+rAKySVQcRcxP9b6ATo/esAGRJdFId8VMkp++Q0DSo6E1ViSJaGu68Yr5fHKRew
peFxtmeIPG1brd6WBquop7qL2MNHPymhBSzndBKaOIeA8gWFnMZ2Zvly+U7IBSBhv7FznIZArMUv
LR+iq7cxTJfxtAZ4G2u/SarhQ3pr2ft0QU61wC1s6xxfInzu4RMaxsHG0bMCx+nJDcr87zVejLdF
hgcA3bN1DexFyCKvig8MTJQXPoGUjf9prVJoTET6U2+zVSV8Fq6g56ET+cApVDSA1syabmoLkNEy
a6YLeX0J3fMDZ3M7XbNhj1I6KW3Pdnj2/qZqWoxWR5LfSfBdVB1Hiq8/jYUU+YCCVBYXWNdlKilS
K4ZZAxlqYzEVXf69ez2myxQC+lzTvhRZEsunaNdSiUfnAUxmS+BEMA5PMeu3O084MoESDAOmS9Uo
lO57RK2oMOcui6R5llwkcN7cbcqhIp4jVqnJPi00G3LOTgOCTOqCboim1KYtZrZ+s4hitwn294+P
aYnF6xs1IsoCTLEXkoLOfqS5DBp+OuC/N9scdxB7NUQot0pRat1G9BQ6pY/U+vWa6saD67mWWy8y
bD7dQa4P7FG6/iHrsgXqcpiPvuPahAcxiR6JEJ/4dg9DsRZ4FxYKQ6NYeVvgzwnrKDcOWnwREDRN
DxcoRc3QOB7kQv0iOWsOmBZzg/EkyxgQEWbrqEQn7UOJc6LIF69lWit/BVGMdtoJ3IgBAAGVvFOL
e7wqPpye8xioGL3ssyC65qq0/7FCGfWd3cfRS8GP+hxm56xWJDp+OX+F4N5QkGdtbEftaJFLsRT5
gpUTQPw9QwRqm0lqjtoIW7Z9OTq5vzJX9RpcfieASxK2pClVi+qIQnVLr94x3yq3ciEUU5ILq2eM
HScejSnWkG2ziM5Cmrku4gKkkoMvVYvWNgCAH/6Vaf2jUJ0cfPs0Lque72dOzORHJDM/wxbKQ8YV
Qma0IlFxHYCKoReAZvMZ3hZY7PkofToKhaMx7JhWsOGtKbJwwmVi0C2qu2pzzsIA+X036rG/BG7V
jbhDgB8ajOrXGnLsHBWSO1zZ5SmsFbT+/6V0VSf4YAprJDZ1S2NgSZ4LarZMd1qqQM0h3hlkHMUR
L/ffruYnHz6fCniyF37c4NufS+y5kLbcAVzc0Ar79TAKOZGhTDGRGtBQ+AgGfYHtGQRpnbNjUVoi
bBZcQt3TmT6vz2gsohApZMq+yzsLNCTT/HVswAuuCtlmec1RdlGN8JsKgPGshmoKTe4xFtDLaUtX
ypKhqWX8kB+sVUAxgkFocPdtrMB8Quk+ZG8U7G4xeuplhY+HdVaFSUkzcwwmIshG3tZFvmD/C4Xb
zJaQ1ToN/JKp3rS15Eg1t0KWSCRA9JIs3r0Ap9fDupNvBeQAYpe1aImmxK3GYnETM37OAiqyh2N2
hN9do3Sg2p1t3ReRIu/1rL5NFr+ldNxO31Gt5VvZpfVAapRTFepirJ+Ux60tQfA++tfDD+rEKaOC
IOgZsSvsmcc/SY3VlflkjB8GRLbZee8J+5TqGCJdyu34fy0vrKCvX9l0+0a8JV9teczfkV6lftEM
h5LQUey8u9n7cDgB2PO3QTZSOuRhtZicMfHvQ2901Fhe8tbM/Ac1ReAH8d6zcKWhbn5xVSq/Ru3Y
9r6gDPvUGc+L8pG+wpT73+4LKrREnEjX9n93z+IIsRojdg+fyWdEfNoEPDQ847zi2IGjo0JtCuu6
l4E38o1cdVwk02vb/lIQCLs4G1AgtKKa0UgEU2TulGR2Q3N4PIYTQ00iVu1zElPMzrDu233Xq76R
yf4RcRsOzNSh+mCu05bfytJcooi/VNxkhxzUG0cJBgamA1n6ZA+o2DxFAkI8SOsJ4A39eTgGKkgD
NpBHRi0+pU9zhyv4Gbz5sMsDSdzoDw7tJ/kgN2j/I/4fRbQQCjRyiOrdptYM3cDttQnzrWEWv6/D
CasYlqSrW8NupP3SKuYD1nm8m5eNgJMLmFN9C2wPOyhGXQFI8BEnzj66ip+GFwBfqALtJuiSOrXi
jCpC1t5FdMFHw1RfgxBlqRq0BR7fvdHnZfRt074jGYBGWaJMSZ7K1thKAbS1B1gfnD5g+fARtSXw
asXdV/M/fAb3CI8x8SH7i54plYryxDTKnBGIrVMPd2kXbUi9o9MQi9MjPBxC2E0/oH0v3LsZd8pl
3b958BfJEm+jFTavmltAb9pEeQn5e6S9gaJdp1CbkOKLYfTYfTMgc7LOWL2VbGrUQZ7PMMK/oXxv
4yFvqeqGoWTIrReRy3fh42uM44VjsLHz65FBZjpN3I/m+Dm1alMcl/AQrtm3EaRvVPAaA07AG4Ge
PkYH/fDZ1GTE3pBctESFcKxtigYeHW1oQKC/p9QkmNuaRXx0BYoriw+egmCOLIpgKjRzJyPdgm95
FA7yh8liZkEGAWz8LD7/GJZg/5bj0btz9Y2nLdHw7oEZ/szv3A/Hm5X/Cgr62tW3b5H5jMR9Icdd
E3jskNdQI77IQemhsDF3jlorFktMiHwuemveS+G5E36torJQV8yxivRS19spJw+wuh+65y6feg4g
UOLCii3xH7Z6a5cpb+1OWk9/xxBVV78L2hvotNzuxDGCqV0ELyqdsTxD8iD0LmgGJm4Fojc6+2RS
GL9IRK5j3VsNjw431SgVrgh4wrbeYzBPm2/BTGaWGd4N49kQh48WBT3O1ivfUkLF1ay5CdDE5xx7
EyOZg9QNbhptt5nxEZQTnpFEh2pYIpH5hYlvarKUpsAoez9IdsVPJaycRVwVxoDndIpfgi/dI9DR
8XldXl5JMimBHjT2X4f2qqhA2pUo9GAPpZglu21iYgLxR/Agbw1IcdgvnS+2yck67pGHFovPaD4b
Dq5Q0t91nciHAegQUo1shbNsYqhKIcipkZ725LoKbJ2x0OZDIDNs6tl6rK75QjYcvOhAlDv0Toyx
sxD1i5n6hS7k+3BioKkFEF/6CCccyrelNYkOjN+X34jyBWjei0/6uZG5Wmtj5AvGQGy1N7WR7s5e
lFxEjMYEjul22k67TJBKr2FrtiWm6xNj5SChTHaryyvi1LXUDQ0UO2igv0XfX6avwBocwXFRIdhV
HgUi0twUHcG7u6doki8L7AkZWpLgQPnbMOn+z7BMO/S+uWj0boFAKTFk/z8miMtNUQ2vMGH5ERXH
CNxXFJbEa6aK/SVzjvMMte3ilcm1r4KJCIdrNF3s8kgatRncahbBTCm4BGmiAfUrQE8WeW9r+0V1
2A08sFge71smG+VqVFioAn9mHN1ji1Hofsl2TDiofsUiAQZNT6S9bIqpOTmdn2BalVJhrVq0O2Dv
SdjCNfa0AuRXg6zAk8FMr+E3Z6i+Q0CpVWJJi69vYqdhnYXViapudgutmSW9qQRU9aZNVG9DItog
0qWQOLAKjxdaWyJ/fnDjbcQwmxFxToezpJnZWeTgy6D3uEJswq7gr0/foIfOxBe2QgWv439Qsr4Y
DLsoVZyuDUcWJKXUcFTZ64aC8YMVnYST3Ohf2EIG+rIIWcLzoCUIks74mw590xkB3GnVm7C/mtUs
ktczMIbsIMwS7n4kuCSdRIPqP8BLz0dZ+Q//J/MSDlvmnPq/JTsVZHOPit13IUYWghgIZ8cLWZv7
ZDez6hK0UPhnryiwXzQ4/vLwDlLMMVAscFskhRcXXmzoPx2YnQtRRBl9NW4m5XzNTRvIgzG1teXD
Cjo6XBom/hNbcm3LLCt2sPYmyoFNan4WHGM4MrtxgkRrDGi5GuUxaatpjJcolYb7PxLygBn7rYMF
7XpTa2YNv1XcMTRueHhWuUUE15v1K44dl5NLm4vbqdkJJP8jfWNd0nO+tVFOKiTFoDxZ+YDDB2gr
BTHXxcn2mEHRkn/M64F4svcehLtS5wgQ+4RqpP4nHJBEdUQOituSwncHQtWxcBr4zsCXgtrl+q48
g7f2+i2YEew+86MYRLQjrfgBZLNLt2K3aoRSdxMmU2sF9qboELE2muZu+4f6hHeAwNy2P/a84OJv
vTUIZmAN+lGeAl5w1Rv27o57m0vbXxt8WeqkLhLH/x9indbvBOepRZGMuegGtKC3QsvIA5nA5PXV
D0R3U+a4gLecp85oFr9mkEGbCI3wIskstKj/jSM6DjbCKOglOhTL3A5NnOh7Tz3B8rjEEwpUWsYn
aZ7JUw1VHPlXKv/kRQL698XKtbucCiZqqwq61K172LVGSP1/hKGvRK6Yehx5OpjGwHC4Xczccsn5
sTD0goeSUm/PF1dIoLxOr3Or7zaW40O+tbTfgDxet+7xMyLhLRLUyLmo/cdCx8hVAzuYUgaCIJPX
DNANVo0vlgBKRvC6VNjfwmta1aA9xTjBVrOtIgRBpLaPP7XPh4r3YOvofyqjI27Ucl6VVBpKMGeQ
s4cNeDo89V/Ayg6VDqMaKLJlCN/nTPxsr8qyFYAhEz73kUn1BPlSA3/SI7hMJ1gBlR/eQiFOQXPO
zcfuZq3GuuYhhEqmy0Q/XAV65Pl1vPTSEbVw8GcMikSL9q3n84U08qvUYJwqOhqwYOvYaJBJSHwP
0dGH4UCL4Eeg1R2sAKm6hg5SIAXrnaMuFKxMwqo44TCU+2NZQUSxTckyK4JXvTwzohOH9JeRP6C/
9ECY4ysJNLDLms9RMRMcZ9yagz9J9Y0xalDBAaYqHiDAEhEjkmxCTMPp9kbYt2F/2Ak/I9VpaF4M
6aU1ZzD2LF75NneuOAuc1jpLzKxzsmSOpipf7mr17t94pVGqMC/Gcdh/KHw+zuukA31okuj+BVE+
EBVAdNSSGPMJKOGo0l3o2gYKdU0n/1E44f/ejRa1D1qWcLgCbZ0u501Er3hydFjpmw/20WOpxM5n
Rmn38UMHLkgGcfVbhzeTg9Tz7LL94yVmnor6ttuUIRoreIkcfZNC70BCdgtEID9UztUnePTzeQ7g
MedNg7xgRG/gXq+QoKQcL1qQMvpI34LFQ/7m3tr+/tsoCBmCKtzQsEVqmnA/+9qFzcixPF1uKkh+
mAs8I9FeMkwaFFuETM43NZWqOk5bcKMOQ5rNoZWG6AUOaPXc1HA9tCxXIjT4bTeZu/pEOSJ4LChs
gFoync3PNJDDStyAfQ4Otv2N8zdTuNTLxePtDEIPd5UqTmbyeSUsN614JjUCEXq6DGgOQQKw7n1b
O7St7wgAzhCqZWSl5OBx7nlO+yMhgPJMZYi5MKDQPVts9e/LaERr26TlgieWavki3W/ktdUt3VIW
o6A1XXY2dStF9L5MRrdsWxhzqByuXWjr074RhyAL0YMysUMi3ABhvuu6A/l08P48QWtLwAzJk0C6
UoIwv9TQcPT2Hc568fFUNMMfCyw0Hbt47tdbDoX8rPdLeUcmrYV0MGQdrdRc1oo6tMOGgr7Ok0Ww
oljYUB0+uixVWnBKvlhQSt4Q+KeovtBupo2fc1MNhwdtj5P+FkwVizlxuwUb7r6GVoNY3cx/ozOO
JgHM6Y6ARMKRtEVmVkbk9V/FB9XbuXL6YbuOU2SR2gRDOHosIZHiPr1zZ72rU8nIKQcNn0sKnyRe
ode/1TnC2fMOpQw8lL4IPPP/W7jQK1gwSKUXu3fP6mIIJPqc/XVjzaPq0lGswzKrKuaiaHoToC3X
pG1RJOnN+cLPZ9vyAG5vMJ9irB5cHh7b61ubrEceCOgd2cmMZoBaj0RjYyboT4gExLqkPaJ4GHBs
xWq89lHZIe1R7rYi8+lSNQBG028X/nrJB4pshMmXZPvyH0B7AsEAbR9fOu1nL3MsvZVAny3EusUZ
1n7MQYfGASfE68iSvXzsOm/o+Tl+qO4j9FdpZSZyjEDI6omfADwJfYIkc3wOfx2ho6rMVVrPPPUU
vbTFMX0VvA9sEZ9UmFnt7r1JLCt/T2gjS5JcE50Q1EDXiy6x43aIlABsk9UytBnHRACCIoKVuWkN
9BvBa/+/vhAiHywfohTHi7cSjKoad8p4p/r5xHUsmzrYkxKbhciq7S3Npb7LBTwcUvxJhKiRIVUj
bElkzZ0ZWJO0gDEbevBWGJneJiTT4DUuJvmRDGimHlfiNoKYRl0BV116ZYK+2TGZCdGoD6J1geGv
ERCGSwc3kG7IgvS1C2nnpSGIV3IHwlAfwOMgzkQP6kihGZzwWHBFmEtYeKpUtDLNHwXa3i+ONbo8
bMrleOdwV8b1oj0cyS8c+J/auRh19JTlTJv3sTEyrDjcn0aQLM2wkzw9ZCQILw0WMGjZIMTuxz44
h45QM0rQS0NAiQSpmQa4raLobKVnYw7OhG4KD7PfJJ10n95WTQu9VDgTLeADX8efOkRtPs4CaU3j
CDOiKtQ6UU0Rh5//XLmGSnelnusL4tVcMSboN1kBLbe6AIhI1a12tDwSH2mPphM4GFKhWGXBDTG0
WFc30CVdPlEVHzRL3Mf13zBpUKrNO5pHE1qhUUVljDr4tSaLw378H76+6+IWnJ1vwP6Ei28j2p4Z
R1PafYDtBFEQASLvXMdbHdu1v/1E1GSeLcL1joENGv3ONq1MR1Wn34qfAo2BUjQSlH7cD9AYR4sq
sFRnh+Igkx9pYA9OZxgegmDLw0ey6ZH5TdhzjusQlPQAC4I9PBwysUAhkH1DLeai//F6T08g1Kb5
K5xGd9npRoz1L6q2ERUVrqTLDCv99+mDQfm2tBBqebJ5Gw9UDlfTcTFH4IDKrOx+v6ihQV8YazjT
kxBK9/JVCIPmHPAh2K4qanizMYWT1jEWNlyaYY542om8pcLf/L+ODx4wRshOm8yhDd9mTA4AvfWr
eRIE6eXYdggxzWqCcJTAig239ZliVpMolcIleFdxwABv5ucSPfc365nBl5NTj8lJ6Ls4KVfzCfCo
u9ykY/ByzHiXDQUcSljX63X0U0hFfIdss7S6EXSYNyZKrVixVakD7w9tXoTLAQiKOphDEpgMHELi
nl84BWVr/A29cTYQn5oq+gC6LlaR2EywOm2rgyI6ZSk0HMBayxnswAToPL6kBVn/v6aGFYR4vNv7
uCc0jpHMyCLUQQCpNKXBY/12xBrjmZ9NUKZZ6/9YBKPjYf5EI34e2ILCdWSTzIEk2Q1ZvzwK9ptw
Pgt2uQ2XjIxIJzuPT3Y63x7Si0y8ybv8ZLr8qZi/eNa1Sjy78EiZcpR+Hp34qVlWAW8QB25+SRtr
pEAH2EHH7S/GmB5oAaeeOpDF339oaPODQJ4crfphifrlxg7RbsYFNb9xK17FjA8FK442lFhWvHXj
AHLVrENr0ehlj/yQBxwIxF/97GPNUFBJzIPq2fEPcMaSPuU86C50AxjoLLFjyC2Tnswb8P7jCnGf
HDCv8nCJVX+0PPzyJ4EGRFhCqzooZBTXalkagLzUI4jBynvwK2bQKQIVBUhLqDMgr4QP3lHyBQbB
bgzO8gENF8c+kGEmtWeMnvY0YiBFl/6AxUpyXoKJZ5JH6+59pGdoGGMSkOsDolxPb2IQIFazalEp
mQsic5ERwuuAK3DeIyMcAbpDlBRFKAwpSTEvZS7fwaOg2HW/9gm6x50HDi6VtewGmjr+yom5A7aj
RphSZcaCDHYr5lJKD/jzlInFCj0ubKN04jSbd4VXTJGOPUGLbZDFn2S+GZhfN8S834EBD3rH29cM
YbCg0i1EheQ9/gnckeHmFICCKQBcW2jz/v0M+a3JyTQ8seqG4SydszdBLc23+CLzGud4+dS2a5ob
RsACB7v4ON0oCWI0Ofhc2cbHOuIGPwHz4Mr7ZTMmAJz1OQE2tstWCYWwI8bpyCqbRKfF/cGchOSN
MpC9ISARZ7BUvmyV4yBv5YRxEdcSGsKVK1ncEGwsHbfN41iDErIa4UuRU/Uv5PPw1WH94moN9aUh
OoOSaJ6t5OfezkE5hQfYU2/A6u45LRdN6u4mbvhcHow7td72t98/0k3B/v0jV3+FRkq/s0fUXzgx
DzLxcXrGMo7t0lzFgYvm2UB5sTeEH52fEto/htie7Rn7AggfMEtZXOKUcliWjoKsQ4A3Jdyw5bx9
goT/+j+7TOOniNZDj0wvBh+UglVijUYgTTO2zkMH7AzFG91mKYV1mRw9E91JgXTv+TAOUji71EXQ
6mRDdFykoMzs3UeVS1GzaPL+8DgxC8deup9YFUImKNQgbJOHkW3nIp7p8YmlYhksOVMuHda9WQpm
/+OfGPREv8hmoGuFvTFUD5uDuO9pAEEks7eccKBDxETYWtxOEo4AP+MJD+ZGSmUFlooCG31jb5B0
WJmre4CiLQLYvdIITlGHJPG+VQL11GtKXV/kpeS9y7MJwcnZXRF7T1EJCP7lMXuojmenOojgjFkP
vlqF21p9vGjmBfYzibxiS7rUVAcfgrl7RJGPLDKNx4QElwgMcPirDLODDkcQoLtkkR4alsZcRI/2
45xLzlYDfRezXPd1s4SWMcyZXHpT58yV+nu9BC2kOTe9nUhI/s65joBKALgyDDAQc/BEtgFUSbR0
qlk3eBY9cyOoHZhlXWlJ8w+ToKfC+HtYHczGTSF6sTRUppDaNZs/N6Q1nRyzkwh0pxgZci7ZcZ5Z
vmwYTzR7xwzVmwanRZSJrfxlMMaqJ49TZLkar+QezKiXGXkhmGlxPZ3QYYP8H80a47Gv+0av6Pk0
aG+N3l7fZJsmMysGbDwpuoYW8eYhSVK3xkshuscoGWOswKbn8rowf0gI95SyJilgDtWjYwMBnjEH
7NiBd3Q/5M0UGNdxm1Tzl4+n6kAbxgn4czqE6+Rxt+1vPa+ZfEr8U4e0C6f3hs6gD6/Ie6JOL7+y
j3KASqC7/TOpvbBCECPsTb48S1Q/yRR93UTaMxEvUFRjTruGG6eOFkReiOU/GSbS6R2B3NGcLEsT
/FteAwgd9Uq5fE+vEgTpPfBo7op2//r5W/0YXjatPtgSr6p+dlSGN00TuR3sY77J/RXmKky6qPLR
zXl1ietH5x1ohCgs9DbknXUVB2+ZQ/ELf84dEsgzOyLzZYjLSkrcHyD/saGpJvYnKYa8QXbuZ4k+
tHeziGVsmp2s7VS5qRMq0BAsbe8yi5IPtQ98yBoiGitLRYqkcVS1NxHmzerZQwsqvM7QOqwFR5YP
Ii5RJBu7iCfvWtJPkP/u8jPbcp5pUDmYFt7DLW5URFtNJMI41xxsG94pMWwgw2eGqyJyE0yTEGV/
+F4RwadCM/h5YANNSHf/8cUHPWEA/YyZv7G4jL7813NbQGVvaG5m4us7OmiCVNhzFJI6yb606pY2
T1ZzczjUp5wdqKPGW30+H+kIauk30CxEJg4HcSs0hqTrrDdCj9KFJWji4Rl4dgbDx66fEBxg4NPC
DhRgOuDeuWz0ZtQq8yY2uX53o0gtFY3fnK264b4Qnv3wmv4/9IIvwXEMMLFZFv4dJS33ytzQ0Ruz
DEf9cxM92KSqBAUdp7C+5hO6DlcFgzWafar91Vj2SFF9bPgYGPngSYRS0OaSipRgoapReCpgquzm
3kMcRk0jgmBmdZnr3mC7GMliQcJcAkx1HhtQ9dYEMt3XoF1DV93ml4YTakpeBiz3TWyex0U8J+WM
dy/Qpb4+eYDc9GRAohWnftj0BzkdC2+45liD7RPW/+mEHsi1CmiwyFmpfzJUeCl3LzvNnA35S4sw
FRuFpaDa/71PU9EjSqvI3MyrXa4rip8DtTj6BXlCT9viCPRCsezVhoRpQqMr3L+MFg0Rf9SC2jGV
2HFjqxREL+ioorWxSqbeaJlp/nHOu9FSHrOQiCymDdDFnlNI3tAY13Gjr15vvjKYMgFzwkcRvlnv
PFqcC8uHUdG28HkGar2Cjrmhf5NpYPkdrJiMBTdhkWWuNgjGG3SGjMhzhKRfDSqBbJhGqdJbo2Gz
ZvWc8/mbQzd/B99spl+LfZ4sYcuEK3XHpkYAWEgu9+wxCdhcGcVJ/NZqClFNRUukcoCRb+nmTMe5
dsaWI1Caw6nbPGUaRO32EArbAcy4JjzjuDCHJHpGVeXdlH/MVnF68tSgCZ4KrC621P/3f7uCn8EH
XDs0KmLojG/NMx6n5uBDFUsOU9Q3P+t5iRLiWGRrXmo9L7R2x4Eiazh7kN2iGNA06njnX3lDVA/g
/P9lH9xsxd7UOS9EW/2/6EYCJUh+2n5qtRAI6cEkMD/SeX+XI9jjdPwM7Oh3ht1Yt/6qSzrU9lcw
fZ0ptwGfScMHC/G45SbVuCg1T5NXryuKsEQ8utT3qPWEEV6U3rwdeZtnoP3hVNmgGozB12Vu/qIf
zseR1noLQOk7vP0b67evZ4ZJwtk+g7BUZNIrAoSzSN6jZz0wJ0e24OxjjcKa3nE99X66v12QGGvt
0J98w1IjxG1HCassdb0NARne12bvD9JnllUG0ranxHtNliemR33U0ZMn1srj2XDnqHt7DG2xvNlK
1fiGr0DQE+Zzq0t56FBA+Gyb1i+O6pba3134Jlnr9px1Exj9gfM/onwLtVhmylaFL6o6CgH4i0yN
FXP9M6sCT8ut9koSV+tkRS3+xSIcfcDFwwKdqGiwLOt61ZDGXa1I32ozuyD5+y8ESm+DDyDwxHzx
lM4eC570e26J73PcHY2uPqFwfJX/fDZHc4ZyMAnQbaRV8xOVEOGMpIFV3tQ1uQFhOx8rtKJCV0jd
a0eV4uAD1N6ih1v7poLVa1Va0Q89bUQx8ADSwD2Py7TagZNK5B1NdZ5rwNMuch06P/0iXr+/JbM3
EQ5e7l5UEN7+et4+hjldxjOZMLNUKNi0+DoaeAmF5QLcmFsOtndVO5NqDlmBw9+7UOYVC5lLRZ39
eVvkHisiM0RqFFVUZLKDJrmoV/XaDprUZcriAY8Yt0DTquX8tp6/+qTRGBTuBIOv/53CP13aC+LA
nex39bisnBrJu0+EIjhRrhycpB9XyWHKbqqXxm/e3HfgxZMtsUp53tbml51GD3/W3u+GwV9LzBcZ
MCpREXD6ORaTfKvu6L2Y+PO8mXmamB6yaK4MozJhgp4zBNOhEqfO+pj4VjRse0xZgiK/rxMwwy0u
yDsTb8uWBahXyp2EwHAuZTKGvaMozT1gsJKGXHCzrK1Vq95HfF6PG3zvOBeWQxxsghpD5/mWrkNc
0+LtSIeeM0KvfjOqRjPOk8w4yqFzdBMrdcMa+N6XpHk/K0gQtcgoAxo2hYKtHcIui6rWinCVcuK0
6ubsOHGCvPE3jS0BDyDVEsdBR0F2T2CA/42JcTkOBBEzeRFzDOa2me2EG6P8dujrFVarAkj/gX+Q
8l0iSGfgpJ1MQOGH/msnJAde1cEKRUiUqdSoJ5tcBxDRQmUGoXJ4IVRD4vtfODy7uw46kIjYuYuL
3TxB4ZXTm6hcWEByzed7VPb0lsKnI+E4BUAqbFPj+nbgNmVIWmsoBFVYVyvUc+viTYGzAK2jYvPe
VXInhPUzasoZRSJOW1wFCm48LIkscVLWK8bfobVtaK05q7ittUgH/xCOit5qwaHr/K4jfB0S/Bn7
a9wAnGM2wT9TKeE+guGZEJO5sfe/gEZm3ARu9psLxjv0MBCHStlDmQTTH8WN/65KlSehY12pEz1f
SYbujUI+xyzW6IAblyvLOyZ6E+SgSr/N7MVG49q9JeBEcrpKbpuf3uxLv+/V5dYCPxa3eyrnOeft
HBsxTSOAySueuhqh6gvOFLp/TkRUpNk5jKODvn1/gh5lVgW6R5unFXC4UjOYvoqL8WxP7UMQLfdg
JXsmgnQ4sfG1Zjruyp9nWT3I4wAU5iV1ZWVJxhapE52W2LitnZZBE4T2oEkepkyNJ2sYITGP4AQQ
qutkKzQSguEY+sEshhVs+Lo0UEJy8slV4D1/vSVpfhkk3m3HleGwuF77IXui/RXzJlDE7fY6aRlq
U4xKZJEbXPXycXZwYtLJfYVlIuXEO8edvgXwuCjlzAd0Wl8TKaFHcDCLB1goTUz0oQ9bFWO4pd/g
iHYqA2pTtHBh6SWGRVP6NIwLP5j3RrKKN6t4WMoxbpWC+hmqTw58ZKDm7bu0f0AoGlv8xlN7pQfj
m452xpmK4LfhjzllIU5V8pTY/CnbCdaaOqNXrWtcXbkcrO/8Kv2dmvosqThQsuobZVvUabEsOY0a
NE6qWmhkKYqClol5wq+YzRa4HHGJ2RMJxQroY7GBqTIxEKyIat5e/sqjq1lijtyStrCldy9eGgd/
r4XZ7fR4mHIXXDucgEiVvSa0MHIgY5yocJX5CcUYgb8Yw64qAvSyGxHomHXib0EfLICHaGBooMPe
oAYAk3opQTsYLdd2QUI57mfYOeXcKzHPAqK0hHeEGluetYZzo/iAyP1KTyduk8/nyZ6kMRZsa4/b
nxPJL+5ZlOzGjpJlpNZ4tY78gNzT3Z/niKzqK8cYsaNRneSQ4EUQRxNekNpWUvHUoagc4RJ61L1b
zKoElE1wsb5EzlDHtjGvRfzJ7kzwf/b8a7hUsWmiMyuV1ROh1w07BzXxRvPnvy57nhTLJgTnioeV
mXEhoP7IovFgjyNRitBcfLaCQdLkBb+9PZzb3BHo8hEv0ruJLL/OmT4aj0BfS2lReetSJFxAH90t
l4pVEaofZSG4aJ/mY8tt6qIG9USed2nPlvriQj7epeQ+SDHaFHnr62n4s8G4pHIW27kIHGq1ufo3
45RV1sFKUljv5OZ+7mvzMHpJRKI6Zt9IllBOx+0sGFuNgaZBA/edIHA2iZjdf3vX03KxQC1VYgse
vxPpu38Ef92MPdlVQhcnH47XG4QRbtekuyhyAok/RaiSEWBQtlp8jcd/poBkANjOWA5o11YGq8au
a5isB5jwK1TS1g2ogtBiXXkCaByAJ69FXpRjYEFt7kBbjuUix/y4c7aC4b3aZcPgWdPbofNsFZPf
PKoltgglFTOuUQ+od1UQf6mL1tFhvNtds19HYHaEsk3s/sPKWadNI4LD2x40fmbo1tdKmGU5clkI
ta4wTiqhvCq0gY7WOEoSHWFi3RY0HE3FVJY8NxkCx8TJTpdmF94YinDtg5F+sDZhv0Bp5LOQ2QYu
TonR5ffWyJXTtGEE90mTWKd6jUGCPpJxdCXRz6tnfDUusRzCEd5y5s5OHW+g14uuaiH5LWk9x1c6
MAWlkKd2o0gum4Hy1aLHfJzRVAG6sVKJ/zOyDn2WjJDYNYGvdKW1947pYuw5A1Amti6kpe4isSeS
P8eruPH5KRcmuiZtvXbyNQalbrgf3nt5+jdNIwGZZs15DlCSXyQ/pyP13CaBDUn+LQ+CVgs1hCXE
6yIUhUjEHMDxcroNSuurNFMnGHwVNbcpihjWZBCBIYNIRIppaTCNMb36ExR0GPq/GX6xeUVQ8vCX
lE8Roi9C61qkfTfj4FFQbO+l+lsMRyX5W8QPDCv+BeV7v7ButpJsoxvVIS/sVGU4VnA+9X9Bzzc7
lk778u7XTxmIq+X/MAMRJ8U8aUbxuYZOXg2Y71DR8mP8b7cvhWDVXEyfRhIDqZPS5h/khDfd5wy0
4OzDt5ANSzG0vUYyJzWHYUSP5gaAmnHEgW7As5oY+9zJmTpsbtzsZoWTLI9VAYApbqgLcQHi5kZF
1QPQTXD6CziA/feIRr5Iwcuh3GR2IB+BlvZjaz2j+0NwAg8FdVgN8JLP6BYJe+FQFJSnmgvp5GE6
3yQkCbgW/F+KKzIASNT2mS0EiQ9SqAK250N18XXMe5PWUHkO21BqlC/OBihbSGKlPk9Ed2Wl4sOR
BVhoFy/YT0j+JOU6kk4wBLiMMfGwN1Pl+0Mi8WTSbUJCOGewXVz1tbs6ER2Yd/LqGyvU+FA4trmJ
TO2XyUBbCiZnC2hwoJgn85T5dHZBfDCaTEcsM4x5qE23OCFxKnAos+hSyYmK+nsKnDJTwDfCNFbC
FJYsBQUa81zqRo/h3TcZ1ybSXwzetTQe79ZnqyCIPITLrrIVlPOOuaRL4yNTSBRpFuVprkXkHLkG
e6MzWiN1HpO36GRsvkh8pNhyv3/RL/HMgp6qlhWArD43LwSZHeoNZchjoGtx79QaLCpjTH7skPps
LFTDexV+DTwf6ng58Sq06f+VXv14RH9yOBMyN3c8KIKDcHUg7PYn4F6h2ptYKkwVyTMt6wuljoRm
OTsZ96eXLqt2AWP9bCQD8QM9sjzhTE1bQZzYI/BAk8pjdCJnwUHXbikGeL1+M/m0O2NHmkcwZQo3
OAyI9ZWNGPskgAGBZ2b29a+s6uq00RXAMXIzJ8Sbjmg+DP+PYI+fixZN9W4KV4SZ35PKN/ZKPE20
WLg56TV0inEmk2FcJritwcTrDFcCjkJO2w5h2F23Sx56iEeqEI3U7OJkHx8rnqTc7poW74Abk3zs
5ZauqdUTBOrlO2XrbKvAeSAkEL/T/7U/CO9rV9BDafeOo0cb2VKulxZQaq+zIg4msltylOA2eQrC
IMrhyCjmcM1P91zZtOQlX3lZMGV6n/pvabepSyOiql3rbbgSYi4dJqmh5dOZGZYZnRuhf5mMIvN0
k1OxOn45tx96Zed4+rG4x/OY49nJiMgOMNoKNYOId8rYENDzHbnf4Z+mr7wxJ/Hf/YrymIzb/M62
rwiXlIi4ezw7xmGdpMC+0ABWEzv3i+krBQ2idMcHXYojWRhjBTrAC3WXOLYjAGXbXqOsXFHOdMEo
PRNWOBEPclpEbArUJthYTQTbr4Kh0GCuBArz7mLLrgwQ7tGXhYsdwCxuSiNSY4Yj92lWtGv8PbkX
IE/f4vVicXh0T7iGUEglBSkt+R0Id/gOZT/QMhhrS/lDQd4XJFxfnimQL/apVxejGYqmSP1E6qNE
X7N3kduNlqg/Ui5TFd5x+xqR69MRjlf2uKSK/LHWZpP7jR9i7eYG/7irJtL2B3DupKV+wBeiSUBy
z7Qbi8j4lHAHRRLXw5AHvZn3DsvO17TVXcmrfE3r/l20d/CTvPOoVgvqJfPLRSd4ZSP0uz5MOxtS
d8UCQVJOjhfLWh9OXbndsBLMfv4MVBUvth5CkKduPbVaGJxEWXjqeYD9uHWXBN9OgBJp7buR9ShS
gxQi9EFf8fvpohvjKQVcdB0ZlM+brnVi+KYvEj1lSSwzVX/XWinsyMRWq6EVooAISrQdRjvVGkN6
C/59b/Sw1lkK2FvgqLNLq90lU0/epfgqVee5zONkjxM8EfavTfGz2dsIfrUrW4W2F6EhMErFKqTL
buWinJd+/vMDmfjULflJOAqf8SXtJXo9GNA6taEInFgTvD9JS9T6y4C2hE7qEzvjTQNVnSjbnRrN
LN/iFaK8JugULqiBBwEE5IF2SnU9xqD7OJER15gWheccC4qUWaHOyonFvzFz018fI08nNg2KHGZ1
c3XfF6gkbLWf/TwARnl/jm52EwSsBA1S465XfV/meeX1JxbWDi2abUU2zfU8IsUHLLfzFwQ4YIeU
IddYn+DDgxUkhyFboewy4fW6uL0k7sQLXJgqhUxsAyRJXni9dwbgU1EBF0KLCwOMwqM4WQHkhMTM
bp4JNN+xXSBsQtzDdtrNj2FAMkBiqdcOv9gL143vJYiwkrv+gQnW0ybCah0U8w7n1tThX5ZJb4aP
RV99pPY11IDAi1GUhUXHg8QuM7ivykBFC55FvJ9pIo/uDJufJmRUpRVprs/NYLyDAb7Z5v/lBkZe
qZak5nrnwQiR9lgYq/aGyy7Du1gk2LYmLAt4HHSQqex0fi+GvQQdQXouX0QQ1fkO079g0eJ67bRv
hYHiklR+h5IEyeckYxJAeAGblZ+drr5dvmAjqMjzcik1svulLedRVdpYYgdaISKM8yayV/iIjB3S
65HZrRhN0JYbf7hG3LvA1m6Tvk+I+qYsMLXMW+Dc2BFjawf+1mSfiM0ayMNavOddzMmlJV81hACa
HifkTK7cuo/uUvXVJoVdXdMQKJklPA+at4cTZsk9mTy1MAK2FkhOsVfkjxLcYv+B48VgfuCWlLaQ
K6V/EG1AphWkUtR5Z5rTK/YcggXhF4Gj03xCgnMoZ8T/ydXgER6cTykIm3Ddu7K6gkpD9TEephQB
JyNk6f/qy+kga5Ti0lfTRk4H2tQp7hfsAu/3NnxOIR7AF/J4bHh7ZARc2EXhGNJYcNXr/mmGwMiD
+3VTiFV3fLZV0yStZqN4ytaZsK/rdU/XR/T3nZ6NhxqNDlJl/VTW+aTplBPi4zF2ZCUVL8f+67WH
JJoM8Oq2A6o7k0ivJmGtb5gnbbiC8LyTp+sEaFYgoZ0w+dRfbV8GX5Pko/Ol1vr4MSALP2FQs9UK
17nWs5OMPcDHzOv0mBT3oBirpPvm8lhCoXOXeYPENc3RkdWxkjAOzUXjU+NKIk3dzid+16pSEYA2
04zsoY/6/325OsIqB1awEjeCW/Zia3QCPKHooX1ESD4K4YAAn+C1fpkeery8J8iyrPybHikfnFy/
6Ydwa7pJgQzJsu8FuvlwLOVtVWU1y8QBh9f8qPZOfLUZ8TFkbq983cseRuDU2RJ09K/rbqbsE4cH
JCPLVcY5L2VOl6DkyYVl6egUFxl8Mi/mTRIt3hk7LQ1iMORshIC25P8Lom3372TesJ5HZHZebbVh
OzEBJ0hH8JNvIvd7jPSYkZ+MEoiIpInff0ZImzvikuDdBhVSeK0j2hvUp205wQtmZDsGbHUDc+B8
x2MCra1ycUcqyXqBN4UJCZzTPQfvBFH7/rALMfLf3xjYbPpKTKsXwkpY5wzgs7faP8M+pd5iGASd
ornUZx2aTVenhHUOrZPGe9rFrvaVaGaObuWzA5jO/WmvQhYLAFCaHjXRbZSahkfzmZN/KnOMHagZ
GnUVMUDNS36KOKkJ44j+EnQkPFEw1XxdRqvijgOlq4VeWCymB4cvdL43iXPun1s2zdiMdJYtTLeU
kzRS9rofqcVRRSUyrM/eBxjCjaE3erRZ2g1ETE1jnj1LrNB+ircQpD/yTMvz3GXm4jFOqlMWUlgH
5RIlJ25kn49RCZO1sKaKs5b8cuAHSy0xCKxALmpdCenUUEI0CxkTiK7/qsyQdZyEYGdSF22p/PFQ
qfdGhTChh2PZtCEuXCJaE2iSk5qn0n7y+oGr9JOEolZYBl1uJvCRTx3o36raEqgwnvCDqZYTMmDd
RZomYMB0kjrT6Ij04TFzl9LbmUANTxyQPu80WG3pKlWQF5MS/dKhzP4dVnDen+G0xaU8xUB+Q0eC
6q2GpNqYydYZWQXk87QiaVKLCpxGfHhu5CVsngdyAfssIF49pq/rAHFPD04SY3z3+08FOonE7ypg
AcjCjO8Gh72JOUkF17gHSKymtcwfdLeDHhe8P4/RbBIQZDsAw+2LPG0LmvelSvfXuNsKnYBhIC+k
+63gam//Iz/TwJ6DuVMzDf+Ske4rb0eWzqTS54fRgtG5EhN3p/f3MiQaZxms1//hU+KB1cCc39du
fDegawi1pxwtc3wYEl3NsVCdz7e7USKro8c9WI/z9XGTBU9KU4/ifn2x+AZBUfHgwXOLMIXh3JcP
dVIkR9qOyrRrm27BA74o8EQ+W0KY7OHLsTIYFzOJ2DZmPhnOPIdEEvTDUeAfTjlx7K2aeYlMxKo0
kjRgqY5dB1M1mHt5OhRVAdyj0XDlQAWiNhco4e21ZMOipVp/7I8fTeOdwRx33OhjUNjPiSuwtP4B
fzAtPUJsBQ/gC451EUi6yFjPYfEg/ZE/Ny0+YQrEWa0RWxma89clzA5K9vmG/51KLaDUt++J8/Jx
Fu7EbeEvSpDQiNkgL3WNWtkiIxIwpfj/dJZf1k9IfTsmIUWucnXarAjvRkOUla+SKxXptsK+bHu+
dShseYDdqSpJcehrOw/uvInwqZcZh7Vj2HQkhU8hTo4NbBCyG/mQ2OX8dXDQCmDl8qZEMcQ5YwG5
+HGXZb8jG3Gf7AUs8yW2Fu/1ZO+FclBU5D157qI51m2K887VW3KJSwdPBNY8UL4GS+xQ+KZ4As8S
x85EEGvx+zKSKxkJ4eZBazdmpdiMoYNJro58B/Pwncmfbshdz017Y2QgMVnKzEaGBKB9kuxzht1r
mWqc7PBZ7A0KeEni4R6WDEWXvgPx8CKm6A45ojA0WXRneRNbai2bhRxgdUw4YbCwSa6hxgOO1NAk
5IkdCcypX4//YiA8jiWenQ7A6GGsbxn0gjiHbPFUnhY8YqjIOs2g9W1Wdww6RhiectXUfVrlXxFB
AXo74N0kTZKfPzYKxpItpECPnK2J8w8wboziJBZ4t6CCOpfZUsJAfIoPnixNYfPxpVoEuWWIKOJt
rTFAiAOrx+m6+MQdBihMqJoTF1RGAEhUR9PAo38GMRFZyeOySdfL1GfhqFmTC9IIeeCHmsPW0tXm
wvLTpbAK9Uem3USRYAxrUM0Td2+/Omsq0lrFwdLUStHj3F87USThany4rbOeWfkdbqW9X625hz66
HauhxhX9HNyast3csiRbjLUTAcrg8qHYgXhFqin/NIcAuZlJTBMfj6W/sTf4nYET+l8iiN14KrI8
vVGnA7ajfWjGd8xAeugUjS2qVqjD7cq7U71yevFkGmAsOjbaXaWEN8gBZFyMg2LlVbFaS6teS5QI
Ldm1t8ciNGoEWAovZHiXFKuRegu0f990kU5jQE11TqtZvOiZYB9bOIU6UozNPMq9ch8n5hZiv0R7
rrwL+5GHROmc+3akUjUuAnPh5lmMgnjwIFntpjIMLJd5lLKPHxxsmcDRAdDyqRQX3fWtKNZxoUKf
Ao9ZaJ/qOQtQIR/+BxVZRpu9Q083s6d6PqUP7yfRybeURWLApzdTT5VGghhHhZGmNNY9Glc0Siun
gDXeYgLXaA/TWdyMaP/ixrGPjxyWaSOfZrt+dQplkmXQGjaxdZfKDq3VBam5f2hoUbbmlUUGLlz/
G7hKvbfyQAJWlu71WT6zal6iArSDdAiYQs7Vd9edQvIQ8zsvtTVp+7yR46XmZc6aw9pkj8W3KCp0
5V0Eluil9PMmxTw6tL7WG+CPzsv3nD/Fc/pF0WDCsomLnyGdQaLbFZ2wi2BytRLarZ/sR+E/CHB6
SE2d85Ht+LcxXLjI/kEaoydhEdkFCe0D8OvVcvoCR6j7XIyn2ZspoI1s58aA1nA9F5U5zY1FIKM9
YqUetp01kTJH0sS0ODC0s6MoGFr+3w1EPXYhG3scygZudFchHgZZq2A6wZT6gqJfsgeC7DfkBflF
KmJEh32tP1UKjKnYKcBwW7w0EfC67xqaTxfYTqeFMH8cD4KHQD2ggvtynjQinU65LTQgf7HixAft
Ce2Uodjkb30cZ+SAz3PlNLAOHyzBfugCkmfERvp1ymYkrPLxhlgZjHDZDQOIyznfMbTjHwfBIAMP
n26kpAgfyFhfnjXZjEJDoP02DzQcrDI3y54FMzAJPy37zqtp7Rd4f21dMLJvYtC6HZ6vVOArynJw
FBLIBrIizysITcOJdvxJRcFm143fE5XI/0FrVgp6mxonGnaoUfVIpSRabpkCi0yAPj6f33u5BQE/
se5Y5KIfDD0sttEjaMSNQtC8s1U5AYHN4Trz//lpEZPRGJPJhW0SkRmhfBC+G9qsnXeOJnUQyL2y
dLw3OThmtlSeQ/AQfFsKFYKbL2PDUFPxNBUvw8DLoH1b/UzqrB59prjxpyhlWV272gZtulW9b+RI
JGaxcz0STquAIcAdRfjOQg5NuQf875+zwq43jA0JlbkmF/BexxkTmFhLEU5J2fC+1dBER/cRTfFB
8C8EocCKf1Rry3TJoL0hD1XsF57jQW5OvrwxK1BS7tJMnnkoiC28bkoRzZUnpA+0UJt1yLXornwo
itykN1at8Sg0iF09T+lXKw5QLkDylidR7im949WNix6EnnB2Z7qcf8Tb/ly/zg1BwqTBD0EbNv+b
Hpi0joWaCprokEDexIddyRgjBLttNZdNgzMUj4CSAWmltYROspBL7v3HjPF8rwPtFevvRKyt6aZD
/HVz9C08dswpywsKqYW1cDknjEjRsFVLVK5MIRLcPbopJ+l8Qz+HwCVEkmojjQXK0MIEScwr91Q+
RO54AIh25ehJBPeI48+F2v88t44rHWMoshjIffPn99ogKzV9YlsYAwGQvzS1ycuKuKmANJj2iwww
xRCsenyAbGvvtZfHjccdqc6NyJtNxYxXVCgAaBWXakLvkBPX+WwJCpASvkx1TJnqBYpVz0EuMnww
39Y6QyY2kkcFrAOVWPH7+F7Ma5SkwtwGtPzy3pXvYkm/VFFjDcoz5GEDNv8K+eSkSgSh3UDMoCP4
E2/4smPudSr+hXHqrC+qSQmpQEcMueixige+T/HuYMSVPOSRpvLtLc0d7pcScC7wIDZDXN/DLKr9
b03qBPk8VS4FEBC1JTWgWtN2kIaIpKTqx2mdo/Zsr8k9LXMHz1UgOWEM+hhTe5QVKICMfcMrMO2O
raQd2Ydj60oIGEaYaGfFF0oTN/KgsWKMMulCuJEWghex2CjLYWEPM/1P9SqCWYmlJ6WSgLu3sV2R
zsOen9UCpyjyNTwVlj8FQD4E4XRSOXrj4yBRICjAdADH+yWfzgTaMFwCyIiOpR03ngMjzd0lo5RB
OpTWiML/fw+tHmnaKbrB78HTQb+n0jicx2epytHC0E379LD6/crCCOJzTji6ixtaC/yhlSSvF7EF
DecQQlckXZ7Ql08Et3NwXwNh5XuJX0xXXF9sxflnPuEZvOp1JcPcshY34VL+uhAlWS1RA5mx4roR
pT1VLCsvdA47yBivk2CGIH/Jn4IywYtYjO7ue/n75LbmY13YpgckkDMn2eM8IrwG7UiBqCccy8Ez
EjZ0KJAo37QGsdfWE8wIDVRnqWoJJTRo40T3YaXdnb7Q/suXmdll8pUroJ+jawCOSl7I/Ajzxs3a
1RcTJjpiqkqWiMkJw/8xvu3/7shw52CCbKLPUfr5WtK29Phf12/rYyIDNbvW9quwyUoK7zsuX3yf
+/Da/Bxl9ukDVH3nKCXBi6IVZCp/sVKoXutAJVfxO6IE2zDN8SEnT9QB1TnGpCBGSvVYHjsMkz8r
jwVZFaDg1Zw94GPutrPKku6eSdVNcCnTkmOXqZW9G1FM+/O8gL7lbQsgbJ01iqyUfo8aEOocT4Om
AVatC2hUpgC/xYunAndkQlXd63yMYUy7ZhCdKjdkfu2Rl525w2Wj1Tz79ScoJEgp8sRwfHuGFZJH
G6dUulquMoTncDJCukQ9g8nOI4S2ELZrxnqwl/Lvx6MyOIC90UpZVEbf+w1D9UqmDaAuagXoN5r/
dTlj52irB7+lKPj6QwWRRzsE/i5QFsYiFi83025c76YgP/x2Kb7jkLyYHsfRXG1PgWqr9tjlWIRB
JXRWxBdwUSA9eZn7Rzl9HmsgRh3dWl4B16M+4quyTu2S4VDklrX0k4jRguQLTxdVjz8zOKYW5HBq
krD81IuL7UbkhxwHb/RG6YmKdpC8TszzgEXNHV0+Omr3ug2F6jZoAH41HwnDLpegPNoRRqbPVUjI
9k3eFmQbiG1p87inVU7YglyKR56qmYGB7MYNWd7ZwMIfrCYnIBe53p4vRDvjTalWU6z5zrIGcDM1
e0lb5NMqfkOewLlJZeC3DnSGm2aKYZQT45F05KaWiSXZLdZ9jMLcVjnaTT/pTCTdtEU6dbaoVboB
vTWqJc0gjKdsrWVwEeI433W2qL4uLQYPUNhKgDQ9Dh94hAT5edmqtDqdddPVEVqZclxQQgKR/Rek
QDYEwYUqh7VA9XDkttGZQVezuy8nX1tP6c9XryuXA2UAaS2Q8HzG76C1apsmglBANIth6Y0RZt/v
V8ex50P9l45PW28x9IxM1CJIIDCQABlUtIodVmRd0gw0iiEPqgDdCViw+riVrgWyGmOnPRZhwn3F
2xB9ngnLSwsJ0b6tbZxlh0lCVlS3xTBRebCYR1ILhQotcauslgGbSNychgUmVlkI66EsrsryWbg5
/aNKRq4o/boHBwKUz1+s5kBfcXMSyj4fmZtqz7kbp1eRKgIi96rabwHqjVeorBF1IUQnYW3d5C+3
w9aglFmLOQ3kpLum5nNPX8T2cuFQyZXiYfdJrxLaJwmt41YkhSfGpZ5zdZAmuEsjgXKX4YyskgtF
PQzBzQVaxgfl+SPsG5MmhRzAAuVWu3h5PnqMYtDWxjJOUqR6r+lmVFTRW90qdfPwukjjx8OgGp4v
ZQFnOalD+tDthvsvcLqu9hSrCfbLGKwzZvuddvBzoY2Ne4cY0Or9dL8VX3hM6io12RE0iqCvRexb
iHf1TEtiCuoY8KVHihjhgy4If5BHB/KFXPSwTCHe7ecn/2cQGVRM2USvqDzPN/0Ihxu42yS2R9F4
Z0S2xXzSuj03kfv780ycsDIJk8QHV29jqjciNCRQGnIQ9unTIAtwhXFa7TLguvveAdoQ2YGOqIKQ
Xcby3v8COuSS5yG1ilzCn+ZUnnW6DitKpCyE/3dt6WfBUH/nbuOIqrw3SbkYrdtKBEQxbz6XdLuM
htSHh1gVMorGhyW8KibGurwbHBJttv7X7IWO7Wa9AYhSzN3I3mssys1d7bgiY0PCEoAoz9IlP9NN
hGrGL5rik+rKwVlfPhrBIMYDaHnIZvpG5iA3qPZj8V1cdl2O0jSi1murW0Gs2LpxwDpVlu581HwC
46KiZ38zeH3Z8q0uh/YIP9gGV4wKrNwgmTrdAuw2WoK3dCnjpmR7nMYDgUx/6sTht4pQBosoIQ7K
Vib50OCUxJlnvwIVO7mNGVO+R1nFXck87peIj8uLBnyMGYaMyz+gk6nzLXgGczK8RfIKWDLe1pel
LpkP4JJxGBuzV5tj3M5WL9WQONv0ONptoD/mO74IiTY+SIrjexe/RwVcl1rA1n959WdNKi+hEwfN
g/eHhkamwBIpDl5REoG3Nz+9oXSinIdZ9/BzVp5NkEOpXWBINE+udcCwjV3uBUvMUAmevXvNfa3N
/+toO/gCKagAJcfo4q3Drd2kTJoARAa8zWn99bqnY+L9s9PnBEK6qR9BoFxxP/4IEKY+nJNY5wzp
oIWf8KgpGUVzOmbDXtQ1okhcAen3xEk6yAq42NLCtRRtV+A/RIyaXcUuU86MRh955XkiyxLToHF3
ctZOBerphDkXkuxFI8XKrAIiKpYlHkYSNRoBJCnvm6affKj8Scsrr9vJP23EkSSdUAr87L0LshQe
QNnUhyfPSMxLTEqZDeyHeBahUlf/ELR+i4TQpn4+91RLmmlfRJWuFOtMSZXL4B33JCbh67oTVJsz
hi/rCnxchG5eei/Sgm4TsTcYOgGe8WPRQZaULXc74rbBfRaRa0pZJ/3GruyAQVfXBqqEzGRUqaB0
jZjWX5W3AheSJcWl4tJghU+KHQbKXXit37rkiGMQXtXBe3V7bcLfPutKzdthntxyeW3g7UjnU54D
SGhPMOEBFq7ryTWmQXD3M4kg8sIOnTAvurB4mil6Yn99PqV5dCb5Thh+3YUXHjLcgWcBESoIc2g6
B1FRgL7wLZlBk1xp9qbDUcz5WWF+V5OSd7Iz/I66N2lZSlBc+SMx+2XJtjOCnSO9HsLqMJjQGujf
UiNjTQKJ69QgDP/g/tIIKDBYWgh2qnGd3wWKQ7m3qB6pCcS7OUCVCLvpMWsA5zY8umUwc9+YTnNh
nt6kYhrmfjEpoqLx7pwpC9La9P0t4JRDVD6OPMQgkzCh7gN/XFXWh9GsNjn8/2otSBy57UwZzfTe
4sD47NdCFpjuY2vIiOB9SnvdyhfpLGA1jVP/F8PxVanqpuCxqvzaQzHLoBxB4vmm6Ch+l8uAsX4K
BwLVQL6VYpbh8rHzqiwRxj2bsiEUzA6x1XbVJzfb00qGMj+0JMkXtAr9ubjAGj1fn5vnElkDV7cX
1/GmkHc/6WqVjHskyYdnj65hSMwS9go08yzT1LKNSrETJfwZgaHMVKbwlAN92tcfOv0YtzRFo8vO
vPcuMs98QWOeW/hT+8vQ9rwI9unEH/t4x0Tu2+45p0GFEzMbMLII2bwfTwjFhScaXgN39V8Wkl24
vjXHuKXAP2Myb17nBqNogHNsVdIkKmTgJhUkJGA6ZA3pq0K9Mst4UZeHwfDdI00sgyIoldgj3YWa
x2BILGBStupqJl5N7DVN+uz+CyQY20Y6jOKZYANi1t6wG3oc/FuDzN7tDR1C72BAa/FDN5mPZd5+
PbRiYiV/LIWficStAWQCn3kXAMfrcVGRK32c297B+UpfGHEg91K+0YP08mzLXEIQwVeei07ikpJj
RNi1+OK5+quGxwCG5QNgLVK7fAqPTBOaa5SYb2/K5idMOcyRuJvseGG+C2VYDdpTLyHco5RWysLX
rKYfjpUsNzyqn5S6LSHlCjPjwUoZWoYC9TifHPV8RIpq6mgrNFxtDQqIwWEetSuLIiDXc/bDjVYC
UmK2R9jN5jB/EarTY/3cvE1RwiUOoinRQi41d240+2oPDaJ1lVHUoAoA4msoRhUujpLuhpxtbnrL
AyTOUvPv2nitJOGV+PHLtdSDaPsVlsSHkfTF428SX8BowetCyaySfLw/nS5JrLTh+XBj/23vN661
W6bEFyNa9p6Xjqqd8x1G+hNW8trbQTNlgryRjvjehVmODNzm5WH5xgWc7tiQHA16eMoe9zgXccsR
V8FOCEt9BLfRGaxE1NgKUoceiSHBfta8d7+Lk7T8AZVROqM78EnmQwPInBmhQNZOOGcEEsdtip6A
rtTwd+4GPibTB/WuRthmoN2V3WR5qVdnRuQDHumHP/w/9pKSFHvBINzDx3UfjMY4PNWPvBsaCovT
7us7rMVRx6uFQKRT9Con6qg1UdYDwo2I4l+d6WjoJsfRnDYWsFjiq1e8tL899pr51eI8qEuyiTv+
PFgoEP1k682fTcRBJtymc46SBJZVcHSQVimdY0xgqQVAxqeAXAim0+j8lAwYFAScM1P/PY9aySlZ
HoORDYSqVB8KFMtqKZVsVQNBo/tdcSyZ9ySQKJ6Lu/iGrLWN7DpMreAGXjrvubfYXIcQZTu6g+yG
fifEBwF6XPeBy+byIaKlNgNrU0hvOszC9LIVPYhTvbSXN8eQC3shji7p0WHVPtA9b6H4NY1QhjGt
bF2f7/Fa1fwJLwKnTSTpM/b3PkvDC6IbI3Te0NJqzLKJMq/q1QGo9nFjRGURl5DM8iS9JcGMrkh4
OSMaBs7gEUI+DopOG6IhMxKu1Ed5Iuz5Av172YzkUIn+i/y6R3KWt4tU6d1AQBUMH03DNEvTuK7c
05fOqMvJ+7BtZerdYwBU0pQ7EHRVGazJHYiwEaeyM38E02fa/n2bo9k0p6U5xbtLwiJgvom+xbSF
48Gx5wu91Utnh0FJPVmwevFMwOY20w89atNAhUcMBkvoKKndzQvfSy2ZlEYqK3F169+gAmnbDTiD
EzNXPaQTLDouM8BO8TKw1KSkSJlW6MlZmfnDZu4jHqvkD4szkWDY8/yJ+Q0zLDSPlrB/McdY6qjs
bnjrBrMtrL9J1XiMg2Ef9BTtj3SJkG/DjJH6LyzZyVIbegCVaEnkIMP5Z+CKDnhnLVlqwb+LRGbd
In8kweKzp2BYOaF6MJKBjUkctpDoLjIuBzsWWy+hjAzbGTrrf2bi+hSssG6zHuaQ+IPT9Nhl3XlV
7aFBmfYo1RrJmI7o/arFruIicU1w5xoTUKuTaIdcK4R/U4HlnMgKZRLuv3Z4foIC5HZ2ap5A+oAU
n02P8UqqydzJpSYZ35tpJdBVOE2/ee1ECacoHv2Msf4fMXPV0uojBcc2Bjd0lyYclIMC/I8hZIBP
6cgbtjm1HkJQ6CO9jO20s9N5n2ZYk+c6N8gvZU3gNO5PEZHbZvdg6chUrAwexfECQWlIAw4tTBJ0
076iS8srTqNE1Qvx9+5xKvGb4EzariBuiQSyQcNh4Ou8jtls4kCcPhv8xxGSkVJtOCVUQyv8wwvm
OE2tu72MmBcWKfPz7x6yeU1NU0Ej3KDCHajZIut70AOHDo5RlyMlatNEh4LuQQXTV1OTrJBLGX1t
j16RIo2uhrZn9sMIQS5fQiauCc8APnPP5vN95rYMRDgZT0JqxjI/d7OQ0PJ6bJ6xul6KVGWr2kSw
hRcI9lx44feqTG4mGiPCwAZo36wCmuyk/JV9tmqhNxBwCbJb8zEb66lTQtqz+TAUQCVCksmBFefp
ms6cUJbrnvUJR5R8NDXlYXjdDj/jfWuJnng5eRu3RxA0v5XRaqaK8yQkkg4XQvzxtyrtPPg4ssCt
MIGV88X5jc56lhcGo/NlTEcaKWoz0+JarhpiB4dMrzw+Xx+/pvYM/+XW/aPgWROysRMYoL0IW3IX
iJNkxLnCaNasBediPM4pTTUj7Tj12bd1lOwXeUISFrYYzxsXGMFWSMFdXXBidn8HluTygcQlJCCv
UWDWwHnU1nO8JpGZelk64wniILsNHf6GtPbwaDEBHPC40xzWDPc/1my3mB/4dQFb7R6PeVqxJXag
3HNcwl9AuMCBL6zIObPBcDwWx71Pxs5V5cYIML9xhzB858v2TQfQZp6ocRXlzUEFp40w2bdafJ3S
ygYTkA678slyAJnP1/rq/Az0F7No3XMUKYVhOtZYKm5kt2iopnfFwCd4nQ0vT/XITIvXeaA9B2Qs
HN3bIdoeqoRYsf+1m7+ZvcVBA/f3vsgYLYFe0V4/41EL9pdJNyRiKg1AQ9aEfS3YaCvDGOQhXjOz
E6tgkR6Aet/WB33ZgPdx9pzsAsbxoJE9ztpHPtmRvFVnJQIF5pCcBwomdfvGSGGNUC/2UDAc1uii
WKhH0+yM3b9/YM3I0SKp1UKz1nS7djlEFprKS5h3fMT/UF73sY4NI9ByX3cw3pEpdYhAyghmbDHD
8KT/BuZWJWly0Wo8RCYrAiUllkrbmYMWb9rCFJt242jts0pi6Yv9xiwzA/0DSGaGXZRzuUb4O5s+
J1+UexijMUY31hh9FI0I3o92W4/BbbWDH3+hGICxYUro38NrYA5J044g5ah2H/9v+O3L5cwVxbe8
QGkA4ay+IWQ4/cUyfRlMIByoGln5U7nIIVe9Z0tr2rZsce5dXykZ48RHOFE7/C/hvxgBnC4p3NyH
3x9H8whlJyWvLLYYx2aaB/Z2BsVLbR8ocG+kCymTA9fmSQo/r26QNlm2QJL+JYXN1JuDp/xKktr6
agE1nDl5nHEnioiCEnMnneHv88zRR9h3M9oR4oLKkyJIb1oEh5UeAwcyi/IilMncAAnmkQxX0n0L
IhPCRBuGhw1gEQgrrdZ5c/XkiUsB6HNTjjZ+4f+ReBL7ABax0c4oClc0Tjqx1zOQqQbthKcoY3AM
3sLbiaVWiARgCSx8GZC45Auxx3EuhDAIkDVVRv3iIM57hebeSD1+4n9TJEGO3jWmvrn6q6Q/oxtP
IuZqPVTMhslk9rv3uJufgS7n4o+yQs4wLLdIZTcx81tB1iRRuC2ZKkSkHAdsGrixL8dAZa5gVw+1
caTmLhqzYqM7g6mSKY9f5lCSHhkApyePgq1GLs0PjweJMQ9hb+lOfv2KMgUteGK1xOlGvNgeU5ol
Eh58HMD/+MZJPup2Ddyi6xffr/ky9bXQmUvBziugFonmzsHxJofrz0/P5Gm5MPaSG8m1YeC4LuVh
Om3tCw5p/JZLFB59889Nk6uPFpufRugirUfy/8dNo/6koL5xKHBHeFwLJRDA3cPn9e5nWgfhHgXQ
OJ4qtwN8o3cknkqGplaxOztYA0ih2N8q8XovrVNQlTBCF75hlzVmUQvnaya2JkBfStKsdNrXvjs5
1S25yj4DKFP8+HXl54HefldQuQQQMsmfkBiPEjcppbQIFsbXvMimuHgIc3B4vO7gpW3xrrkE3nWP
rVZObKK7B/IKqdiflJQqzIYsxkYZyYLh0mE1rK67wIe4v+eikDFc3EK8J7W3IUE5sWB5T5iJFt7a
CMGRS4uq/CYXXd0n4N34R01nr5fEJgUeXRtqiFTQXnc1BVJaeJ/eCJYJGW3GnYBqFLZUowijfzVm
OiM8vZcjvQVYPA78yW1szWPZk/ekRDaMuNa2lkOz7rD1ZU9Ia0Hd3EEvbBDVvy+5sy56O7cMOnbq
0MSojGb2b5kQR5A9TQ8aMYXJxpB2EqKFsKcDlUqcWnuzJuLHWDLcVnmL2Qiolx0d9dEerhm92jWy
RmAppBox7BTXbNFu3q4884lUncSTK5hHdx8JSwNRN7LcIBKD1usPKunAbbhaLZ7O1hVF+saxGtcu
gpJ08fplxMEoxZK4SsAL9lxEP4dI7sIwhAh97FYdJttAz1wpmxk1mC1DQsLLnEaA5jcqaID59cQk
2HP9OZcucKVQsww1PIs3F0xR/ls8H2mqDM+4ZnRs0/Aj9kKTHsSDy0PmlmIeBzZ7pGuWCjUr3i4s
WEp4IiDKaqlhThJ1mJM+NcrcaNf1Bem/0CVB7J7UCoIU6Y0Ozsyt5L4dJrjgKAv4KMARwjebQPYM
CcvVbY1t0a8ZuqM0lgB6CVQKdOPcxJaeP4fdvCl5ZDK+nM/tK21CR2AdyjBdk5P/yWrlF/V4b54G
rwYHtnnPtKNZ4irPqURw1caMmfdCuGI30shMR1BGT+t3hFhbV/3OzidZkFehgINYsVN7GrrE+d8C
Nfjcfu2idz4Oipwd/TBru4MiHIxGhvnryZCtabfHOHUWdVAWYW89mk3bT7CqNbVLymP1saejijrg
xtxdlArp4V727CKRR/53ZbftcSpblxFKrYrWfIg6Exmyt6YFGA/UZpm4vxRDXeDHCOapN5cxz6us
itqziJmfbWvtOdWEW8shJT9N62LYWbT7QraUlDb4BGcLcD8ursW4NEiGCeTYUCIu6cdcoKcRON+h
ad7OCwjHrXmhIpcW85HDrzOXsYCF9Z7KLUOSGObC4ebaDR3DpN2+FbcQm1LOOVSVYMkRS5aEJlqL
d65YdFE4ecI1IiZCzshUcHRyZeGSH86t2Z/O7iCuiVvS+VbibPSwEBXf7RnXRkdg9mtZQQWYNoFx
rzHNeruSLQRvRrfYFWwK7o0q+eIATkSMma1clqhJb5q9rZeineJwvtl6l1o2vKxceu79JeXEfLir
FbFtqn6E441ulLu3BfQt2C3jPYgNw+Qb0U0AdIwVGK8F6H0SJkUjqOm12XLk0LirECmeIw4bUAlE
tsWRUiG/Kf6T9o6u1ylVboT1WYpDBUdnf3Q3Be5hWu4iKCVJJobM7StOPPod3tLS4Hl1Q5sYSEOa
P3VrEOXDFfdjlsyRXkuclAeYwsu59ZfWJaejuZHEDOTq2MAutG46BvXWSfarcAOxa4qbVJ7yk9CJ
8GTWItyxeoBeEp3ajGH7KCTPFblVnmkeBok8ryEiMmmoaTal0sZVc/lL9HvKFL15/B84emaBJ4B8
rgs0RdyPFp9eNsoY2Ce8OdaxPWZml7ZwRke73kdeq7SF7nToKQ7JPSvv2IrNSRUyEy2V3o/qtvjh
5+NRTMe6zIAFWVU6M3E0avq1mBqZzwRa+PONs2ndWeRoknEoXFu6l1SghDZSiyPya8I+ZkB2msI9
QK3LISHyn5utZ5/S0wVtanviFtOIv7wxe3YtFOHpmTgz1dLAZCE0jvdN+C7nS/7RyWeSFZNZ2qnR
eY3csXEy2M0FtHrHGOiEyGdwBc2P7NOHUB2fgcQRAzRaDZ5U+ChJvoqIchHR4Qp2nr/FgU4qOYnk
lh87VNHsFmfGtyOLv6ae62t9LxynJN+ne8tTx6CFqL0/qoWLDvBYH1rB6PBCg2TLDe2HAQrZ4/5U
JngyMdAsBBuclLrMIhKK7WAbaaL05JdR01L7rJB71h/0AywCTi50qnh4C6fRSAc6T6TM7y+yaYAS
imF5KwW/lUF0v0eDG4h3erjTznesuTRI4JjeITS7FCpw81A+NYrMvfYEGOzioS2XBme+IgSgbmeN
fxWRS4bNsZnKTQOUG7w9QYtCWbPjXDEhQURUuY0QU+p0rKgDIET4U29w1j1LJSMONDJLyPyr/svz
Y09UptA54EyHCqIySKUV9m/oulJK78asMYeeCjLoIwxjxmaQ9d70Ju9Mv+kbI51slosrdcHt5kjd
kOFi21OqMPYgDLv1nJLumqSKYIKgzabLm7yFnGMTZumD8EvZn4DoxEJAronSImMXJCebUL/sbobz
BQAydsJup7mVIMmgtTDOsrFejlBAmEGAxMNiVm0DvCsUrtuXzuJENox4rBdYe1dV9TLvL/d0uTKc
fCS91WriI1yAkvwlR1k9HC7U4BNQQTXDjHs8fAzxBwZuu9i84tTXcyw6TeSMmyhExc76JzFYfPXA
n7ezITjlPnFvrCkO3EftSxwLRDJmpLpIUEqj9XCQVsv3xOAjRKKh3vxiOd9ZOtRM+FBvxRCjlK4s
uxmGHZOX4B3c0W7W4yGHwN/S1Wh+PKaaYI4fGYhL4H3/R7Qpg4KFOI5po1KM6bIquYTqjY8LakLe
m11QIu7E6o8PkoQESb8evyS0o4KcAHGt4qWS5dF12QgAMKwAQIKNNgUUNqSECY4zaqZJ/f80KCyu
zSc4Cz64GkXYX6UYbYjVvuV7CC0Qfm5OqoWuiRv2KFcvaOk1opgdLubF8gUACQOgJzbVHRjmFaFg
TtgyZ/8RooeL66+pLAjrS30Vb9xWgA54WN6aDmrwLxm9Ix5vqVDsF4jh50siw8RhW9nUVtSE+yUK
Q13DEqISZokE+Ym+OvWSxSpgGb2dbcFH0QoaJQYIwaJJgNozlWBwJ28lbEGeji7vLk82jJ7SGcug
fKJ8dhcAkY6hyPyl6/wLZdLfNg2VqR/V0WEJI51Fsub1FbqgaMMCb2Fv44Sf/heqqQu9TQyKuMaX
EP7osdmiXWedIYLSduP4/AW4Ow81k9GFN/L1gDadNViKBraIvWK0zijDeQ9E2anrSUq2+dRA/Xp+
9jU7sgjtTjMZs6fywGevrZQW+cp0Z3u+Um7+H82I+je+T1FWG7XNQeG6qny0x+P/fxXlFRRRWCPP
pQ1hdH3OT9bixpyijONh5g0hh2TzeTB7w48DuXyzmv5hFf4H/D6aE/9jU49vvxQES+6Y9S4Zpd+x
qKTU14LhMHwjeS2KkwJJkpk4RpmSHe+lFRsyLni7+/xWzxGWHQFAnyXwK4+x82qKjASKVvsJ7uhI
UBP7aDJaVGsMNIvZgK1etDA3K2xIHZiHNPQPeRKYppHThYm30uIBDRgIR7dIU2uZfO+byWi3QYXa
VdSDiPp2ljeVS9DR1baUczJbIQRDQf0r+e5HKmM6/UYnD4rFxZ/GrWgsnJoDnhnd9OyBwuvGwV7B
j8WjR2NtQOPyvd6u7TvKLJEDAwM7gV6IaxQZkKMy3N1YLSR0ny7Vx479+/cNsbUMUy4/Z/QJH/pF
hMfjaCmP4uPgGVag22FKO4UpK2RVPhW+NhXl+DgrS194ShZwWPlKUY+WTy1XEyZXqfZuEUdUsNMB
ef6dd7xfnZ284aeaSWixzOvaQP8l/sekL/9nd2sWqy37L2DuZh14GkfWqBx+GZ6vA6oSCRzlQDFY
njWhJBUsB58r+/4+Kt6D4jLDVPryzZflc5kOja+g0pFWO8HE4XjGS1qqaeYmIDbu4GSyh9eUGEA1
6MBSJi2XswJEfYF1LIal57Yr0XpHfr4eboQqi4WXCRmILrMn1Ulxt6rA730JvHC9CL43X0Wv3L7z
F8YsfD1Px/w/4X3rbjw5kbibYdCz2VmUOLl+6BMIJwjhBkcCAhn58Y0PJehB368j6n/J1bPnDLVZ
AhqCUvKYOPbA3NVhFcPCENrBaJ/luTlxX6U17EP+YRnT8kLi26ITUQM8SX31GggWO64SuTjjHQMw
E8EZhuue3QVtJguOfeukeRyp9D1ZPg2zrkdmnbkdk8Mvq+VKxehPBxZoShHwK5VoYszsyxTgj7wA
08rEebtTLz1yvauH+6cOH14qcQpMIzR4yTIRdo9umhD3QmJ+Hjf6SjCHmIjaGsyHf6yTR5QbiQL4
BUyRqAGj1hkL9YDMV/1Mejm+7FnmDyQTQHljd5gR2OW6TqyV7ujVmsdZSeCvz89WTTQpTHbdvsEe
4I+EK1j2FktBXtgY3J1ADVXojD2NLKPNQGub7lC9Ki9AuRh0uYvoeU53PpehlvcOpdqMCf68S1TO
aNqXe3C2FfAB9b8pG1oiJbdzqyh+6WCXgU0LXS2GJ4aR2P4FFUT+Qp0137oEk1WuQglAj2N0j3YC
aNhv4QucYVTZ2InC8kQVlCN63vuBcgdpWXn6Z1E2MOa5YCW5NfIrRJiLUhTjlj22j9S5bUyvSMWd
PjBoocfSAW1HDpNDPxrha5F37P93uXaYoMHJUJjjulc79UbGewmEREGwurEK8jBQSyecNs4MAuGy
TnPoY73SA4qlULMlXqrmswJNR84sSLHS1NSosiqzlM5hYNSIytUlZoMMUzA7z/Q0hH2MgiDkCqaM
REJL8dw9k9fxGpgtTQIya10FfvZtJhkorMbHpGX6xNHrjVrY/DbU626zeqalnjczuo6pzruv9IA5
nIr8KYivAMQRd3aU/DMBfnsRtzOA0sM/8HR9+ue7V3FDUpChfK9jtbVrotC9sNr6Zi5uqwIhiZ88
FhO0bJAXBZ+O2P0esU8QN8cGqgrwKEgdZJMmPSl8xwGVZ5+pshk3G3uWTT4QjjFj2O0cU+OkQ+Zh
cXzWfUom4uyuLg/KQLfAk22yBjoUGbHB+enEakODmqeOvCg9ddsTFxs2fQwN6uZBKF1E+iqujL7C
0bAjAqrYIxM/XFxMmYc5FeL0BcE049wiwnQddch+/cxfdl/ZUHNQPN2WU4JWjQXp0avAhzImeKj+
Ewsh0aCWyI6eX9eqlULyIqmioT1lUjEnzFHbzu3BFNYehg2Z7st9gJkub2iHulz3vgKyoPNJ72HU
LvKO2vll61thkkfahtSE4hF+FW/skfYNz5JLMxVBFFmk6F3Pnrkmve59+XvKlEiiLJ76BAk3i+z5
WUFFc3503uBVd9dhSa3s/ETxQBfUmJEQueVZIp4ROw5xglOcdvU9I5Tw+ixTbOtHWFvuvFkAW2nK
Sh4CJOD/DwOWwKSx0t6zvOM3Zi3QRLlkd4SYDMbK2K7kseWuYRm/+eZ16Tq4kXiKmsfgWqZlFgX1
Jv+wk9TM5Dzj8fiRYxkhMCq9rTZvW10CEDhKtzWvoLRJtCRDGdv9RvMQibiyKNKLFL888mxtEPMv
DLXxB8vtG7jG0rPTBzYHBvxpEg2Rj7b2ANIinGWs62pzZMnMIHWUh1wePvzla6KVOhI8gDC0Ixpc
hxKGLCSX73PbFo2yHKNz9zSWyiytg5tluT6DBJBUwTSNkTrCL9JwDQgysQZQWzWpYx7O01SwPy4g
ilkZTYWp4iCu9bf4UitowdC1JsQ989rl+kFQlwCxTgX5CYpQyJCfSpsXnfHHlAWk68DdLnv5fOhM
+nRbgToubhF0GwcHc64VluKkaiM6Xb/9e1gYqiJqVJWkJ1Lrd9FjrUkVX6YuHtzLH2fGbbE50Wop
gYdQW13ybprYbDZI6ffiJEdhzthhXQVfa/6s0NmlQGpT9KpUlHUbLD6fWe4bvwcV94urMRyj+8sl
sByuwECxQl3cJ0gX1Jg=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  port (
    empty : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    lsig_cmd_loaded : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
     port map (
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => lsig_cmd_loaded,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      datamover_idle => datamover_idle,
      decerr_i => decerr_i,
      din(36 downto 0) => din(36 downto 0),
      empty => empty,
      fifo_wren => fifo_wren,
      \in\(48 downto 0) => \in\(48 downto 0),
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(2 downto 0) => m_axi_mm2s_arlen(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_inhibit_rdy_n_reg(0) => sig_inhibit_rdy_n_reg(0),
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      slverr_i => slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_afifo_builtin is
  port (
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    fifo_wren : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_afifo_builtin;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_afifo_builtin is
  signal \^full\ : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fg_builtin_fifo_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fg_builtin_fifo_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fg_builtin_fifo_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fg_builtin_fifo_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fg_builtin_fifo_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fg_builtin_fifo_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fg_builtin_fifo_inst : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fg_builtin_fifo_inst : label is "";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fg_builtin_fifo_inst : label is 38;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fg_builtin_fifo_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fg_builtin_fifo_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fg_builtin_fifo_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fg_builtin_fifo_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fg_builtin_fifo_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fg_builtin_fifo_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fg_builtin_fifo_inst : label is "";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fg_builtin_fifo_inst : label is 38;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fg_builtin_fifo_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fg_builtin_fifo_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fg_builtin_fifo_inst : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fg_builtin_fifo_inst : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fg_builtin_fifo_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fg_builtin_fifo_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fg_builtin_fifo_inst : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fg_builtin_fifo_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fg_builtin_fifo_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fg_builtin_fifo_inst : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fg_builtin_fifo_inst : label is "";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fg_builtin_fifo_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fg_builtin_fifo_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fg_builtin_fifo_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fg_builtin_fifo_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fg_builtin_fifo_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fg_builtin_fifo_inst : label is "2kx18";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fg_builtin_fifo_inst : label is 10;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fg_builtin_fifo_inst : label is 9;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fg_builtin_fifo_inst : label is 1898;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fg_builtin_fifo_inst : label is 1888;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fg_builtin_fifo_inst : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fg_builtin_fifo_inst : label is 2048;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fg_builtin_fifo_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fg_builtin_fifo_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fg_builtin_fifo_inst : label is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fg_builtin_fifo_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fg_builtin_fifo_inst : label is 2048;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fg_builtin_fifo_inst : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of fg_builtin_fifo_inst : label is "soft";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of fg_builtin_fifo_inst : label is "true";
begin
  full <= \^full\;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EF00FF000000"
    )
        port map (
      I0 => \^full\,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      I2 => lsig_cmd_loaded,
      I3 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      I4 => mm2s_frame_sync,
      I5 => din(37),
      O => \gen_fwft.empty_fwft_i_reg\
    );
fg_builtin_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED(10 downto 0),
      dbiterr => NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED,
      din(37 downto 0) => din(37 downto 0),
      dout(37 downto 0) => dout(37 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(10 downto 0) => B"00000000000",
      prog_empty_thresh_assert(10 downto 0) => B"00000000000",
      prog_empty_thresh_negate(10 downto 0) => B"00000000000",
      prog_full => NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED,
      prog_full_thresh(10 downto 0) => B"00000000000",
      prog_full_thresh_assert(10 downto 0) => B"00000000000",
      prog_full_thresh_negate(10 downto 0) => B"00000000000",
      rd_clk => m_axis_mm2s_aclk,
      rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED(10 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED,
      valid => NLW_fg_builtin_fifo_inst_valid_UNCONNECTED,
      wr_ack => NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED,
      wr_clk => m_axi_mm2s_aclk,
      wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED(10 downto 0),
      wr_en => fifo_wren,
      wr_rst => '0',
      wr_rst_busy => NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    mm2s_allbuffer_empty : out STD_LOGIC;
    mm2s_all_lines_xfred : out STD_LOGIC;
    mm2s_halt_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axis_fifo_ainit_nosync : out STD_LOGIC;
    m_axis_mm2s_tlast_i : out STD_LOGIC;
    m_axis_mm2s_tuser_i : out STD_LOGIC;
    \sig_data_reg_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_reg_out_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 36 downto 0 );
    fifo_wren : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    mm2s_dwidth_fifo_pipe_empty : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_reset : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    m_axis_mm2s_tready_i : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf is
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_4\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal all_lines_xfred : STD_LOGIC;
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_ae_threshold : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal data_count_ae_threshold_cdc_tig : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of data_count_ae_threshold_cdc_tig : signal is "true";
  signal data_count_ae_threshold_d1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of data_count_ae_threshold_d1 : signal is "true";
  signal fifo_dout : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal fifo_empty_i : STD_LOGIC;
  signal \^m_axis_fifo_ainit_nosync\ : STD_LOGIC;
  signal m_axis_tlast_d1 : STD_LOGIC;
  signal m_axis_tready_d1 : STD_LOGIC;
  signal m_axis_tvalid_d1 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \minusOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal \^mm2s_halt_reg\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s_axis_fifo_ainit_nosync_reg : STD_LOGIC;
  signal sof_flag : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \vsize_counter2__0\ : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6\ : label is "soft_lutpair46";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
begin
  \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0\(12 downto 0) <= crnt_vsize_d1(12 downto 0);
  m_axis_fifo_ainit_nosync <= \^m_axis_fifo_ainit_nosync\;
  mm2s_halt_reg <= \^mm2s_halt_reg\;
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      p_0_in => p_0_in,
      scndry_reset2 => scndry_reset2
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_19\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \^mm2s_halt_reg\,
      SR(0) => \^m_axis_fifo_ainit_nosync\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      p_0_in => p_0_in,
      scndry_reset2 => scndry_reset2,
      sig_last_reg_out_reg => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3_20\
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_dwidth_fifo_pipe_empty => mm2s_dwidth_fifo_pipe_empty,
      p_0_in => p_0_in,
      scndry_reset2 => scndry_reset2
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(0),
      Q => crnt_vsize_cdc_tig(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(10),
      Q => crnt_vsize_cdc_tig(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(11),
      Q => crnt_vsize_cdc_tig(11),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(12),
      Q => crnt_vsize_cdc_tig(12),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(1),
      Q => crnt_vsize_cdc_tig(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(2),
      Q => crnt_vsize_cdc_tig(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(3),
      Q => crnt_vsize_cdc_tig(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(4),
      Q => crnt_vsize_cdc_tig(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(5),
      Q => crnt_vsize_cdc_tig(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(6),
      Q => crnt_vsize_cdc_tig(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(7),
      Q => crnt_vsize_cdc_tig(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(8),
      Q => crnt_vsize_cdc_tig(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(9),
      Q => crnt_vsize_cdc_tig(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(0),
      Q => crnt_vsize_d1(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(10),
      Q => crnt_vsize_d1(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(11),
      Q => crnt_vsize_d1(11),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(12),
      Q => crnt_vsize_d1(12),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(1),
      Q => crnt_vsize_d1(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(2),
      Q => crnt_vsize_d1(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(3),
      Q => crnt_vsize_d1(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(4),
      Q => crnt_vsize_d1(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(5),
      Q => crnt_vsize_d1(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(6),
      Q => crnt_vsize_d1(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(7),
      Q => crnt_vsize_d1(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(8),
      Q => crnt_vsize_d1(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(9),
      Q => crnt_vsize_d1(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(0),
      Q => data_count_ae_threshold_cdc_tig(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(10),
      Q => data_count_ae_threshold_cdc_tig(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(1),
      Q => data_count_ae_threshold_cdc_tig(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(2),
      Q => data_count_ae_threshold_cdc_tig(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(3),
      Q => data_count_ae_threshold_cdc_tig(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(4),
      Q => data_count_ae_threshold_cdc_tig(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(5),
      Q => data_count_ae_threshold_cdc_tig(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(6),
      Q => data_count_ae_threshold_cdc_tig(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(7),
      Q => data_count_ae_threshold_cdc_tig(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(8),
      Q => data_count_ae_threshold_cdc_tig(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(9),
      Q => data_count_ae_threshold_cdc_tig(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(0),
      Q => data_count_ae_threshold_d1(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(10),
      Q => data_count_ae_threshold_d1(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(1),
      Q => data_count_ae_threshold_d1(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(2),
      Q => data_count_ae_threshold_d1(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(3),
      Q => data_count_ae_threshold_d1(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(4),
      Q => data_count_ae_threshold_d1(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(5),
      Q => data_count_ae_threshold_d1(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(6),
      Q => data_count_ae_threshold_d1(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(7),
      Q => data_count_ae_threshold_d1(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(8),
      Q => data_count_ae_threshold_d1(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(9),
      Q => data_count_ae_threshold_d1(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_afifo_builtin
     port map (
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => empty,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      din(37) => sof_flag,
      din(36 downto 0) => din(36 downto 0),
      dout(37 downto 0) => fifo_dout(37 downto 0),
      empty => fifo_empty_i,
      fifo_wren => fifo_wren,
      full => full,
      \gen_fwft.empty_fwft_i_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40\,
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_frame_sync => mm2s_frame_sync,
      rd_en => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\,
      rst => s_axis_fifo_ainit_nosync_reg
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40\,
      Q => sof_flag,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf
     port map (
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\,
      SR(0) => \^m_axis_fifo_ainit_nosync\,
      dout(37 downto 0) => fifo_dout(37 downto 0),
      empty => fifo_empty_i,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tlast_i => m_axis_mm2s_tlast_i,
      m_axis_mm2s_tready_i => m_axis_mm2s_tready_i,
      m_axis_mm2s_tuser_i => m_axis_mm2s_tuser_i,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt_reg => \^mm2s_halt_reg\,
      \out\ => \out\,
      rd_en => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6\,
      \sig_data_reg_out_reg[31]_0\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_last_reg_out_reg_0 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_4\,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg,
      sig_m_valid_out_reg_1 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\,
      \sig_strb_reg_out_reg[3]_0\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0)
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_4\,
      Q => m_axis_tlast_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0\,
      Q => m_axis_tready_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_5\,
      Q => m_axis_tvalid_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => m_axis_tvalid_d1,
      I2 => m_axis_tready_d1,
      I3 => m_axis_tlast_d1,
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\,
      I5 => mm2s_fsync_out_i,
      O => all_lines_xfred
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => all_lines_xfred,
      Q => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\,
      S => SR(0)
    );
\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sof_reset,
      Q => s_axis_fifo_ainit_nosync_reg,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B888B"
    )
        port map (
      I0 => crnt_vsize_d1(0),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(0),
      I3 => \vsize_counter2__0\,
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3_n_0\,
      O => p_1_in(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4_n_0\,
      I1 => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5_n_0\,
      I2 => vsize_counter(7),
      I3 => vsize_counter(8),
      I4 => vsize_counter(5),
      I5 => vsize_counter(6),
      O => \vsize_counter2__0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => m_axis_tvalid_d1,
      I1 => m_axis_tready_d1,
      I2 => m_axis_tlast_d1,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_3_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => vsize_counter(10),
      I2 => vsize_counter(9),
      I3 => vsize_counter(11),
      I4 => vsize_counter(12),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => vsize_counter(3),
      I1 => vsize_counter(4),
      I2 => vsize_counter(1),
      I3 => vsize_counter(2),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(10),
      I2 => minusOp(10),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(10)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(11),
      I2 => minusOp(11),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(11)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCCCCCECCCCCCC"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => mm2s_fsync_out_i,
      I2 => m_axis_tvalid_d1,
      I3 => m_axis_tready_d1,
      I4 => m_axis_tlast_d1,
      I5 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(12),
      I2 => minusOp(12),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(12)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      I1 => vsize_counter(6),
      I2 => vsize_counter(5),
      I3 => vsize_counter(8),
      I4 => vsize_counter(7),
      I5 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFFFFF"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0\,
      I1 => m_axis_tlast_d1,
      I2 => m_axis_tready_d1,
      I3 => m_axis_tvalid_d1,
      I4 => vsize_counter(0),
      I5 => mm2s_fsync_out_i,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(10),
      I1 => vsize_counter(9),
      I2 => vsize_counter(12),
      I3 => vsize_counter(11),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(2),
      I1 => vsize_counter(1),
      I2 => vsize_counter(4),
      I3 => vsize_counter(3),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(1),
      I2 => minusOp(1),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(1)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(2),
      I2 => minusOp(2),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(2)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(3),
      I2 => minusOp(3),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(3)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(4),
      I2 => minusOp(4),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(4)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(5),
      I2 => minusOp(5),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(5)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(6),
      I2 => minusOp(6),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(6)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(7),
      I2 => minusOp(7),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(7)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(8),
      I2 => minusOp(8),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(8)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => crnt_vsize_d1(9),
      I2 => minusOp(9),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      O => p_1_in(9)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(0),
      Q => vsize_counter(0),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(10),
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(11),
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(12),
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(1),
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(2),
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(3),
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(4),
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(5),
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(6),
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(7),
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(8),
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0\,
      D => p_1_in(9),
      Q => vsize_counter(9),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(10)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(9)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(8)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(7)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(6)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(5)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(4)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(3)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(2)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(1)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => vsize_counter(0),
      DI(3 downto 0) => vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \minusOp_carry_i_1__0_n_0\,
      S(2) => \minusOp_carry_i_2__0_n_0\,
      S(1) => \minusOp_carry_i_3__0_n_0\,
      S(0) => \minusOp_carry_i_4__0_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \minusOp_carry__0_i_1__0_n_0\,
      S(2) => \minusOp_carry__0_i_2__0_n_0\,
      S(1) => \minusOp_carry__0_i_3__0_n_0\,
      S(0) => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(8),
      O => \minusOp_carry__0_i_1__0_n_0\
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(7),
      O => \minusOp_carry__0_i_2__0_n_0\
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(6),
      O => \minusOp_carry__0_i_3__0_n_0\
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(5),
      O => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \minusOp_carry__1_i_1__0_n_0\,
      S(2) => \minusOp_carry__1_i_2__0_n_0\,
      S(1) => \minusOp_carry__1_i_3__0_n_0\,
      S(0) => \minusOp_carry__1_i_4__0_n_0\
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(12),
      O => \minusOp_carry__1_i_1__0_n_0\
    );
\minusOp_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(11),
      O => \minusOp_carry__1_i_2__0_n_0\
    );
\minusOp_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(10),
      O => \minusOp_carry__1_i_3__0_n_0\
    );
\minusOp_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(9),
      O => \minusOp_carry__1_i_4__0_n_0\
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(4),
      O => \minusOp_carry_i_1__0_n_0\
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(3),
      O => \minusOp_carry_i_2__0_n_0\
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(2),
      O => \minusOp_carry_i_3__0_n_0\
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(1),
      O => \minusOp_carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_fsync : in STD_LOGIC;
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync : in STD_LOGIC;
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_buffer_empty : out STD_LOGIC;
    mm2s_buffer_almost_empty : out STD_LOGIC;
    s2mm_buffer_full : out STD_LOGIC;
    s2mm_buffer_almost_full : out STD_LOGIC;
    mm2s_fsync_out : out STD_LOGIC;
    s2mm_fsync_out : out STD_LOGIC;
    mm2s_prmtr_update : out STD_LOGIC;
    s2mm_prmtr_update : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_vdma_tstvec : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 3;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 2048;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 24;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 2048;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 2;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "yes";
  attribute ip_group : string;
  attribute ip_group of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "LOGICORE";
  attribute iptype : string;
  attribute iptype of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma is
  signal \<const0>\ : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_100 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_101 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_102 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_103 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_113 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_114 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_115 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_116 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_117 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_118 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_73 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_74 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_75 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_76 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_79 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_80 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_81 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_87 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_90 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_91 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_92 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_93 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_94 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_95 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_96 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_97 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_98 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_99 : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\ : STD_LOGIC;
  signal \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/halt_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_32\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_33\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_42\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_173\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_174\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_175\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_176\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_177\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_183\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_184\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_185\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_80\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_81\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_82\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_83\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_84\ : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_19 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_20 : STD_LOGIC;
  signal \I_CMDSTS/decerr_i\ : STD_LOGIC;
  signal \I_CMDSTS/interr_i\ : STD_LOGIC;
  signal \I_CMDSTS/s_axis_cmd_tvalid0\ : STD_LOGIC;
  signal \I_CMDSTS/slverr_i\ : STD_LOGIC;
  signal \I_DMA_REGISTER/irqdelay_wren_i0\ : STD_LOGIC;
  signal \I_DMA_REGISTER/irqthresh_wren_i0\ : STD_LOGIC;
  signal \I_DMA_REGISTER/reset_counts\ : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_0 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_48 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_6 : STD_LOGIC;
  signal I_RST_MODULE_n_12 : STD_LOGIC;
  signal I_RST_MODULE_n_15 : STD_LOGIC;
  signal I_RST_MODULE_n_19 : STD_LOGIC;
  signal I_RST_MODULE_n_20 : STD_LOGIC;
  signal I_RST_MODULE_n_21 : STD_LOGIC;
  signal I_RST_MODULE_n_8 : STD_LOGIC;
  signal \I_SM/cmnds_queued0\ : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle\ : STD_LOGIC;
  signal ch1_delay_cnt_en : STD_LOGIC;
  signal ch1_dly_fast_cnt0 : STD_LOGIC;
  signal cmnd_wr : STD_LOGIC;
  signal dm2linebuf_mm2s_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dm2linebuf_mm2s_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dm2linebuf_mm2s_tlast : STD_LOGIC;
  signal dma_err : STD_LOGIC;
  signal fifo_full_i : STD_LOGIC;
  signal fifo_wren : STD_LOGIC;
  signal frame_sync_out0 : STD_LOGIC;
  signal initial_frame : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axis_fifo_ainit_nosync : STD_LOGIC;
  signal m_axis_mm2s_sts_tready : STD_LOGIC;
  signal m_axis_mm2s_tdata_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axis_mm2s_tkeep_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m_axis_mm2s_tlast_i : STD_LOGIC;
  signal m_axis_mm2s_tready_i : STD_LOGIC;
  signal m_axis_mm2s_tuser_i : STD_LOGIC;
  signal m_axis_mm2s_tvalid_i : STD_LOGIC;
  signal mask_fsync_out_i : STD_LOGIC;
  signal mm2s_all_idle : STD_LOGIC;
  signal mm2s_all_lines_xfred : STD_LOGIC;
  signal mm2s_allbuffer_empty : STD_LOGIC;
  signal mm2s_axi2ip_rdaddr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal mm2s_axi2ip_wrce : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mm2s_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_axis_resetn : STD_LOGIC;
  signal mm2s_chnl_current_frame : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_cmdsts_idle : STD_LOGIC;
  signal mm2s_crnt_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mm2s_crnt_vsize_d2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mm2s_dly_irq_set : STD_LOGIC;
  signal mm2s_dm_prmry_resetn : STD_LOGIC;
  signal mm2s_dmac2cdc_fsync_out : STD_LOGIC;
  signal mm2s_dmacr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_dmasr : STD_LOGIC;
  signal mm2s_dwidth_fifo_pipe_empty : STD_LOGIC;
  signal mm2s_frame_number : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_frame_sync : STD_LOGIC;
  signal mm2s_fsync_out_i : STD_LOGIC;
  signal mm2s_genlock_pair_frame : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_halt : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_halt_reg : STD_LOGIC;
  signal mm2s_ioc_irq_set : STD_LOGIC;
  signal mm2s_ip2axi_frame_ptr_ref : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_ip2axi_frame_store : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_ip2axi_introut : STD_LOGIC;
  signal mm2s_ip2axi_rddata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_m_frame_ptr_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mm2s_packet_sof : STD_LOGIC;
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mm2s_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mm2s_reg_module_strt_addr[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mm2s_regdir_idle : STD_LOGIC;
  signal mm2s_soft_reset : STD_LOGIC;
  signal mm2s_stop : STD_LOGIC;
  signal mm2s_tstvect_fsync : STD_LOGIC;
  signal mm2s_valid_frame_sync : STD_LOGIC;
  signal mm2s_valid_frame_sync_cmb : STD_LOGIC;
  signal mm2s_valid_video_prmtrs : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal prmtr_update_complete : STD_LOGIC;
  signal s_axi_lite_resetn : STD_LOGIC;
  signal s_axis_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_axis_mm2s_cmd_tvalid : STD_LOGIC;
  signal s_valid0 : STD_LOGIC;
  signal sof_reset : STD_LOGIC;
  signal stop_i : STD_LOGIC;
  signal valid_frame_sync_d2 : STD_LOGIC;
  signal vsize_counter0 : STD_LOGIC;
begin
  axi_vdma_tstvec(63) <= \<const0>\;
  axi_vdma_tstvec(62) <= \<const0>\;
  axi_vdma_tstvec(61) <= \<const0>\;
  axi_vdma_tstvec(60) <= \<const0>\;
  axi_vdma_tstvec(59) <= \<const0>\;
  axi_vdma_tstvec(58) <= \<const0>\;
  axi_vdma_tstvec(57) <= \<const0>\;
  axi_vdma_tstvec(56) <= \<const0>\;
  axi_vdma_tstvec(55) <= \<const0>\;
  axi_vdma_tstvec(54) <= \<const0>\;
  axi_vdma_tstvec(53) <= \<const0>\;
  axi_vdma_tstvec(52) <= \<const0>\;
  axi_vdma_tstvec(51) <= \<const0>\;
  axi_vdma_tstvec(50) <= \<const0>\;
  axi_vdma_tstvec(49) <= \<const0>\;
  axi_vdma_tstvec(48) <= \<const0>\;
  axi_vdma_tstvec(47) <= \<const0>\;
  axi_vdma_tstvec(46) <= \<const0>\;
  axi_vdma_tstvec(45) <= \<const0>\;
  axi_vdma_tstvec(44) <= \<const0>\;
  axi_vdma_tstvec(43) <= \<const0>\;
  axi_vdma_tstvec(42) <= \<const0>\;
  axi_vdma_tstvec(41) <= \<const0>\;
  axi_vdma_tstvec(40) <= \<const0>\;
  axi_vdma_tstvec(39) <= \<const0>\;
  axi_vdma_tstvec(38) <= \<const0>\;
  axi_vdma_tstvec(37) <= \<const0>\;
  axi_vdma_tstvec(36) <= \<const0>\;
  axi_vdma_tstvec(35) <= \<const0>\;
  axi_vdma_tstvec(34) <= \<const0>\;
  axi_vdma_tstvec(33) <= \<const0>\;
  axi_vdma_tstvec(32) <= \<const0>\;
  axi_vdma_tstvec(31) <= \<const0>\;
  axi_vdma_tstvec(30) <= \<const0>\;
  axi_vdma_tstvec(29) <= \<const0>\;
  axi_vdma_tstvec(28) <= \<const0>\;
  axi_vdma_tstvec(27) <= \<const0>\;
  axi_vdma_tstvec(26) <= \<const0>\;
  axi_vdma_tstvec(25) <= \<const0>\;
  axi_vdma_tstvec(24) <= \<const0>\;
  axi_vdma_tstvec(23) <= \<const0>\;
  axi_vdma_tstvec(22) <= \<const0>\;
  axi_vdma_tstvec(21) <= \<const0>\;
  axi_vdma_tstvec(20) <= \<const0>\;
  axi_vdma_tstvec(19) <= \<const0>\;
  axi_vdma_tstvec(18) <= \<const0>\;
  axi_vdma_tstvec(17) <= \<const0>\;
  axi_vdma_tstvec(16) <= \<const0>\;
  axi_vdma_tstvec(15) <= \<const0>\;
  axi_vdma_tstvec(14) <= \<const0>\;
  axi_vdma_tstvec(13) <= \<const0>\;
  axi_vdma_tstvec(12) <= \<const0>\;
  axi_vdma_tstvec(11) <= \<const0>\;
  axi_vdma_tstvec(10) <= \<const0>\;
  axi_vdma_tstvec(9) <= \<const0>\;
  axi_vdma_tstvec(8) <= \<const0>\;
  axi_vdma_tstvec(7) <= \<const0>\;
  axi_vdma_tstvec(6) <= \<const0>\;
  axi_vdma_tstvec(5) <= \<const0>\;
  axi_vdma_tstvec(4) <= \<const0>\;
  axi_vdma_tstvec(3) <= \<const0>\;
  axi_vdma_tstvec(2) <= \<const0>\;
  axi_vdma_tstvec(1) <= \<const0>\;
  axi_vdma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const0>\;
  m_axi_mm2s_arcache(0) <= \<const0>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2 downto 0) <= \^m_axi_mm2s_arlen\(2 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1 downto 0) <= \^m_axi_mm2s_arsize\(1 downto 0);
  m_axi_s2mm_awaddr(31) <= \<const0>\;
  m_axi_s2mm_awaddr(30) <= \<const0>\;
  m_axi_s2mm_awaddr(29) <= \<const0>\;
  m_axi_s2mm_awaddr(28) <= \<const0>\;
  m_axi_s2mm_awaddr(27) <= \<const0>\;
  m_axi_s2mm_awaddr(26) <= \<const0>\;
  m_axi_s2mm_awaddr(25) <= \<const0>\;
  m_axi_s2mm_awaddr(24) <= \<const0>\;
  m_axi_s2mm_awaddr(23) <= \<const0>\;
  m_axi_s2mm_awaddr(22) <= \<const0>\;
  m_axi_s2mm_awaddr(21) <= \<const0>\;
  m_axi_s2mm_awaddr(20) <= \<const0>\;
  m_axi_s2mm_awaddr(19) <= \<const0>\;
  m_axi_s2mm_awaddr(18) <= \<const0>\;
  m_axi_s2mm_awaddr(17) <= \<const0>\;
  m_axi_s2mm_awaddr(16) <= \<const0>\;
  m_axi_s2mm_awaddr(15) <= \<const0>\;
  m_axi_s2mm_awaddr(14) <= \<const0>\;
  m_axi_s2mm_awaddr(13) <= \<const0>\;
  m_axi_s2mm_awaddr(12) <= \<const0>\;
  m_axi_s2mm_awaddr(11) <= \<const0>\;
  m_axi_s2mm_awaddr(10) <= \<const0>\;
  m_axi_s2mm_awaddr(9) <= \<const0>\;
  m_axi_s2mm_awaddr(8) <= \<const0>\;
  m_axi_s2mm_awaddr(7) <= \<const0>\;
  m_axi_s2mm_awaddr(6) <= \<const0>\;
  m_axi_s2mm_awaddr(5) <= \<const0>\;
  m_axi_s2mm_awaddr(4) <= \<const0>\;
  m_axi_s2mm_awaddr(3) <= \<const0>\;
  m_axi_s2mm_awaddr(2) <= \<const0>\;
  m_axi_s2mm_awaddr(1) <= \<const0>\;
  m_axi_s2mm_awaddr(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \<const0>\;
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const0>\;
  m_axi_s2mm_awcache(0) <= \<const0>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4) <= \<const0>\;
  m_axi_s2mm_awlen(3) <= \<const0>\;
  m_axi_s2mm_awlen(2) <= \<const0>\;
  m_axi_s2mm_awlen(1) <= \<const0>\;
  m_axi_s2mm_awlen(0) <= \<const0>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \<const0>\;
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_s2mm_awvalid <= \<const0>\;
  m_axi_s2mm_bready <= \<const0>\;
  m_axi_s2mm_wdata(63) <= \<const0>\;
  m_axi_s2mm_wdata(62) <= \<const0>\;
  m_axi_s2mm_wdata(61) <= \<const0>\;
  m_axi_s2mm_wdata(60) <= \<const0>\;
  m_axi_s2mm_wdata(59) <= \<const0>\;
  m_axi_s2mm_wdata(58) <= \<const0>\;
  m_axi_s2mm_wdata(57) <= \<const0>\;
  m_axi_s2mm_wdata(56) <= \<const0>\;
  m_axi_s2mm_wdata(55) <= \<const0>\;
  m_axi_s2mm_wdata(54) <= \<const0>\;
  m_axi_s2mm_wdata(53) <= \<const0>\;
  m_axi_s2mm_wdata(52) <= \<const0>\;
  m_axi_s2mm_wdata(51) <= \<const0>\;
  m_axi_s2mm_wdata(50) <= \<const0>\;
  m_axi_s2mm_wdata(49) <= \<const0>\;
  m_axi_s2mm_wdata(48) <= \<const0>\;
  m_axi_s2mm_wdata(47) <= \<const0>\;
  m_axi_s2mm_wdata(46) <= \<const0>\;
  m_axi_s2mm_wdata(45) <= \<const0>\;
  m_axi_s2mm_wdata(44) <= \<const0>\;
  m_axi_s2mm_wdata(43) <= \<const0>\;
  m_axi_s2mm_wdata(42) <= \<const0>\;
  m_axi_s2mm_wdata(41) <= \<const0>\;
  m_axi_s2mm_wdata(40) <= \<const0>\;
  m_axi_s2mm_wdata(39) <= \<const0>\;
  m_axi_s2mm_wdata(38) <= \<const0>\;
  m_axi_s2mm_wdata(37) <= \<const0>\;
  m_axi_s2mm_wdata(36) <= \<const0>\;
  m_axi_s2mm_wdata(35) <= \<const0>\;
  m_axi_s2mm_wdata(34) <= \<const0>\;
  m_axi_s2mm_wdata(33) <= \<const0>\;
  m_axi_s2mm_wdata(32) <= \<const0>\;
  m_axi_s2mm_wdata(31) <= \<const0>\;
  m_axi_s2mm_wdata(30) <= \<const0>\;
  m_axi_s2mm_wdata(29) <= \<const0>\;
  m_axi_s2mm_wdata(28) <= \<const0>\;
  m_axi_s2mm_wdata(27) <= \<const0>\;
  m_axi_s2mm_wdata(26) <= \<const0>\;
  m_axi_s2mm_wdata(25) <= \<const0>\;
  m_axi_s2mm_wdata(24) <= \<const0>\;
  m_axi_s2mm_wdata(23) <= \<const0>\;
  m_axi_s2mm_wdata(22) <= \<const0>\;
  m_axi_s2mm_wdata(21) <= \<const0>\;
  m_axi_s2mm_wdata(20) <= \<const0>\;
  m_axi_s2mm_wdata(19) <= \<const0>\;
  m_axi_s2mm_wdata(18) <= \<const0>\;
  m_axi_s2mm_wdata(17) <= \<const0>\;
  m_axi_s2mm_wdata(16) <= \<const0>\;
  m_axi_s2mm_wdata(15) <= \<const0>\;
  m_axi_s2mm_wdata(14) <= \<const0>\;
  m_axi_s2mm_wdata(13) <= \<const0>\;
  m_axi_s2mm_wdata(12) <= \<const0>\;
  m_axi_s2mm_wdata(11) <= \<const0>\;
  m_axi_s2mm_wdata(10) <= \<const0>\;
  m_axi_s2mm_wdata(9) <= \<const0>\;
  m_axi_s2mm_wdata(8) <= \<const0>\;
  m_axi_s2mm_wdata(7) <= \<const0>\;
  m_axi_s2mm_wdata(6) <= \<const0>\;
  m_axi_s2mm_wdata(5) <= \<const0>\;
  m_axi_s2mm_wdata(4) <= \<const0>\;
  m_axi_s2mm_wdata(3) <= \<const0>\;
  m_axi_s2mm_wdata(2) <= \<const0>\;
  m_axi_s2mm_wdata(1) <= \<const0>\;
  m_axi_s2mm_wdata(0) <= \<const0>\;
  m_axi_s2mm_wlast <= \<const0>\;
  m_axi_s2mm_wstrb(7) <= \<const0>\;
  m_axi_s2mm_wstrb(6) <= \<const0>\;
  m_axi_s2mm_wstrb(5) <= \<const0>\;
  m_axi_s2mm_wstrb(4) <= \<const0>\;
  m_axi_s2mm_wstrb(3) <= \<const0>\;
  m_axi_s2mm_wstrb(2) <= \<const0>\;
  m_axi_s2mm_wstrb(1) <= \<const0>\;
  m_axi_s2mm_wstrb(0) <= \<const0>\;
  m_axi_s2mm_wvalid <= \<const0>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  mm2s_buffer_almost_empty <= \<const0>\;
  mm2s_buffer_empty <= \<const0>\;
  mm2s_fsync_out <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const0>\;
  mm2s_prmtr_update <= \<const0>\;
  s2mm_buffer_almost_full <= \<const0>\;
  s2mm_buffer_full <= \<const0>\;
  s2mm_frame_ptr_out(5) <= \<const0>\;
  s2mm_frame_ptr_out(4) <= \<const0>\;
  s2mm_frame_ptr_out(3) <= \<const0>\;
  s2mm_frame_ptr_out(2) <= \<const0>\;
  s2mm_frame_ptr_out(1) <= \<const0>\;
  s2mm_frame_ptr_out(0) <= \<const0>\;
  s2mm_fsync_out <= \<const0>\;
  s2mm_introut <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const0>\;
  s2mm_prmtr_update <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axis_s2mm_tready <= \<const0>\;
AXI_LITE_REG_INTERFACE_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ => mm2s_prmry_resetn,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_82\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_102,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_103,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ => AXI_LITE_REG_INTERFACE_I_n_114,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_116,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_117,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_118,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ => AXI_LITE_REG_INTERFACE_I_n_113,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_173\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(6 downto 3) => mm2s_reg_module_vsize(11 downto 8),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\(2 downto 0) => mm2s_reg_module_vsize(3 downto 1),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(6 downto 3) => mm2s_reg_module_stride(11 downto 8),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1\(2 downto 0) => mm2s_reg_module_stride(3 downto 1),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_84\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_83\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\(15 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 16),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(31 downto 0) => mm2s_ip2axi_rddata(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\,
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(4 downto 0) => mm2s_chnl_current_frame(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(4 downto 0) => mm2s_genlock_pair_frame(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(4 downto 0) => mm2s_ip2axi_frame_store(4 downto 0),
      Q(4 downto 0) => mm2s_ip2axi_frame_ptr_ref(4 downto 0),
      SR(0) => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\,
      dly_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64\,
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_73,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_74,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_75,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_76,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_77,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_78,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_79,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_80,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_81,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_82,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_83,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_84,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_85,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_86,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_101,
      ioc_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\,
      irqdelay_wren_i0 => \I_DMA_REGISTER/irqdelay_wren_i0\,
      irqthresh_wren_i0 => \I_DMA_REGISTER/irqthresh_wren_i0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(6 downto 3) => mm2s_axi2ip_wrce(23 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(25 downto 10) => mm2s_dmacr(31 downto 16),
      mm2s_dmacr(9 downto 6) => mm2s_dmacr(11 downto 8),
      mm2s_dmacr(5 downto 2) => mm2s_dmacr(6 downto 3),
      mm2s_dmacr(1 downto 0) => mm2s_dmacr(1 downto 0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_introut => mm2s_introut,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\(2) => mm2s_axi2ip_rdaddr(6),
      \out\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_resetn_i_reg(0) => AXI_LITE_REG_INTERFACE_I_n_115,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr
     port map (
      D(0) => mm2s_axi2ip_wrdata(4),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) => mm2s_chnl_current_frame(4 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_185\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(3) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_174\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_175\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_176\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_177\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => mm2s_frame_number(4 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(0) => mm2s_ip2axi_frame_ptr_ref(4),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_183\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(4 downto 0) => mm2s_genlock_pair_frame(4 downto 0),
      E(0) => valid_frame_sync_d2,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      Q(12 downto 0) => mm2s_crnt_vsize(12 downto 0),
      SR(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      cmnd_wr => cmnd_wr,
      \cmnds_queued_reg[0]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      \cmnds_queued_reg[0]_0\(0) => \I_SM/cmnds_queued0\,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_reg => I_PRMRY_DATAMOVER_n_48,
      decerr_i => \I_CMDSTS/decerr_i\,
      decerr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_42\,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61\,
      frame_sync_out0 => frame_sync_out0,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halted_set_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_32\,
      \hsize_vid_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      in0(0) => mm2s_m_frame_ptr_out(0),
      initial_frame => initial_frame,
      interr_i => \I_CMDSTS/interr_i\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(1),
      mm2s_cmdsts_idle => mm2s_cmdsts_idle,
      mm2s_dmacr(1 downto 0) => mm2s_dmacr(1 downto 0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      mm2s_tstvect_fsync => mm2s_tstvect_fsync,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      mm2s_valid_frame_sync_cmb => mm2s_valid_frame_sync_cmb,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs,
      \out\ => mm2s_prmry_resetn,
      p_0_in => p_0_in,
      prmtr_update_complete => prmtr_update_complete,
      \s_axis_cmd_tdata_reg[63]\(48 downto 17) => s_axis_mm2s_cmd_tdata(63 downto 32),
      \s_axis_cmd_tdata_reg[63]\(16) => s_axis_mm2s_cmd_tdata(23),
      \s_axis_cmd_tdata_reg[63]\(15 downto 0) => s_axis_mm2s_cmd_tdata(15 downto 0),
      s_axis_cmd_tvalid_reg(0) => I_PRMRY_DATAMOVER_n_6,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      slverr_i => \I_CMDSTS/slverr_i\,
      slverr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41\,
      stop_i => stop_i,
      \stride_vid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      sts_tready_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_33\,
      \vsize_vid_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0)
    );
\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter
     port map (
      E(0) => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34\,
      \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0\ => I_RST_MODULE_n_19,
      \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0\(12 downto 0) => mm2s_crnt_vsize_d2(12 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\ => mm2s_axis_resetn,
      Q(3 downto 0) => m_axis_mm2s_tkeep_i(3 downto 0),
      SR(0) => vsize_counter0,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tlast_i => m_axis_mm2s_tlast_i,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tready_i => m_axis_mm2s_tready_i,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tuser_i => m_axis_mm2s_tuser_i,
      mm2s_dwidth_fifo_pipe_empty => mm2s_dwidth_fifo_pipe_empty,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt_reg => mm2s_halt_reg,
      \out\ => m_axis_mm2s_tvalid_i,
      \r0_data_reg[31]\(31 downto 0) => m_axis_mm2s_tdata_i(31 downto 0),
      s_valid0 => s_valid0,
      sig_last_reg_out_reg => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\,
      \state_reg[0]\ => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33\,
      \state_reg[1]\ => m_axis_mm2s_tvalid
    );
\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen
     port map (
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_1\ => I_AXI_DMA_INTRPT_n_19,
      frame_sync_out0 => frame_sync_out0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_dmac2cdc_fsync_out => mm2s_dmac2cdc_fsync_out,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs,
      p_0_in => p_0_in
    );
\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf
     port map (
      E(0) => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34\,
      \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0\(12 downto 0) => mm2s_crnt_vsize_d2(12 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => I_RST_MODULE_n_15,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0\ => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_33\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ => mm2s_axis_resetn,
      Q(12 downto 0) => mm2s_crnt_vsize(12 downto 0),
      SR(0) => vsize_counter0,
      din(36) => dm2linebuf_mm2s_tlast,
      din(35 downto 32) => dm2linebuf_mm2s_tkeep(3 downto 0),
      din(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      empty => I_PRMRY_DATAMOVER_n_0,
      fifo_wren => fifo_wren,
      full => fifo_full_i,
      lsig_cmd_loaded => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tlast_i => m_axis_mm2s_tlast_i,
      m_axis_mm2s_tready_i => m_axis_mm2s_tready_i,
      m_axis_mm2s_tuser_i => m_axis_mm2s_tuser_i,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_dwidth_fifo_pipe_empty => mm2s_dwidth_fifo_pipe_empty,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt => mm2s_halt,
      mm2s_halt_reg => mm2s_halt_reg,
      \out\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\,
      p_0_in => p_0_in,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      \sig_data_reg_out_reg[31]\(31 downto 0) => m_axis_mm2s_tdata_i(31 downto 0),
      sig_m_valid_out_reg => m_axis_mm2s_tvalid_i,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => m_axis_mm2s_tkeep_i(3 downto 0),
      sof_reset => sof_reset
    );
\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_183\,
      \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_80\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\,
      E(0) => valid_frame_sync_d2,
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(1 downto 0) => p_2_in(1 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0) => AXI_LITE_REG_INTERFACE_I_n_115,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_82\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => AXI_LITE_REG_INTERFACE_I_n_113,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ => I_RST_MODULE_n_12,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ => I_AXI_DMA_INTRPT_n_20,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(1 downto 0) => mm2s_irqthresh_status(1 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ => AXI_LITE_REG_INTERFACE_I_n_102,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ => AXI_LITE_REG_INTERFACE_I_n_103,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(2) => mm2s_axi2ip_rdaddr(6),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ => AXI_LITE_REG_INTERFACE_I_n_114,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_83\,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_184\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_173\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_84\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => mm2s_ip2axi_frame_store(4 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => mm2s_frame_number(4 downto 0),
      Q(2) => mm2s_irqdelay_status(6),
      Q(1) => mm2s_irqdelay_status(4),
      Q(0) => mm2s_irqdelay_status(2),
      SR(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      dly_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64\,
      dly_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_118,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_42\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60\,
      dma_interr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_40\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41\,
      \dmacr_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\,
      \dmacr_i_reg[0]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_8,
      halt_i0 => \GEN_RESET_FOR_MM2S.RESET_I/halt_i0\,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halted_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\,
      halted_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_32\,
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_73,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_74,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_75,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_76,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_77,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_78,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_79,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_80,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_81,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_82,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_83,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_84,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_85,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_86,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_101,
      initial_frame => initial_frame,
      initial_frame_reg(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_185\,
      introut_reg => mm2s_prmry_resetn,
      ioc_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\,
      ioc_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_117,
      irqdelay_wren_i0 => \I_DMA_REGISTER/irqdelay_wren_i0\,
      irqthresh_wren_i0 => \I_DMA_REGISTER/irqthresh_wren_i0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(6 downto 3) => mm2s_axi2ip_wrce(23 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(25 downto 10) => mm2s_dmacr(31 downto 16),
      mm2s_dmacr(9 downto 6) => mm2s_dmacr(11 downto 8),
      mm2s_dmacr(5 downto 2) => mm2s_dmacr(6 downto 3),
      mm2s_dmacr(1 downto 0) => mm2s_dmacr(1 downto 0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      mm2s_packet_sof => mm2s_packet_sof,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      mm2s_tstvect_fsync => mm2s_tstvect_fsync,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs,
      \out\(31 downto 0) => mm2s_ip2axi_rddata(31 downto 0),
      p_0_in => p_0_in,
      prmry_resetn_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_81\,
      prmtr_update_complete => prmtr_update_complete,
      prmtr_updt_complete_i_reg => AXI_LITE_REG_INTERFACE_I_n_116,
      \ptr_ref_i_reg[3]_0\(3) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_174\,
      \ptr_ref_i_reg[3]_0\(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_175\,
      \ptr_ref_i_reg[3]_0\(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_176\,
      \ptr_ref_i_reg[3]_0\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_177\,
      \ptr_ref_i_reg[4]_0\(4 downto 0) => mm2s_ip2axi_frame_ptr_ref(4 downto 0),
      \reg_module_hsize_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0),
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_reg => I_RST_MODULE_n_21,
      run_stop_d1 => \GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1\,
      soft_reset_d1 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\,
      stop_i => stop_i
    );
\GEN_SPRT_FOR_MM2S.MM2S_SOF_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen
     port map (
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      \out\ => mm2s_axis_resetn,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\,
      s_valid0 => s_valid0,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\
    );
\GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc
     port map (
      SR(0) => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      in0(0) => mm2s_m_frame_ptr_out(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_dmac2cdc_fsync_out => mm2s_dmac2cdc_fsync_out,
      mm2s_frame_ptr_in(5 downto 0) => mm2s_frame_ptr_in(5 downto 0),
      mm2s_frame_ptr_out(5 downto 0) => mm2s_frame_ptr_out(5 downto 0),
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_packet_sof => mm2s_packet_sof,
      p_0_in => p_0_in,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AXI_DMA_INTRPT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt
     port map (
      D(1 downto 0) => p_2_in(1 downto 0),
      E(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_184\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_0\ => I_AXI_DMA_INTRPT_n_19,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_1\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_81\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]_0\ => I_AXI_DMA_INTRPT_n_20,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_80\,
      Q(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(13) => mm2s_dmacr(31),
      mm2s_dmacr(12 downto 1) => mm2s_dmacr(29 downto 18),
      mm2s_dmacr(0) => mm2s_dmacr(4),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_packet_sof => mm2s_packet_sof,
      mm2s_valid_frame_sync_cmb => mm2s_valid_frame_sync_cmb,
      \out\ => mm2s_prmry_resetn,
      p_0_in => p_0_in
    );
I_PRMRY_DATAMOVER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_33\,
      Q(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      decerr_i => \I_CMDSTS/decerr_i\,
      din(36) => dm2linebuf_mm2s_tlast,
      din(35 downto 32) => dm2linebuf_mm2s_tkeep(3 downto 0),
      din(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      empty => I_PRMRY_DATAMOVER_n_0,
      fifo_wren => fifo_wren,
      \in\(48 downto 17) => s_axis_mm2s_cmd_tdata(63 downto 32),
      \in\(16) => s_axis_mm2s_cmd_tdata(23),
      \in\(15 downto 0) => s_axis_mm2s_cmd_tdata(15 downto 0),
      interr_i => \I_CMDSTS/interr_i\,
      lsig_cmd_loaded => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(2 downto 0) => \^m_axi_mm2s_arlen\(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => \^m_axi_mm2s_arsize\(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => mm2s_dm_prmry_resetn,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_halt_cmplt_reg => I_PRMRY_DATAMOVER_n_48,
      sig_inhibit_rdy_n_reg(0) => I_PRMRY_DATAMOVER_n_6,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_20,
      slverr_i => \I_CMDSTS/slverr_i\
    );
I_RST_MODULE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module
     port map (
      D(0) => mm2s_axi2ip_wrdata(2),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => mm2s_axis_resetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\(0) => vsize_counter0,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\(0) => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => mm2s_cmdsts_idle,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => mm2s_dm_prmry_resetn,
      SR(0) => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\,
      axi_resetn => axi_resetn,
      dma_err => dma_err,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_8,
      empty => I_PRMRY_DATAMOVER_n_0,
      err_i_reg(0) => \I_SM/cmnds_queued0\,
      fifo_wren => fifo_wren,
      full => fifo_full_i,
      halt_i0 => \GEN_RESET_FOR_MM2S.RESET_I/halt_i0\,
      halt_i_reg => I_RST_MODULE_n_20,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halt_reset_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\,
      lsig_cmd_loaded => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/lsig_cmd_loaded\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tready_0 => I_RST_MODULE_n_19,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt => mm2s_halt,
      mm2s_halt_reg => mm2s_halt_reg,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      \out\ => mm2s_prmry_resetn,
      p_0_in => p_0_in,
      prmry_in => s_axi_lite_resetn,
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_resetn_i_reg => I_RST_MODULE_n_12,
      prmry_resetn_i_reg_0 => I_RST_MODULE_n_15,
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_reg => I_RST_MODULE_n_21,
      run_stop_d1 => \GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sof_reset => sof_reset,
      soft_reset_d1 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_axi_vdma_0_2,axi_vdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_vdma,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_vdma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_mm2s_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_mm2s_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_mm2s_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_U0_m_axi_mm2s_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_s2mm_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_s2mm_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_s2mm_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s2mm_frame_ptr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of U0 : label is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of U0 : label is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of U0 : label is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of U0 : label is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of U0 : label is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of U0 : label is 3;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of U0 : label is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of U0 : label is 2048;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of U0 : label is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 24;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of U0 : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of U0 : label is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of U0 : label is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of U0 : label is 2048;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of U0 : label is 32;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of U0 : label is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of U0 : label is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of U0 : label is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of U0 : label is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of U0 : label is 2;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute ip_group : string;
  attribute ip_group of U0 : label is "LOGICORE";
  attribute iptype : string;
  attribute iptype of U0 : label is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of U0 : label is "TRUE";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK";
  attribute x_interface_parameter of m_axi_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY";
  attribute x_interface_info of m_axi_mm2s_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID";
  attribute x_interface_info of m_axi_mm2s_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST";
  attribute x_interface_info of m_axi_mm2s_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY";
  attribute x_interface_info of m_axi_mm2s_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID";
  attribute x_interface_info of m_axis_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK";
  attribute x_interface_parameter of m_axis_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, INSERT_VIP 0";
  attribute x_interface_info of m_axis_mm2s_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST";
  attribute x_interface_info of m_axis_mm2s_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY";
  attribute x_interface_info of m_axis_mm2s_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID";
  attribute x_interface_info of mm2s_introut : signal is "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT";
  attribute x_interface_parameter of mm2s_introut : signal is "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of m_axi_mm2s_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR";
  attribute x_interface_parameter of m_axi_mm2s_araddr : signal is "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 8, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST";
  attribute x_interface_info of m_axi_mm2s_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE";
  attribute x_interface_info of m_axi_mm2s_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN";
  attribute x_interface_info of m_axi_mm2s_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT";
  attribute x_interface_info of m_axi_mm2s_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE";
  attribute x_interface_info of m_axi_mm2s_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA";
  attribute x_interface_info of m_axi_mm2s_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP";
  attribute x_interface_info of m_axis_mm2s_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA";
  attribute x_interface_parameter of m_axis_mm2s_tdata : signal is "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of m_axis_mm2s_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP";
  attribute x_interface_info of m_axis_mm2s_tuser : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER";
  attribute x_interface_info of mm2s_frame_ptr_in : signal is "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_IN_0 FRAME_PTR";
  attribute x_interface_info of mm2s_frame_ptr_out : signal is "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
begin
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2 downto 0) <= \^m_axi_mm2s_arlen\(2 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1 downto 0) <= \^m_axi_mm2s_arsize\(1 downto 0);
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma
     port map (
      axi_resetn => axi_resetn,
      axi_vdma_tstvec(63 downto 0) => NLW_U0_axi_vdma_tstvec_UNCONNECTED(63 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1) => NLW_U0_m_axi_mm2s_arburst_UNCONNECTED(1),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arcache(3 downto 0) => NLW_U0_m_axi_mm2s_arcache_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arlen(7 downto 3) => NLW_U0_m_axi_mm2s_arlen_UNCONNECTED(7 downto 3),
      m_axi_mm2s_arlen(2 downto 0) => \^m_axi_mm2s_arlen\(2 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => NLW_U0_m_axi_mm2s_arprot_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2) => NLW_U0_m_axi_mm2s_arsize_UNCONNECTED(2),
      m_axi_mm2s_arsize(1 downto 0) => \^m_axi_mm2s_arsize\(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => '0',
      m_axi_s2mm_awaddr(31 downto 0) => NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => NLW_U0_m_axi_s2mm_awburst_UNCONNECTED(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => NLW_U0_m_axi_s2mm_awcache_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => NLW_U0_m_axi_s2mm_awlen_UNCONNECTED(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => NLW_U0_m_axi_s2mm_awprot_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awready => '0',
      m_axi_s2mm_awsize(2 downto 0) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awvalid => NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED,
      m_axi_s2mm_bready => NLW_U0_m_axi_s2mm_bready_UNCONNECTED,
      m_axi_s2mm_bresp(1 downto 0) => B"00",
      m_axi_s2mm_bvalid => '0',
      m_axi_s2mm_wdata(63 downto 0) => NLW_U0_m_axi_s2mm_wdata_UNCONNECTED(63 downto 0),
      m_axi_s2mm_wlast => NLW_U0_m_axi_s2mm_wlast_UNCONNECTED,
      m_axi_s2mm_wready => '0',
      m_axi_s2mm_wstrb(7 downto 0) => NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED(7 downto 0),
      m_axi_s2mm_wvalid => NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(23 downto 0) => m_axis_mm2s_tdata(23 downto 0),
      m_axis_mm2s_tkeep(2 downto 0) => m_axis_mm2s_tkeep(2 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_buffer_almost_empty => NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED,
      mm2s_buffer_empty => NLW_U0_mm2s_buffer_empty_UNCONNECTED,
      mm2s_frame_ptr_in(5 downto 0) => mm2s_frame_ptr_in(5 downto 0),
      mm2s_frame_ptr_out(5 downto 0) => mm2s_frame_ptr_out(5 downto 0),
      mm2s_fsync => '0',
      mm2s_fsync_out => NLW_U0_mm2s_fsync_out_UNCONNECTED,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      mm2s_prmtr_update => NLW_U0_mm2s_prmtr_update_UNCONNECTED,
      s2mm_buffer_almost_full => NLW_U0_s2mm_buffer_almost_full_UNCONNECTED,
      s2mm_buffer_full => NLW_U0_s2mm_buffer_full_UNCONNECTED,
      s2mm_frame_ptr_in(5 downto 0) => B"000000",
      s2mm_frame_ptr_out(5 downto 0) => NLW_U0_s2mm_frame_ptr_out_UNCONNECTED(5 downto 0),
      s2mm_fsync => '0',
      s2mm_fsync_out => NLW_U0_s2mm_fsync_out_UNCONNECTED,
      s2mm_introut => NLW_U0_s2mm_introut_UNCONNECTED,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmtr_update => NLW_U0_s2mm_prmtr_update_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(8) => '0',
      s_axi_lite_araddr(7 downto 2) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_araddr(1 downto 0) => B"00",
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(8) => '0',
      s_axi_lite_awaddr(7 downto 2) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awaddr(1 downto 0) => B"00",
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => NLW_U0_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => NLW_U0_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_aclk => '0',
      s_axis_s2mm_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_tkeep(3 downto 0) => B"1111",
      s_axis_s2mm_tlast => '0',
      s_axis_s2mm_tready => NLW_U0_s_axis_s2mm_tready_UNCONNECTED,
      s_axis_s2mm_tuser(0) => '0',
      s_axis_s2mm_tvalid => '0'
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
