*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Sun Jan 02 15:54:19 EET 2022
         ppid/pid : 9579/9589
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1160.45.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2
         logfile  : /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/oasys.log.00
         tmpdir   : /tmp/oasys.9579/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> delete_design
> remove_upf
error: upf is not enabled

    while executing
"reset_upf"
    (file "scripts/run.tcl" line 2)
    invoked from within
"tcl_source scripts/run.tcl"
> source scripts/run.tcl
> source scripts/0_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     1|       0|Failed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NangateOpenCellLibrary_typical.lib
reading /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NangateOpenCellLibrary.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_ptf /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NCSU_FreePDK_45nm.ptf
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    extracting RC values from PTF file /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature 25.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Ã…       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module.85.upf
> source /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_vhdl {/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd}
> set_max_route_layer 5
Top-most available layer for routing set to metal5
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module home_automation_system
starting synthesize at 00:00:02(cpu)/0:01:31(wall) 71MB(vsz)/321MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'home_automation_system' (depth 1) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd:5))  [VHDL-600]
info:    synthesizing module 'priority_encoder' (depth 2) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:4))  [VHDL-600]
warning: signal 'temperature' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:15)[7])  [VHDL-758]
info:    module 'priority_encoder' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'A_reg' ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:19)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:21)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:23)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:25)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:27)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:29)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:31)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementat... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:37)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:39)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:41)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:43)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:45)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:47)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:49)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/pri... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:55)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:57)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:59)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:61)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:63)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:65)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:67)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/pri... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:73)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:75)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:77)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:79)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:81)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:83)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:85)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/pri... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:91)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:93)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:95)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:97)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:99)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:101)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:103)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/p... (message truncated)
)  [VLOG-566]
info:    done synthesizing module 'priority_encoder' (depth 2) (1#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:4))  [VHDL-601]
info:    synthesizing module 'counter' (depth 2) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd:5))  [VHDL-600]
info:    module 'counter' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'counter' (depth 2) (2#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd:5))  [VHDL-601]
info:    synthesizing module 'decoder' (depth 2) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd:4))  [VHDL-600]
info:    module 'decoder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'decoder' (depth 2) (3#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd:4))  [VHDL-601]
info:    module 'home_automation_system' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'home_automation_system' (depth 1) (4#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd:5))  [VHDL-601]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:03(cpu)/0:01:32(wall) 96MB(vsz)/369MB(peak)
> write_design /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/odb/2_synthesized.odb
info:    design 'home_automation_system' has no physical info  [WRITE-120]
warning: WrSdc.. design 'home_automation_system' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : module
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     1.0
> 
> set clock_period 1
> 
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_false_path   -from [ get_ports reset ]
# set_false_path -from reset
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.1 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> set_max_area 0.0
info:    'set_max_area' command ignored 1 time(s)  [SDC-145]
> set_max_capacitance 0.0
error:   incorrect set of required parameters for "set_max_capacitance" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:36)
---------------------------------------------------------------------
Usage:
  set_max_capacitance
    <capacitance_value>
    <object_list>
    [-comment <String>]
---------------------------------------------------------------------
error:   error:   while parsing command "set_max_capacitance" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:36)
> set_max_delay 0.0 
> set_max_dynamic_power 0.0
info:    'set_max_dynamic_power' command ignored 1 time(s)  [SDC-165]
> set_max_leakage_power 0.0
info:    'set_max_leakage_power' command ignored 1 time(s)  [SDC-166]
> set_max_time_borrow 0.0
error:   incorrect set of required parameters for "set_max_time_borrow" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:40)
---------------------------------------------------------------------
Usage:
  set_max_time_borrow
    <delay_value>
    <object_list>
    [-comment <String>]
---------------------------------------------------------------------
error:   error:   while parsing command "set_max_time_borrow" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:40)
> set_max_transition 0.0
error:   incorrect set of required parameters for "set_max_transition" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:41)
---------------------------------------------------------------------
Usage:
  set_max_transition
    <transition_value>
    [-clock_path]
    [-data_path]
    [-fall]
    [-rise]
    <object_list>
    [-comment <String>]
---------------------------------------------------------------------
error:   error:   while parsing command "set_max_transition" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:41)
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+----------------------+-----------+------------
                        |                      |Area (squm)|Leakage (uW)
------------------------+----------------------+-----------+------------
Design Name             |home_automation_system|           |            
  Total Instances       |                    78|         95|       2.078
    Macros              |                     0|          0|       0.000
    Pads                |                     0|          0|       0.000
    Phys                |                     0|          0|       0.000
    Blackboxes          |                     0|          0|       0.000
    Cells               |                    78|         95|       2.078
      Buffers           |                     0|          0|       0.000
      Inverters         |                    16|          9|       0.230
      Clock-Gates       |                     1|          4|       0.059
      Combinational     |                    55|         61|       1.430
      Latches           |                     3|          8|       0.123
      FlipFlops         |                     3|         14|       0.237
       Single-Bit FF    |                     3|         14|       0.237
       Multi-Bit FF     |                     0|          0|       0.000
       Clock-Gated      |                     3|           |            
       Bits             |                     3|         14|       0.237
         Load-Enabled   |                     0|           |            
         Clock-Gated    |                     3|           |            
  Tristate Pin Count    |                     0|           |            
Physical Info           |Unplaced              |           |            
  Chip Size (mm x mm)   |                      |          0|            
  Fixed Cell Area       |                      |          0|            
    Phys Only           |                     0|          0|            
  Placeable Area        |                      |          0|            
  Movable Cell Area     |                      |         95|            
  Utilization (%)       |                      |           |            
  Chip Utilization (%)  |                      |           |            
  Total Wire Length (mm)|                 0.000|           |            
  Longest Wire (mm)     |                      |           |            
  Average Wire (mm)     |                      |           |            
------------------------+----------------------+-----------+------------
> all_inputs
> group_path -name I2R -from { display[2] display[1] display[0] clk reset SFD SRD SFA SW ST temperature[5] temperature[4] temperature[3] temperature[2] temperature[1] temperature[0] }
# group_path -from {display[2]} {display[1]} {display[0]} clk reset SFD SRD SFA SW ST {temperature[5]} {temperature[4]} {temperature[3]} {temperature[2]} {temperature[1]} {temperature[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { display[2] display[1] display[0] clk reset SFD SRD SFA SW ST temperature[5] temperature[4] temperature[3] temperature[2] temperature[1] temperature[0] } -to { front_door rear_door alarm_buzzer window_buzzer heater cooler display[2] display[1] display[0] }
# group_path -from {display[2]} {display[1]} {display[0]} clk reset SFD SRD SFA SW ST {temperature[5]} {temperature[4]} {temperature[3]} {temperature[2]} {temperature[1]} {temperature[0]} -to front_door rear_door alarm_buzzer window_buzzer heater cooler {display[2]} {display[1]} {display[0]}
> all_outputs
> group_path -name R2O -to { front_door rear_door alarm_buzzer window_buzzer heater cooler display[2] display[1] display[0] }
# group_path -to front_door rear_door alarm_buzzer window_buzzer heater cooler {display[2]} {display[1]} {display[0]}
> optimize -virtual
starting optimize at 00:00:03(cpu)/0:01:33(wall) 97MB(vsz)/369MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=9857:  /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 95.2squm (#1, 0 secs)
info: optimized 'home_automation_system__genmod__1' area changed -9.8squm (x1), total 85.4squm (#2)
info: optimized 'counter__genmod__0' area changed -0.3squm (x1), total 85.1squm (#3)
info: optimized '<TOP>' area changed 0.0squm (x1), total 85.1squm (#4, 0 secs)
done optimizing area at 00:00:04(cpu)/0:01:34(wall) 99MB(vsz)/379MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'home_automation_system' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 85.1squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: activated path group I2R @ -36.1ps
info: activated path group I2O @ 109.9ps
info: suspended path group R2O @ <ill>ps
info: (0) optimizing 'counter/i_0/p_0[0]' (path group I2R) @ -36.1ps(1/2) (0 secs)
info: finished path group I2R @ 75.5ps
info: finished path group I2O @ 109.8ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: reactivated path group I2R @ 75.5ps
info: reactivated path group I2O @ 109.8ps
info: finished path group I2R @ 75.5ps
info: finished path group I2O @ 109.8ps
info: finished path group default @ <unc>ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module home_automation_system
info: optimized 'home_automation_system__genmod__1' area recovered 0.0 squm (x1), total 0.0 squm (1#2), 0.00 secs
info: optimized 'counter__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (2#2), 0.00 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 75.5ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:04(cpu)/0:01:35(wall) 101MB(vsz)/379MB(peak)
finished optimize at 00:00:04(cpu)/0:01:35(wall) 101MB(vsz)/379MB(peak)
> write_design /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: display[2]
    (Clocked by rtDefaultClock R)
Endpoint: front_door
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 900.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 100.0)
Data arrival time: 790.2
Slack: 109.8
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
display[2]               {set_input_delay}        f    700.0    700.0    700.0                        1.0     33.6      7                                   
output_decoder/i_0_5/A3->ZN
                         NOR3_X4                 fr    790.2     90.2     90.2      0.0    100.0      1.0     11.0      1              /PD_TOP        (1.10)
front_door                                        r    790.2      0.0               0.0     39.6                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: SFD
    (Clocked by rtDefaultClock R)
Endpoint: counter/Q_reg[0]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 960.8
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.2)
Data arrival time: 885.3
Slack: 75.5
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
SFD                      {set_input_delay}        f    700.0    700.0    700.0                        1.6     35.8      3                                   
i_0_0_3/A->ZN            INV_X8                  fr    729.9     29.9     29.9      0.0    100.0      0.6      5.1      1              /PD_TOP        (1.10)
i_0_0_2/A3->ZN           NAND3_X4                rf    766.5     36.6     36.6      0.0      5.5      0.6     26.1      1              /PD_TOP        (1.10)
i_0_0_1/A->ZN            INV_X8                  fr    781.5     15.0     15.0      0.0     24.6      0.6      4.4      1              /PD_TOP        (1.10)
i_0_0_0/A1->ZN           NAND2_X4                rf    794.1     12.6     12.6      0.0      5.3      1.5      7.4      2              /PD_TOP        (1.10)
counter/i_0_1_1/A1->ZN   OR2_X4*                 ff    853.4     59.3     59.3      0.0      8.2      2.4     39.6      4              /PD_TOP        (1.10)
counter/i_0_0_9/A2->ZN   NAND2_X4                fr    873.5     20.1     20.1      0.0     15.3      0.6      4.5      1              /PD_TOP        (1.10)
counter/i_0_0_6/A2->ZN   NAND2_X2                rf    885.3     11.8     11.8      0.0      9.6      0.7      1.8      1              /PD_TOP        (1.10)
counter/Q_reg[0]/D       DFF_X1                   f    885.3      0.0               0.0      6.0                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: display[2]
    (Clocked by rtDefaultClock R)
Endpoint: front_door
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 900.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 100.0)
Data arrival time: 790.2
Slack: 109.8
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
display[2]               {set_input_delay}        f    700.0    700.0    700.0                        1.0     33.6      7                                   
output_decoder/i_0_5/A3->ZN
                         NOR3_X4                 fr    790.2     90.2     90.2      0.0    100.0      1.0     11.0      1              /PD_TOP        (1.10)
front_door                                        r    790.2      0.0               0.0     39.6                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<unc>    
2    |I2R    | 1.000|      0.0|     75.5
3    |I2O    | 1.000|      0.0|    109.8
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right {72.525000 } -bottom 42.525000000000006 -top {72.525000 }
info:    create placement blockage 'blk_top' (0.000000 42.525000) (72.525000 72.525000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right {72.525000 } -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (72.525000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top {72.525000 }
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 72.525000)  [FP-103]
> create_blockage -name blk_right -type macro -left 42.525000000000006 -right {72.525000 } -bottom 0 -top {72.525000 }
info:    create placement blockage 'blk_right' (42.525000 0.000000) (72.525000 72.525000)  [FP-103]
> optimize -place
starting optimize at 00:00:04(cpu)/0:01:35(wall) 102MB(vsz)/379MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 75.59% average utilization: 18.90%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                28.00
Average Wire      =                 1.08
Longest Wire      =                 5.60
Shortest Wire     =                 0.00
WNS               = 75.6ps
info:	placing 22 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 75.59% average utilization: 18.90%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =               810.41
Average Wire      =                31.17
Longest Wire      =                40.50
Shortest Wire     =                 5.60
WNS               = 75.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 75.2ps
done optimize placement at 00:00:05(cpu)/0:01:37(wall) 290MB(vsz)/605MB(peak)
finished optimize at 00:00:05(cpu)/0:01:37(wall) 290MB(vsz)/605MB(peak)
> write_design /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/power.rpt

    while executing
"report_power            > ${rpt_dir}/power.rpt"
    (file "scripts/3_export_design.tcl" line 28)
    invoked from within
"tcl_source scripts/3_export_design.tcl"

    while executing
"report_power            > ${rpt_dir}/power.rpt"
    (file "scripts/3_export_design.tcl" line 28)
    invoked from within
"tcl_source scripts/3_export_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} scripts/3_export_design.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source scripts/3_export_design.tcl"
    (file "scripts/run.tcl" line 7)
    invoked from within
"tcl_source scripts/run.tcl"
> source scripts/run.tcl
> delete_design
> remove_upf
> source scripts/0_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     0|       0|Passed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NangateOpenCellLibrary_typical.lib
> read_lef /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NangateOpenCellLibrary.macro.lef
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> read_ptf /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NCSU_FreePDK_45nm.ptf
-------> Message [LEF-105] suppressed 124 times
info:    extracting RC values from PTF file /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature 25.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Ã…       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module.85.upf
> source /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_vhdl {/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd}
> set_max_route_layer 5
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module home_automation_system
starting synthesize at 00:06:44(cpu)/0:12:20(wall) 291MB(vsz)/605MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'home_automation_system' (depth 1) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd:5))  [VHDL-600]
info:    synthesizing module 'priority_encoder' (depth 2) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:4))  [VHDL-600]
warning: signal 'temperature' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:15)[7])  [VHDL-758]
info:    module 'priority_encoder' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'A_reg' ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:19)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:21)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:23)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:25)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:27)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:29)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:31)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementat... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:37)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:39)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:41)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:43)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:45)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:47)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:49)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/pri... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:55)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:57)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:59)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:61)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:63)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:65)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:67)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/pri... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:73)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:75)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:77)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:79)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:81)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:83)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:85)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/pri... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:91)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:93)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:95)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:97)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:99)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:101)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:103)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/p... (message truncated)
)  [VLOG-566]
info:    done synthesizing module 'priority_encoder' (depth 2) (1#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:4))  [VHDL-601]
info:    synthesizing module 'counter' (depth 2) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd:5))  [VHDL-600]
info:    module 'counter' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'counter' (depth 2) (2#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd:5))  [VHDL-601]
info:    synthesizing module 'decoder' (depth 2) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd:4))  [VHDL-600]
info:    module 'decoder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'decoder' (depth 2) (3#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd:4))  [VHDL-601]
info:    module 'home_automation_system' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'home_automation_system' (depth 1) (4#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd:5))  [VHDL-601]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:06:44(cpu)/0:12:21(wall) 311MB(vsz)/605MB(peak)
> write_design /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/odb/2_synthesized.odb
info:    design 'home_automation_system' has no physical info  [WRITE-120]
warning: WrSdc.. design 'home_automation_system' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : module
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     1.0
> 
> set clock_period 1.5
> 
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_false_path   -from [ get_ports reset ]
# set_false_path -from reset
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> set_max_area 0.0
info:    'set_max_area' command ignored 1 time(s)  [SDC-145]
> set_max_capacitance 0.0
error:   incorrect set of required parameters for "set_max_capacitance" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:36)
---------------------------------------------------------------------
Usage:
  set_max_capacitance
    <capacitance_value>
    <object_list>
    [-comment <String>]
---------------------------------------------------------------------
error:   error:   while parsing command "set_max_capacitance" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:36)
> set_max_delay 0.0 
> set_max_dynamic_power 0.0
info:    'set_max_dynamic_power' command ignored 1 time(s)  [SDC-165]
> set_max_leakage_power 0.0
info:    'set_max_leakage_power' command ignored 1 time(s)  [SDC-166]
> set_max_time_borrow 0.0
error:   incorrect set of required parameters for "set_max_time_borrow" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:40)
---------------------------------------------------------------------
Usage:
  set_max_time_borrow
    <delay_value>
    <object_list>
    [-comment <String>]
---------------------------------------------------------------------
error:   error:   while parsing command "set_max_time_borrow" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:40)
> set_max_transition 0.0
error:   incorrect set of required parameters for "set_max_transition" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:41)
---------------------------------------------------------------------
Usage:
  set_max_transition
    <transition_value>
    [-clock_path]
    [-data_path]
    [-fall]
    [-rise]
    <object_list>
    [-comment <String>]
---------------------------------------------------------------------
error:   error:   while parsing command "set_max_transition" (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc:41)
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+----------------------+-----------+------------
                        |                      |Area (squm)|Leakage (uW)
------------------------+----------------------+-----------+------------
Design Name             |home_automation_system|           |            
  Total Instances       |                    78|         95|       2.078
    Macros              |                     0|          0|       0.000
    Pads                |                     0|          0|       0.000
    Phys                |                     0|          0|       0.000
    Blackboxes          |                     0|          0|       0.000
    Cells               |                    78|         95|       2.078
      Buffers           |                     0|          0|       0.000
      Inverters         |                    16|          9|       0.230
      Clock-Gates       |                     1|          4|       0.059
      Combinational     |                    55|         61|       1.430
      Latches           |                     3|          8|       0.123
      FlipFlops         |                     3|         14|       0.237
       Single-Bit FF    |                     3|         14|       0.237
       Multi-Bit FF     |                     0|          0|       0.000
       Clock-Gated      |                     3|           |            
       Bits             |                     3|         14|       0.237
         Load-Enabled   |                     0|           |            
         Clock-Gated    |                     3|           |            
  Tristate Pin Count    |                     0|           |            
Physical Info           |Unplaced              |           |            
  Chip Size (mm x mm)   |                      |          0|            
  Fixed Cell Area       |                      |          0|            
    Phys Only           |                     0|          0|            
  Placeable Area        |                      |          0|            
  Movable Cell Area     |                      |         95|            
  Utilization (%)       |                      |           |            
  Chip Utilization (%)  |                      |           |            
  Total Wire Length (mm)|                 0.000|           |            
  Longest Wire (mm)     |                      |           |            
  Average Wire (mm)     |                      |           |            
------------------------+----------------------+-----------+------------
> all_inputs
> group_path -name I2R -from { display[2] display[1] display[0] clk reset SFD SRD SFA SW ST temperature[5] temperature[4] temperature[3] temperature[2] temperature[1] temperature[0] }
# group_path -from {display[2]} {display[1]} {display[0]} clk reset SFD SRD SFA SW ST {temperature[5]} {temperature[4]} {temperature[3]} {temperature[2]} {temperature[1]} {temperature[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { display[2] display[1] display[0] clk reset SFD SRD SFA SW ST temperature[5] temperature[4] temperature[3] temperature[2] temperature[1] temperature[0] } -to { front_door rear_door alarm_buzzer window_buzzer heater cooler display[2] display[1] display[0] }
# group_path -from {display[2]} {display[1]} {display[0]} clk reset SFD SRD SFA SW ST {temperature[5]} {temperature[4]} {temperature[3]} {temperature[2]} {temperature[1]} {temperature[0]} -to front_door rear_door alarm_buzzer window_buzzer heater cooler {display[2]} {display[1]} {display[0]}
> all_outputs
> group_path -name R2O -to { front_door rear_door alarm_buzzer window_buzzer heater cooler display[2] display[1] display[0] }
# group_path -to front_door rear_door alarm_buzzer window_buzzer heater cooler {display[2]} {display[1]} {display[0]}
> optimize -virtual
starting optimize at 00:06:44(cpu)/0:12:21(wall) 312MB(vsz)/605MB(peak)
Log file for child PID=10466:  /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 95.2squm (#1, 0 secs)
info: optimized 'home_automation_system__genmod__1' area changed -9.8squm (x1), total 85.4squm (#2)
info: optimized 'counter__genmod__0' area changed -0.3squm (x1), total 85.1squm (#3)
info: optimized '<TOP>' area changed 0.0squm (x1), total 85.1squm (#4, 0 secs)
done optimizing area at 00:06:45(cpu)/0:12:22(wall) 314MB(vsz)/605MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'home_automation_system' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 85.1squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: activated path group I2R @ 463.9ps
info: activated path group I2O @ -90.1ps
info: suspended path group R2O @ <ill>ps
info: (0) optimizing 'front_door' (path group I2O) @ -90.1ps(1/2) (0 secs)
info: (1) optimizing 'front_door' (path group I2O) @ -83.7ps(1/2) (0 secs)
info: (2) optimizing 'front_door' (path group I2O) @ -83.7ps(1/2) (1 secs)
info: trying repartition rtl-partition
One More Try ...
info: (3) optimizing 'front_door' (path group I2O) @ -83.7ps(1/2) (0 secs)
info: trying repartition rtl-partition
info: finished path group I2O @ -83.7ps
info: finished path group I2R @ 463.9ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: reactivated path group I2R @ 463.9ps
info: reactivated path group I2O @ -83.7ps
info: (4) optimizing 'front_door' (path group I2O) @ -83.7ps(1/2) (0 secs)
info: trying repartition rtl-partition
One More Try ...
info: (5) optimizing 'front_door' (path group I2O) @ -83.7ps(1/2) (0 secs)
info: trying repartition rtl-partition
info: finished path group I2O @ -83.7ps
info: finished path group I2R @ 463.9ps
info: finished path group default @ <unc>ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module home_automation_system
info: skipped 'home_automation_system__genmod__1' [1] (1#2)
info: optimized 'counter__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (2#2), 0.00 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: -83.7ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:06:46(cpu)/0:12:24(wall) 305MB(vsz)/605MB(peak)
finished optimize at 00:06:46(cpu)/0:12:24(wall) 305MB(vsz)/605MB(peak)
> write_design /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: display[2]
    (Clocked by rtDefaultClock R)
Endpoint: window_buzzer
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 700.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 782.8
Slack: -82.8
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
display[2]               {set_input_delay}        f    700.0    700.0    700.0                        1.0     82.0      7                                   
output_decoder/i_3_1/A3->ZN
                         NAND3_X4                fr    773.3     73.3     73.3      0.0    100.0      0.6     26.1      1              /PD_TOP        (1.10)
output_decoder/i_3_0/A->ZN
                         INV_X8                  rf    782.8      9.5      9.5      0.0     24.5      1.0     11.0      1              /PD_TOP        (1.10)
window_buzzer                                     f    782.8      0.0               0.0      4.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: SRD
    (Clocked by rtDefaultClock R)
Endpoint: counter/Q_reg[1]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1468.3
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 31.7)
Data arrival time: 1004.4
Slack: 463.9
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
SRD                      {set_input_delay}        f    700.0    700.0    700.0                        1.6     36.5      4                                   
i_0_0_0/A4->ZN           OR4_X4                  ff    828.2    128.2    128.2      0.0    100.0      0.7      2.9      1              /PD_TOP        (1.10)
i_0_0_1/A1->ZN           OR2_X4                  ff    873.3     45.1     45.1      0.0     15.3      1.5      7.4      2              /PD_TOP        (1.10)
counter/i_0_1_8/A1->ZN   NAND2_X4                fr    887.8     14.5     14.5      0.0      9.1      0.7      4.8      1              /PD_TOP        (1.10)
counter/i_0_1_7/A1->ZN   NOR3_X4                 rf    896.6      8.8      8.8      0.0      9.8      0.7      2.9      1              /PD_TOP        (1.10)
counter/i_0_1_6/A2->ZN   OR2_X4                  ff    946.6     50.0     50.0      0.0      6.3      1.8     14.4      3              /PD_TOP        (1.10)
counter/i_0_1_3/A2->ZN   NOR2_X2                 fr    971.9     25.3     25.3      0.0     11.0      0.7      2.0      1              /PD_TOP        (1.10)
counter/i_0_0_1/B->Z     MUX2_X2                 rr   1004.4     32.5     32.5      0.0     12.5      0.7      1.9      1              /PD_TOP        (1.10)
counter/Q_reg[1]/D       DFF_X1                   r   1004.4      0.0               0.0      9.4                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: display[1]
    (Clocked by rtDefaultClock R)
Endpoint: front_door
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 700.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 783.7
Slack: -83.7
Logic depth: 3
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
display[1]               {set_input_delay}        f    700.0    700.0    700.0                        1.0     81.8      7                                   
output_decoder/i_0_2/A->ZN
                         INV_X8                  fr    729.8     29.8     29.8      0.0    100.0      0.6      4.9      1              /PD_TOP        (1.10)
output_decoder/i_0_1/A2->ZN
                         NAND3_X4                rf    765.3     35.5     35.5      0.0      5.5      0.6     26.1      1              /PD_TOP        (1.10)
output_decoder/i_0_0/A->ZN
                         INV_X8                  fr    783.7     18.4     18.4      0.0     24.6      1.0     11.0      1              /PD_TOP        (1.10)
front_door                                        r    783.7      0.0               0.0      7.0                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<unc>    
2    |I2R    | 1.000|      0.0|    463.9
3    |I2O    | 1.000|      0.0|    -83.7
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right {72.220000 } -bottom 42.22 -top {72.220000 }
info:    create placement blockage 'blk_top' (0.000000 42.220000) (72.220000 72.220000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right {72.220000 } -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (72.220000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top {72.220000 }
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 72.220000)  [FP-103]
> create_blockage -name blk_right -type macro -left 42.22 -right {72.220000 } -bottom 0 -top {72.220000 }
info:    create placement blockage 'blk_right' (42.220000 0.000000) (72.220000 72.220000)  [FP-103]
> optimize -place
starting optimize at 00:06:46(cpu)/0:12:25(wall) 305MB(vsz)/605MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 71.45% average utilization: 17.86%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                28.00
Average Wire      =                 1.08
Longest Wire      =                 5.60
Shortest Wire     =                 0.00
WNS               = -83.7ps
info:	placing 22 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 71.45% average utilization: 17.86%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =               827.72
Average Wire      =                31.84
Longest Wire      =                39.98
Shortest Wire     =                 5.60
WNS               = -86.3ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ -86.3ps
done optimize placement at 00:06:47(cpu)/0:12:26(wall) 305MB(vsz)/631MB(peak)
finished optimize at 00:06:47(cpu)/0:12:26(wall) 305MB(vsz)/631MB(peak)
> write_design /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/power.rpt

    while executing
"report_power            > ${rpt_dir}/power.rpt"
    (file "scripts/3_export_design.tcl" line 28)
    invoked from within
"tcl_source scripts/3_export_design.tcl"

    while executing
"report_power            > ${rpt_dir}/power.rpt"
    (file "scripts/3_export_design.tcl" line 28)
    invoked from within
"tcl_source scripts/3_export_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} scripts/3_export_design.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source scripts/3_export_design.tcl"
    (file "scripts/run.tcl" line 7)
    invoked from within
"tcl_source scripts/run.tcl"
> source scripts/run.tcl
> delete_design
> remove_upf
> source scripts/0_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     0|       0|Passed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NangateOpenCellLibrary_typical.lib
> read_lef /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NangateOpenCellLibrary.macro.lef
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> read_ptf /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NCSU_FreePDK_45nm.ptf
-------> Message [LEF-105] suppressed 124 times
info:    extracting RC values from PTF file /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature 25.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Ã…       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module.85.upf
> source /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_vhdl {/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd}
> set_max_route_layer 5
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module home_automation_system
starting synthesize at 00:08:09(cpu)/0:14:05(wall) 293MB(vsz)/631MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'home_automation_system' (depth 1) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd:5))  [VHDL-600]
info:    synthesizing module 'priority_encoder' (depth 2) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:4))  [VHDL-600]
warning: signal 'temperature' is read in the process but is not in the sensitivity list ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:15)[7])  [VHDL-758]
info:    module 'priority_encoder' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'A_reg' ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:19)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:21)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:23)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:25)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:27)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:29)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:31)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementat... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:37)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:39)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:41)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:43)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:45)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:47)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:49)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/pri... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:55)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:57)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:59)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:61)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:63)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:65)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:67)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/pri... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:73)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:75)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:77)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:79)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:81)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:83)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:85)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/pri... (message truncated)
, (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:91)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:93)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:95)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:97)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:99)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:101)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:103)[28], (/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/p... (message truncated)
)  [VLOG-566]
info:    done synthesizing module 'priority_encoder' (depth 2) (1#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/priority_encoder.vhd:4))  [VHDL-601]
info:    synthesizing module 'counter' (depth 2) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd:5))  [VHDL-600]
info:    module 'counter' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'counter' (depth 2) (2#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/counter.vhd:5))  [VHDL-601]
info:    synthesizing module 'decoder' (depth 2) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd:4))  [VHDL-600]
info:    module 'decoder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'decoder' (depth 2) (3#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/decoder.vhd:4))  [VHDL-601]
info:    module 'home_automation_system' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'home_automation_system' (depth 1) (4#4) ((/home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/rtl/simulation/home_automation_system.vhd:5))  [VHDL-601]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:08:09(cpu)/0:14:06(wall) 321MB(vsz)/631MB(peak)
> write_design /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/odb/2_synthesized.odb
info:    design 'home_automation_system' has no physical info  [WRITE-120]
warning: WrSdc.. design 'home_automation_system' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/constraints/module_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : module
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     1.0
> 
> set clock_period 1.5
> 
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_false_path   -from [ get_ports reset ]
# set_false_path -from reset
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> # set_max_area 0.0
> # set_max_capacitance 0.0
> # set_max_delay 0.0 
> # set_max_dynamic_power 0.0
> # set_max_leakage_power 0.0
> # set_max_time_borrow 0.0
> # set_max_transition 0.0
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+----------------------+-----------+------------
                        |                      |Area (squm)|Leakage (uW)
------------------------+----------------------+-----------+------------
Design Name             |home_automation_system|           |            
  Total Instances       |                    78|         95|       2.078
    Macros              |                     0|          0|       0.000
    Pads                |                     0|          0|       0.000
    Phys                |                     0|          0|       0.000
    Blackboxes          |                     0|          0|       0.000
    Cells               |                    78|         95|       2.078
      Buffers           |                     0|          0|       0.000
      Inverters         |                    16|          9|       0.230
      Clock-Gates       |                     1|          4|       0.059
      Combinational     |                    55|         61|       1.430
      Latches           |                     3|          8|       0.123
      FlipFlops         |                     3|         14|       0.237
       Single-Bit FF    |                     3|         14|       0.237
       Multi-Bit FF     |                     0|          0|       0.000
       Clock-Gated      |                     3|           |            
       Bits             |                     3|         14|       0.237
         Load-Enabled   |                     0|           |            
         Clock-Gated    |                     3|           |            
  Tristate Pin Count    |                     0|           |            
Physical Info           |Unplaced              |           |            
  Chip Size (mm x mm)   |                      |          0|            
  Fixed Cell Area       |                      |          0|            
    Phys Only           |                     0|          0|            
  Placeable Area        |                      |          0|            
  Movable Cell Area     |                      |         95|            
  Utilization (%)       |                      |           |            
  Chip Utilization (%)  |                      |           |            
  Total Wire Length (mm)|                 0.000|           |            
  Longest Wire (mm)     |                      |           |            
  Average Wire (mm)     |                      |           |            
------------------------+----------------------+-----------+------------
> all_inputs
> group_path -name I2R -from { display[2] display[1] display[0] clk reset SFD SRD SFA SW ST temperature[5] temperature[4] temperature[3] temperature[2] temperature[1] temperature[0] }
# group_path -from {display[2]} {display[1]} {display[0]} clk reset SFD SRD SFA SW ST {temperature[5]} {temperature[4]} {temperature[3]} {temperature[2]} {temperature[1]} {temperature[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { display[2] display[1] display[0] clk reset SFD SRD SFA SW ST temperature[5] temperature[4] temperature[3] temperature[2] temperature[1] temperature[0] } -to { front_door rear_door alarm_buzzer window_buzzer heater cooler display[2] display[1] display[0] }
# group_path -from {display[2]} {display[1]} {display[0]} clk reset SFD SRD SFA SW ST {temperature[5]} {temperature[4]} {temperature[3]} {temperature[2]} {temperature[1]} {temperature[0]} -to front_door rear_door alarm_buzzer window_buzzer heater cooler {display[2]} {display[1]} {display[0]}
> all_outputs
> group_path -name R2O -to { front_door rear_door alarm_buzzer window_buzzer heater cooler display[2] display[1] display[0] }
# group_path -to front_door rear_door alarm_buzzer window_buzzer heater cooler {display[2]} {display[1]} {display[0]}
> optimize -virtual
starting optimize at 00:08:09(cpu)/0:14:06(wall) 321MB(vsz)/631MB(peak)
Log file for child PID=10803:  /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 95.2squm (#1, 0 secs)
info: optimized 'home_automation_system__genmod__1' area changed -9.8squm (x1), total 85.4squm (#2)
info: optimized 'counter__genmod__0' area changed -0.3squm (x1), total 85.1squm (#3)
info: optimized '<TOP>' area changed 0.0squm (x1), total 85.1squm (#4, 0 secs)
done optimizing area at 00:08:10(cpu)/0:14:07(wall) 313MB(vsz)/631MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'home_automation_system' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 85.1squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: activated path group I2R @ 463.9ps
info: activated path group I2O @ -90.1ps
info: suspended path group R2O @ <ill>ps
info: (0) optimizing 'front_door' (path group I2O) @ -90.1ps(1/2) (0 secs)
info: (1) optimizing 'front_door' (path group I2O) @ -83.7ps(1/2) (1 secs)
info: (2) optimizing 'front_door' (path group I2O) @ -83.7ps(1/2) (0 secs)
info: trying repartition rtl-partition
One More Try ...
info: (3) optimizing 'front_door' (path group I2O) @ -83.7ps(1/2) (0 secs)
info: trying repartition rtl-partition
info: finished path group I2O @ -83.7ps
info: finished path group I2R @ 463.9ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: reactivated path group I2R @ 463.9ps
info: reactivated path group I2O @ -83.7ps
info: (4) optimizing 'front_door' (path group I2O) @ -83.7ps(1/2) (0 secs)
info: trying repartition rtl-partition
One More Try ...
info: (5) optimizing 'front_door' (path group I2O) @ -83.7ps(1/2) (0 secs)
info: trying repartition rtl-partition
info: finished path group I2O @ -83.7ps
info: finished path group I2R @ 463.9ps
info: finished path group default @ <unc>ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module home_automation_system
info: skipped 'home_automation_system__genmod__1' [1] (1#2)
info: optimized 'counter__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (2#2), 0.00 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: -83.7ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:08:11(cpu)/0:14:09(wall) 314MB(vsz)/631MB(peak)
finished optimize at 00:08:11(cpu)/0:14:09(wall) 314MB(vsz)/631MB(peak)
> write_design /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: display[2]
    (Clocked by rtDefaultClock R)
Endpoint: window_buzzer
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 700.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 782.8
Slack: -82.8
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
display[2]               {set_input_delay}        f    700.0    700.0    700.0                        1.0     82.0      7                                   
output_decoder/i_3_1/A3->ZN
                         NAND3_X4                fr    773.3     73.3     73.3      0.0    100.0      0.6     26.1      1              /PD_TOP        (1.10)
output_decoder/i_3_0/A->ZN
                         INV_X8                  rf    782.8      9.5      9.5      0.0     24.5      1.0     11.0      1              /PD_TOP        (1.10)
window_buzzer                                     f    782.8      0.0               0.0      4.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: SRD
    (Clocked by rtDefaultClock R)
Endpoint: counter/Q_reg[1]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1468.3
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 31.7)
Data arrival time: 1004.4
Slack: 463.9
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
SRD                      {set_input_delay}        f    700.0    700.0    700.0                        1.6     36.5      4                                   
i_0_0_0/A4->ZN           OR4_X4                  ff    828.2    128.2    128.2      0.0    100.0      0.7      2.9      1              /PD_TOP        (1.10)
i_0_0_1/A1->ZN           OR2_X4                  ff    873.3     45.1     45.1      0.0     15.3      1.5      7.4      2              /PD_TOP        (1.10)
counter/i_0_1_8/A1->ZN   NAND2_X4                fr    887.8     14.5     14.5      0.0      9.1      0.7      4.8      1              /PD_TOP        (1.10)
counter/i_0_1_7/A1->ZN   NOR3_X4                 rf    896.6      8.8      8.8      0.0      9.8      0.7      2.9      1              /PD_TOP        (1.10)
counter/i_0_1_6/A2->ZN   OR2_X4                  ff    946.6     50.0     50.0      0.0      6.3      1.8     14.4      3              /PD_TOP        (1.10)
counter/i_0_1_3/A2->ZN   NOR2_X2                 fr    971.9     25.3     25.3      0.0     11.0      0.7      2.0      1              /PD_TOP        (1.10)
counter/i_0_0_1/B->Z     MUX2_X2                 rr   1004.4     32.5     32.5      0.0     12.5      0.7      1.9      1              /PD_TOP        (1.10)
counter/Q_reg[1]/D       DFF_X1                   r   1004.4      0.0               0.0      9.4                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: display[1]
    (Clocked by rtDefaultClock R)
Endpoint: front_door
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 700.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 783.7
Slack: -83.7
Logic depth: 3
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
display[1]               {set_input_delay}        f    700.0    700.0    700.0                        1.0     81.8      7                                   
output_decoder/i_0_2/A->ZN
                         INV_X8                  fr    729.8     29.8     29.8      0.0    100.0      0.6      4.9      1              /PD_TOP        (1.10)
output_decoder/i_0_1/A2->ZN
                         NAND3_X4                rf    765.3     35.5     35.5      0.0      5.5      0.6     26.1      1              /PD_TOP        (1.10)
output_decoder/i_0_0/A->ZN
                         INV_X8                  fr    783.7     18.4     18.4      0.0     24.6      1.0     11.0      1              /PD_TOP        (1.10)
front_door                                        r    783.7      0.0               0.0      7.0                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<unc>    
2    |I2R    | 1.000|      0.0|    463.9
3    |I2O    | 1.000|      0.0|    -83.7
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right {72.220000 } -bottom 42.22 -top {72.220000 }
info:    create placement blockage 'blk_top' (0.000000 42.220000) (72.220000 72.220000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right {72.220000 } -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (72.220000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top {72.220000 }
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 72.220000)  [FP-103]
> create_blockage -name blk_right -type macro -left 42.22 -right {72.220000 } -bottom 0 -top {72.220000 }
info:    create placement blockage 'blk_right' (42.220000 0.000000) (72.220000 72.220000)  [FP-103]
> optimize -place
starting optimize at 00:08:11(cpu)/0:14:09(wall) 314MB(vsz)/631MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -83 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 71.45% average utilization: 17.86%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                28.00
Average Wire      =                 1.08
Longest Wire      =                 5.60
Shortest Wire     =                 0.00
WNS               = -83.7ps
info:	placing 22 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 2, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 8 x 8 rows), maximum utilization: 71.45% average utilization: 17.86%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =               827.72
Average Wire      =                31.84
Longest Wire      =                39.98
Shortest Wire     =                 5.60
WNS               = -86.3ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ -86.3ps
done optimize placement at 00:08:12(cpu)/0:14:10(wall) 314MB(vsz)/641MB(peak)
finished optimize at 00:08:12(cpu)/0:14:10(wall) 314MB(vsz)/641MB(peak)
> write_design /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Project/VLSI-Project/System_Implementation_And_Synthesis/Design_2/output/rpt/power.rpt
