{"sha": "41a38208bc0acadf94bd5c6684065d6dc61d951a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDFhMzgyMDhiYzBhY2FkZjk0YmQ1YzY2ODQwNjVkNmRjNjFkOTUxYQ==", "commit": {"author": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2016-12-27T21:50:32Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2016-12-27T21:50:32Z"}, "message": "* ChangeLog: Update my last entry.\n\nFrom-SVN: r243946", "tree": {"sha": "bdb72637bccf0b67d02082d48671539349a99fa0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/bdb72637bccf0b67d02082d48671539349a99fa0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/41a38208bc0acadf94bd5c6684065d6dc61d951a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/41a38208bc0acadf94bd5c6684065d6dc61d951a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/41a38208bc0acadf94bd5c6684065d6dc61d951a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/41a38208bc0acadf94bd5c6684065d6dc61d951a/comments", "author": null, "committer": null, "parents": [{"sha": "1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1b5d6ccdcfa28302e03b1a69609d8aea1a50e43a"}], "stats": {"total": 2, "additions": 1, "deletions": 1}, "files": [{"sha": "b1346cbda4b3838024af8132fb42d0fc65da83d1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/41a38208bc0acadf94bd5c6684065d6dc61d951a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/41a38208bc0acadf94bd5c6684065d6dc61d951a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=41a38208bc0acadf94bd5c6684065d6dc61d951a", "patch": "@@ -1,7 +1,7 @@\n 2016-12-27  Uros Bizjak  <ubizjak@gmail.com>\n \n \t* config/i386/i386.c (ix86_secondary_reload): Require QImode\n-\tintermediate for mask register spill only for !TARGET_AVX512DQ.\n+\tintermediate for QImode mask register spill only for !TARGET_AVX512DQ.\n \tAlways use true_regnum to determine operand regno.\n \n 2016-12-27  Sandra Loosemore  <sandra@codesourcery.com>"}]}