
BaseProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d70  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08001ef8  08001ef8  00011ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002100  08002100  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08002100  08002100  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002100  08002100  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002100  08002100  00012100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002104  08002104  00012104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08002108  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  20000088  08002190  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08002190  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00004dac  00000000  00000000  000200fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001118  00000000  00000000  00024ea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000678  00000000  00000000  00025fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004b8  00000000  00000000  00026638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003a59  00000000  00000000  00026af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00005e92  00000000  00000000  0002a549  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005a9f9  00000000  00000000  000303db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000020d4  00000000  00000000  0008add4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0008cea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001ee0 	.word	0x08001ee0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	08001ee0 	.word	0x08001ee0

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80001d8:	b480      	push	{r7}
 80001da:	b08b      	sub	sp, #44	; 0x2c
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 80001e0:	2300      	movs	r3, #0
 80001e2:	623b      	str	r3, [r7, #32]
 80001e4:	2300      	movs	r3, #0
 80001e6:	61fb      	str	r3, [r7, #28]
 80001e8:	2300      	movs	r3, #0
 80001ea:	61bb      	str	r3, [r7, #24]
 80001ec:	2300      	movs	r3, #0
 80001ee:	617b      	str	r3, [r7, #20]
 80001f0:	2300      	movs	r3, #0
 80001f2:	613b      	str	r3, [r7, #16]
 80001f4:	2300      	movs	r3, #0
 80001f6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 80001f8:	2300      	movs	r3, #0
 80001fa:	60fb      	str	r3, [r7, #12]
 80001fc:	2300      	movs	r3, #0
 80001fe:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000200:	4b8b      	ldr	r3, [pc, #556]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000202:	685b      	ldr	r3, [r3, #4]
 8000204:	f003 030c 	and.w	r3, r3, #12
 8000208:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 800020a:	6a3b      	ldr	r3, [r7, #32]
 800020c:	2b08      	cmp	r3, #8
 800020e:	d011      	beq.n	8000234 <RCC_GetClocksFreq+0x5c>
 8000210:	6a3b      	ldr	r3, [r7, #32]
 8000212:	2b08      	cmp	r3, #8
 8000214:	d837      	bhi.n	8000286 <RCC_GetClocksFreq+0xae>
 8000216:	6a3b      	ldr	r3, [r7, #32]
 8000218:	2b00      	cmp	r3, #0
 800021a:	d003      	beq.n	8000224 <RCC_GetClocksFreq+0x4c>
 800021c:	6a3b      	ldr	r3, [r7, #32]
 800021e:	2b04      	cmp	r3, #4
 8000220:	d004      	beq.n	800022c <RCC_GetClocksFreq+0x54>
 8000222:	e030      	b.n	8000286 <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	4a83      	ldr	r2, [pc, #524]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 8000228:	601a      	str	r2, [r3, #0]
      break;
 800022a:	e030      	b.n	800028e <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	4a81      	ldr	r2, [pc, #516]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 8000230:	601a      	str	r2, [r3, #0]
      break;
 8000232:	e02c      	b.n	800028e <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000234:	4b7e      	ldr	r3, [pc, #504]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000236:	685b      	ldr	r3, [r3, #4]
 8000238:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800023c:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800023e:	4b7c      	ldr	r3, [pc, #496]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000240:	685b      	ldr	r3, [r3, #4]
 8000242:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000246:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8000248:	69fb      	ldr	r3, [r7, #28]
 800024a:	0c9b      	lsrs	r3, r3, #18
 800024c:	3302      	adds	r3, #2
 800024e:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8000250:	69bb      	ldr	r3, [r7, #24]
 8000252:	2b00      	cmp	r3, #0
 8000254:	d105      	bne.n	8000262 <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8000256:	69fb      	ldr	r3, [r7, #28]
 8000258:	4a77      	ldr	r2, [pc, #476]	; (8000438 <RCC_GetClocksFreq+0x260>)
 800025a:	fb02 f303 	mul.w	r3, r2, r3
 800025e:	627b      	str	r3, [r7, #36]	; 0x24
 8000260:	e00d      	b.n	800027e <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000262:	4b73      	ldr	r3, [pc, #460]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000266:	f003 030f 	and.w	r3, r3, #15
 800026a:	3301      	adds	r3, #1
 800026c:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 800026e:	4a71      	ldr	r2, [pc, #452]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 8000270:	697b      	ldr	r3, [r7, #20]
 8000272:	fbb2 f2f3 	udiv	r2, r2, r3
 8000276:	69fb      	ldr	r3, [r7, #28]
 8000278:	fb02 f303 	mul.w	r3, r2, r3
 800027c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000282:	601a      	str	r2, [r3, #0]
      break;
 8000284:	e003      	b.n	800028e <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	4a6a      	ldr	r2, [pc, #424]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 800028a:	601a      	str	r2, [r3, #0]
      break;
 800028c:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800028e:	4b68      	ldr	r3, [pc, #416]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000290:	685b      	ldr	r3, [r3, #4]
 8000292:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000296:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000298:	6a3b      	ldr	r3, [r7, #32]
 800029a:	091b      	lsrs	r3, r3, #4
 800029c:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 800029e:	4a67      	ldr	r2, [pc, #412]	; (800043c <RCC_GetClocksFreq+0x264>)
 80002a0:	6a3b      	ldr	r3, [r7, #32]
 80002a2:	4413      	add	r3, r2
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	b2db      	uxtb	r3, r3
 80002a8:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	681a      	ldr	r2, [r3, #0]
 80002ae:	68bb      	ldr	r3, [r7, #8]
 80002b0:	40da      	lsrs	r2, r3
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80002b6:	4b5e      	ldr	r3, [pc, #376]	; (8000430 <RCC_GetClocksFreq+0x258>)
 80002b8:	685b      	ldr	r3, [r3, #4]
 80002ba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80002be:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 80002c0:	6a3b      	ldr	r3, [r7, #32]
 80002c2:	0a1b      	lsrs	r3, r3, #8
 80002c4:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 80002c6:	4a5d      	ldr	r2, [pc, #372]	; (800043c <RCC_GetClocksFreq+0x264>)
 80002c8:	6a3b      	ldr	r3, [r7, #32]
 80002ca:	4413      	add	r3, r2
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	b2db      	uxtb	r3, r3
 80002d0:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	685a      	ldr	r2, [r3, #4]
 80002d6:	693b      	ldr	r3, [r7, #16]
 80002d8:	40da      	lsrs	r2, r3
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80002de:	4b54      	ldr	r3, [pc, #336]	; (8000430 <RCC_GetClocksFreq+0x258>)
 80002e0:	685b      	ldr	r3, [r3, #4]
 80002e2:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80002e6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 80002e8:	6a3b      	ldr	r3, [r7, #32]
 80002ea:	0adb      	lsrs	r3, r3, #11
 80002ec:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 80002ee:	4a53      	ldr	r2, [pc, #332]	; (800043c <RCC_GetClocksFreq+0x264>)
 80002f0:	6a3b      	ldr	r3, [r7, #32]
 80002f2:	4413      	add	r3, r2
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	685a      	ldr	r2, [r3, #4]
 80002fe:	68fb      	ldr	r3, [r7, #12]
 8000300:	40da      	lsrs	r2, r3
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 8000306:	4b4a      	ldr	r3, [pc, #296]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800030a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800030e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000310:	6a3b      	ldr	r3, [r7, #32]
 8000312:	091b      	lsrs	r3, r3, #4
 8000314:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000316:	4a4a      	ldr	r2, [pc, #296]	; (8000440 <RCC_GetClocksFreq+0x268>)
 8000318:	6a3b      	ldr	r3, [r7, #32]
 800031a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800031e:	b29b      	uxth	r3, r3
 8000320:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000322:	693b      	ldr	r3, [r7, #16]
 8000324:	f003 0310 	and.w	r3, r3, #16
 8000328:	2b00      	cmp	r3, #0
 800032a:	d006      	beq.n	800033a <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 800032c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800032e:	693b      	ldr	r3, [r7, #16]
 8000330:	fbb2 f2f3 	udiv	r2, r2, r3
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	611a      	str	r2, [r3, #16]
 8000338:	e003      	b.n	8000342 <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	681a      	ldr	r2, [r3, #0]
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8000342:	4b3b      	ldr	r3, [pc, #236]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000346:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 800034a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 800034c:	6a3b      	ldr	r3, [r7, #32]
 800034e:	0a5b      	lsrs	r3, r3, #9
 8000350:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000352:	4a3b      	ldr	r2, [pc, #236]	; (8000440 <RCC_GetClocksFreq+0x268>)
 8000354:	6a3b      	ldr	r3, [r7, #32]
 8000356:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800035a:	b29b      	uxth	r3, r3
 800035c:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 800035e:	693b      	ldr	r3, [r7, #16]
 8000360:	f003 0310 	and.w	r3, r3, #16
 8000364:	2b00      	cmp	r3, #0
 8000366:	d006      	beq.n	8000376 <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8000368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800036a:	693b      	ldr	r3, [r7, #16]
 800036c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	615a      	str	r2, [r3, #20]
 8000374:	e003      	b.n	800037e <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	681a      	ldr	r2, [r3, #0]
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 800037e:	4b2c      	ldr	r3, [pc, #176]	; (8000430 <RCC_GetClocksFreq+0x258>)
 8000380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000382:	f003 0310 	and.w	r3, r3, #16
 8000386:	2b10      	cmp	r3, #16
 8000388:	d003      	beq.n	8000392 <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	4a29      	ldr	r2, [pc, #164]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 800038e:	619a      	str	r2, [r3, #24]
 8000390:	e003      	b.n	800039a <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	681a      	ldr	r2, [r3, #0]
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 800039a:	4b25      	ldr	r3, [pc, #148]	; (8000430 <RCC_GetClocksFreq+0x258>)
 800039c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800039e:	f003 0320 	and.w	r3, r3, #32
 80003a2:	2b20      	cmp	r3, #32
 80003a4:	d003      	beq.n	80003ae <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	4a22      	ldr	r2, [pc, #136]	; (8000434 <RCC_GetClocksFreq+0x25c>)
 80003aa:	61da      	str	r2, [r3, #28]
 80003ac:	e003      	b.n	80003b6 <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80003b6:	4b1e      	ldr	r3, [pc, #120]	; (8000430 <RCC_GetClocksFreq+0x258>)
 80003b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80003be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80003c2:	d10d      	bne.n	80003e0 <RCC_GetClocksFreq+0x208>
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d108      	bne.n	80003e0 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 80003ce:	68fa      	ldr	r2, [r7, #12]
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	429a      	cmp	r2, r3
 80003d4:	d104      	bne.n	80003e0 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 80003d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80003d8:	005a      	lsls	r2, r3, #1
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	621a      	str	r2, [r3, #32]
 80003de:	e003      	b.n	80003e8 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	68da      	ldr	r2, [r3, #12]
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80003e8:	4b11      	ldr	r3, [pc, #68]	; (8000430 <RCC_GetClocksFreq+0x258>)
 80003ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80003f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80003f4:	d10d      	bne.n	8000412 <RCC_GetClocksFreq+0x23a>
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80003fc:	429a      	cmp	r2, r3
 80003fe:	d108      	bne.n	8000412 <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8000400:	68fa      	ldr	r2, [r7, #12]
 8000402:	68bb      	ldr	r3, [r7, #8]
 8000404:	429a      	cmp	r2, r3
 8000406:	d104      	bne.n	8000412 <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8000408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800040a:	005a      	lsls	r2, r3, #1
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	625a      	str	r2, [r3, #36]	; 0x24
 8000410:	e003      	b.n	800041a <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	68da      	ldr	r2, [r3, #12]
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 800041a:	4b05      	ldr	r3, [pc, #20]	; (8000430 <RCC_GetClocksFreq+0x258>)
 800041c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041e:	f003 0303 	and.w	r3, r3, #3
 8000422:	2b00      	cmp	r3, #0
 8000424:	d10e      	bne.n	8000444 <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	68da      	ldr	r2, [r3, #12]
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	629a      	str	r2, [r3, #40]	; 0x28
 800042e:	e028      	b.n	8000482 <RCC_GetClocksFreq+0x2aa>
 8000430:	40021000 	.word	0x40021000
 8000434:	007a1200 	.word	0x007a1200
 8000438:	003d0900 	.word	0x003d0900
 800043c:	20000000 	.word	0x20000000
 8000440:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8000444:	4b6c      	ldr	r3, [pc, #432]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000448:	f003 0303 	and.w	r3, r3, #3
 800044c:	2b01      	cmp	r3, #1
 800044e:	d104      	bne.n	800045a <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681a      	ldr	r2, [r3, #0]
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	629a      	str	r2, [r3, #40]	; 0x28
 8000458:	e013      	b.n	8000482 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 800045a:	4b67      	ldr	r3, [pc, #412]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045e:	f003 0303 	and.w	r3, r3, #3
 8000462:	2b02      	cmp	r3, #2
 8000464:	d104      	bne.n	8000470 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800046c:	629a      	str	r2, [r3, #40]	; 0x28
 800046e:	e008      	b.n	8000482 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8000470:	4b61      	ldr	r3, [pc, #388]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000474:	f003 0303 	and.w	r3, r3, #3
 8000478:	2b03      	cmp	r3, #3
 800047a:	d102      	bne.n	8000482 <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	4a5f      	ldr	r2, [pc, #380]	; (80005fc <RCC_GetClocksFreq+0x424>)
 8000480:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8000482:	4b5d      	ldr	r3, [pc, #372]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000486:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800048a:	2b00      	cmp	r3, #0
 800048c:	d104      	bne.n	8000498 <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	689a      	ldr	r2, [r3, #8]
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	62da      	str	r2, [r3, #44]	; 0x2c
 8000496:	e021      	b.n	80004dc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8000498:	4b57      	ldr	r3, [pc, #348]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 800049a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800049c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80004a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80004a4:	d104      	bne.n	80004b0 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	681a      	ldr	r2, [r3, #0]
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80004ae:	e015      	b.n	80004dc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80004b0:	4b51      	ldr	r3, [pc, #324]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80004b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80004b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80004bc:	d104      	bne.n	80004c8 <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80004c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80004c6:	e009      	b.n	80004dc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 80004c8:	4b4b      	ldr	r3, [pc, #300]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80004ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80004d0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80004d4:	d102      	bne.n	80004dc <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	4a48      	ldr	r2, [pc, #288]	; (80005fc <RCC_GetClocksFreq+0x424>)
 80004da:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 80004dc:	4b46      	ldr	r3, [pc, #280]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80004de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d104      	bne.n	80004f2 <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	689a      	ldr	r2, [r3, #8]
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	631a      	str	r2, [r3, #48]	; 0x30
 80004f0:	e021      	b.n	8000536 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 80004f2:	4b41      	ldr	r3, [pc, #260]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80004f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80004fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80004fe:	d104      	bne.n	800050a <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681a      	ldr	r2, [r3, #0]
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	631a      	str	r2, [r3, #48]	; 0x30
 8000508:	e015      	b.n	8000536 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 800050a:	4b3b      	ldr	r3, [pc, #236]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 800050c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000512:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8000516:	d104      	bne.n	8000522 <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800051e:	631a      	str	r2, [r3, #48]	; 0x30
 8000520:	e009      	b.n	8000536 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8000522:	4b35      	ldr	r3, [pc, #212]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000526:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800052a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800052e:	d102      	bne.n	8000536 <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	4a32      	ldr	r2, [pc, #200]	; (80005fc <RCC_GetClocksFreq+0x424>)
 8000534:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8000536:	4b30      	ldr	r3, [pc, #192]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800053e:	2b00      	cmp	r3, #0
 8000540:	d104      	bne.n	800054c <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	689a      	ldr	r2, [r3, #8]
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	635a      	str	r2, [r3, #52]	; 0x34
 800054a:	e021      	b.n	8000590 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 800054c:	4b2a      	ldr	r3, [pc, #168]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 800054e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000550:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000554:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000558:	d104      	bne.n	8000564 <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681a      	ldr	r2, [r3, #0]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	635a      	str	r2, [r3, #52]	; 0x34
 8000562:	e015      	b.n	8000590 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8000564:	4b24      	ldr	r3, [pc, #144]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000568:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800056c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000570:	d104      	bne.n	800057c <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000578:	635a      	str	r2, [r3, #52]	; 0x34
 800057a:	e009      	b.n	8000590 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 800057c:	4b1e      	ldr	r3, [pc, #120]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 800057e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000580:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000584:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8000588:	d102      	bne.n	8000590 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	4a1b      	ldr	r2, [pc, #108]	; (80005fc <RCC_GetClocksFreq+0x424>)
 800058e:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8000590:	4b19      	ldr	r3, [pc, #100]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 8000592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000594:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000598:	2b00      	cmp	r3, #0
 800059a:	d104      	bne.n	80005a6 <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	689a      	ldr	r2, [r3, #8]
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 80005a4:	e021      	b.n	80005ea <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 80005a6:	4b14      	ldr	r3, [pc, #80]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80005ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80005b2:	d104      	bne.n	80005be <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681a      	ldr	r2, [r3, #0]
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	639a      	str	r2, [r3, #56]	; 0x38
}
 80005bc:	e015      	b.n	80005ea <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 80005be:	4b0e      	ldr	r3, [pc, #56]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c2:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80005c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80005ca:	d104      	bne.n	80005d6 <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80005d2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80005d4:	e009      	b.n	80005ea <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 80005d6:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <RCC_GetClocksFreq+0x420>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005da:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80005de:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80005e2:	d102      	bne.n	80005ea <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a05      	ldr	r2, [pc, #20]	; (80005fc <RCC_GetClocksFreq+0x424>)
 80005e8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80005ea:	bf00      	nop
 80005ec:	372c      	adds	r7, #44	; 0x2c
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	40021000 	.word	0x40021000
 80005fc:	007a1200 	.word	0x007a1200

08000600 <SPI_SendData8>:
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)
{
 8000600:	b480      	push	{r7}
 8000602:	b085      	sub	sp, #20
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
 8000608:	460b      	mov	r3, r1
 800060a:	70fb      	strb	r3, [r7, #3]
  uint32_t spixbase = 0x00;
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	330c      	adds	r3, #12
 8000618:	60fb      	str	r3, [r7, #12]
  
  *(__IO uint8_t *) spixbase = Data;
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	78fa      	ldrb	r2, [r7, #3]
 800061e:	701a      	strb	r2, [r3, #0]
}
 8000620:	bf00      	nop
 8000622:	3714      	adds	r7, #20
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr

0800062c <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.   
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	460b      	mov	r3, r1
 8000636:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000638:	2300      	movs	r3, #0
 800063a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	891b      	ldrh	r3, [r3, #8]
 8000640:	b29a      	uxth	r2, r3
 8000642:	887b      	ldrh	r3, [r7, #2]
 8000644:	4013      	ands	r3, r2
 8000646:	b29b      	uxth	r3, r3
 8000648:	2b00      	cmp	r3, #0
 800064a:	d002      	beq.n	8000652 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800064c:	2301      	movs	r3, #1
 800064e:	73fb      	strb	r3, [r7, #15]
 8000650:	e001      	b.n	8000656 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000652:	2300      	movs	r3, #0
 8000654:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000656:	7bfb      	ldrb	r3, [r7, #15]
}
 8000658:	4618      	mov	r0, r3
 800065a:	3714      	adds	r7, #20
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr

08000664 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	460b      	mov	r3, r1
 800066e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8000670:	887b      	ldrh	r3, [r7, #2]
 8000672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000676:	b29a      	uxth	r2, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	851a      	strh	r2, [r3, #40]	; 0x28
}
 800067c:	bf00      	nop
 800067e:	370c      	adds	r7, #12
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr

08000688 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8000688:	b480      	push	{r7}
 800068a:	b089      	sub	sp, #36	; 0x24
 800068c:	af00      	add	r7, sp, #0
 800068e:	60f8      	str	r0, [r7, #12]
 8000690:	60b9      	str	r1, [r7, #8]
 8000692:	4613      	mov	r3, r2
 8000694:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 8000696:	2300      	movs	r3, #0
 8000698:	61bb      	str	r3, [r7, #24]
 800069a:	2300      	movs	r3, #0
 800069c:	617b      	str	r3, [r7, #20]
 800069e:	2300      	movs	r3, #0
 80006a0:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 80006aa:	68bb      	ldr	r3, [r7, #8]
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	0a1b      	lsrs	r3, r3, #8
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 80006ba:	2201      	movs	r2, #1
 80006bc:	697b      	ldr	r3, [r7, #20]
 80006be:	fa02 f303 	lsl.w	r3, r2, r3
 80006c2:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 80006c4:	69bb      	ldr	r3, [r7, #24]
 80006c6:	2b02      	cmp	r3, #2
 80006c8:	d103      	bne.n	80006d2 <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 80006ca:	69fb      	ldr	r3, [r7, #28]
 80006cc:	3304      	adds	r3, #4
 80006ce:	61fb      	str	r3, [r7, #28]
 80006d0:	e005      	b.n	80006de <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 80006d2:	69bb      	ldr	r3, [r7, #24]
 80006d4:	2b03      	cmp	r3, #3
 80006d6:	d102      	bne.n	80006de <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 80006d8:	69fb      	ldr	r3, [r7, #28]
 80006da:	3308      	adds	r3, #8
 80006dc:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d006      	beq.n	80006f2 <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	6819      	ldr	r1, [r3, #0]
 80006e8:	69fb      	ldr	r3, [r7, #28]
 80006ea:	693a      	ldr	r2, [r7, #16]
 80006ec:	430a      	orrs	r2, r1
 80006ee:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80006f0:	e006      	b.n	8000700 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80006f2:	69fb      	ldr	r3, [r7, #28]
 80006f4:	6819      	ldr	r1, [r3, #0]
 80006f6:	693b      	ldr	r3, [r7, #16]
 80006f8:	43da      	mvns	r2, r3
 80006fa:	69fb      	ldr	r3, [r7, #28]
 80006fc:	400a      	ands	r2, r1
 80006fe:	601a      	str	r2, [r3, #0]
}
 8000700:	bf00      	nop
 8000702:	3724      	adds	r7, #36	; 0x24
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr

0800070c <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 800070c:	b480      	push	{r7}
 800070e:	b085      	sub	sp, #20
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000716:	2300      	movs	r3, #0
 8000718:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	69da      	ldr	r2, [r3, #28]
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	4013      	ands	r3, r2
 8000722:	2b00      	cmp	r3, #0
 8000724:	d002      	beq.n	800072c <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8000726:	2301      	movs	r3, #1
 8000728:	73fb      	strb	r3, [r7, #15]
 800072a:	e001      	b.n	8000730 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 800072c:	2300      	movs	r3, #0
 800072e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000730:	7bfb      	ldrb	r3, [r7, #15]
}
 8000732:	4618      	mov	r0, r3
 8000734:	3714      	adds	r7, #20
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr

0800073e <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 800073e:	b480      	push	{r7}
 8000740:	b087      	sub	sp, #28
 8000742:	af00      	add	r7, sp, #0
 8000744:	6078      	str	r0, [r7, #4]
 8000746:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8000748:	2300      	movs	r3, #0
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]
 8000750:	2300      	movs	r3, #0
 8000752:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000754:	2300      	movs	r3, #0
 8000756:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	b29b      	uxth	r3, r3
 800075c:	0a1b      	lsrs	r3, r3, #8
 800075e:	b29b      	uxth	r3, r3
 8000760:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	b2db      	uxtb	r3, r3
 8000766:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000768:	2201      	movs	r2, #1
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	fa02 f303 	lsl.w	r3, r2, r3
 8000770:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d105      	bne.n	8000784 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	697a      	ldr	r2, [r7, #20]
 800077e:	4013      	ands	r3, r2
 8000780:	617b      	str	r3, [r7, #20]
 8000782:	e00d      	b.n	80007a0 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	2b02      	cmp	r3, #2
 8000788:	d105      	bne.n	8000796 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	697a      	ldr	r2, [r7, #20]
 8000790:	4013      	ands	r3, r2
 8000792:	617b      	str	r3, [r7, #20]
 8000794:	e004      	b.n	80007a0 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	689b      	ldr	r3, [r3, #8]
 800079a:	697a      	ldr	r2, [r7, #20]
 800079c:	4013      	ands	r3, r2
 800079e:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	0c1b      	lsrs	r3, r3, #16
 80007a4:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80007a6:	2201      	movs	r2, #1
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	fa02 f303 	lsl.w	r3, r2, r3
 80007ae:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	69db      	ldr	r3, [r3, #28]
 80007b4:	68fa      	ldr	r2, [r7, #12]
 80007b6:	4013      	ands	r3, r2
 80007b8:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80007ba:	697b      	ldr	r3, [r7, #20]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d005      	beq.n	80007cc <USART_GetITStatus+0x8e>
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d002      	beq.n	80007cc <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 80007c6:	2301      	movs	r3, #1
 80007c8:	74fb      	strb	r3, [r7, #19]
 80007ca:	e001      	b.n	80007d0 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 80007cc:	2300      	movs	r3, #0
 80007ce:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80007d0:	7cfb      	ldrb	r3, [r7, #19]
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	371c      	adds	r7, #28
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
	...

080007e0 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	f003 031f 	and.w	r3, r3, #31
 80007f0:	2201      	movs	r2, #1
 80007f2:	fa02 f103 	lsl.w	r1, r2, r3
 80007f6:	4a06      	ldr	r2, [pc, #24]	; (8000810 <NVIC_EnableIRQ+0x30>)
 80007f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fc:	095b      	lsrs	r3, r3, #5
 80007fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000802:	bf00      	nop
 8000804:	370c      	adds	r7, #12
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	e000e100 	.word	0xe000e100

08000814 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	b29b      	uxth	r3, r3
 8000822:	4619      	mov	r1, r3
 8000824:	4807      	ldr	r0, [pc, #28]	; (8000844 <uart_put_char+0x30>)
 8000826:	f7ff ff1d 	bl	8000664 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 800082a:	bf00      	nop
 800082c:	2180      	movs	r1, #128	; 0x80
 800082e:	4805      	ldr	r0, [pc, #20]	; (8000844 <uart_put_char+0x30>)
 8000830:	f7ff ff6c 	bl	800070c <USART_GetFlagStatus>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d0f8      	beq.n	800082c <uart_put_char+0x18>
}
 800083a:	bf00      	nop
 800083c:	bf00      	nop
 800083e:	3708      	adds	r7, #8
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40004400 	.word	0x40004400

08000848 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
 8000854:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]
 800085a:	e012      	b.n	8000882 <_write_r+0x3a>
        if (ptr[n] == '\n') {
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	687a      	ldr	r2, [r7, #4]
 8000860:	4413      	add	r3, r2
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2b0a      	cmp	r3, #10
 8000866:	d102      	bne.n	800086e <_write_r+0x26>
            uart_put_char('\r');
 8000868:	200d      	movs	r0, #13
 800086a:	f7ff ffd3 	bl	8000814 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	687a      	ldr	r2, [r7, #4]
 8000872:	4413      	add	r3, r2
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff ffcc 	bl	8000814 <uart_put_char>
    for (n = 0; n < len; n++) {
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	3301      	adds	r3, #1
 8000880:	617b      	str	r3, [r7, #20]
 8000882:	697a      	ldr	r2, [r7, #20]
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	429a      	cmp	r2, r3
 8000888:	dbe8      	blt.n	800085c <_write_r+0x14>
    }

    return len;
 800088a:	683b      	ldr	r3, [r7, #0]
}
 800088c:	4618      	mov	r0, r3
 800088e:	3718      	adds	r7, #24
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}

08000894 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8000898:	4915      	ldr	r1, [pc, #84]	; (80008f0 <USART2_IRQHandler+0x5c>)
 800089a:	4816      	ldr	r0, [pc, #88]	; (80008f4 <USART2_IRQHandler+0x60>)
 800089c:	f7ff ff4f 	bl	800073e <USART_GetITStatus>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d021      	beq.n	80008ea <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 80008a6:	4b13      	ldr	r3, [pc, #76]	; (80008f4 <USART2_IRQHandler+0x60>)
 80008a8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80008aa:	b299      	uxth	r1, r3
 80008ac:	4b12      	ldr	r3, [pc, #72]	; (80008f8 <USART2_IRQHandler+0x64>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	1c5a      	adds	r2, r3, #1
 80008b4:	b2d0      	uxtb	r0, r2
 80008b6:	4a10      	ldr	r2, [pc, #64]	; (80008f8 <USART2_IRQHandler+0x64>)
 80008b8:	7010      	strb	r0, [r2, #0]
 80008ba:	461a      	mov	r2, r3
 80008bc:	b2c9      	uxtb	r1, r1
 80008be:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <USART2_IRQHandler+0x68>)
 80008c0:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 80008c2:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <USART2_IRQHandler+0x6c>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	2bff      	cmp	r3, #255	; 0xff
 80008ca:	d107      	bne.n	80008dc <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 80008cc:	4b0d      	ldr	r3, [pc, #52]	; (8000904 <USART2_IRQHandler+0x70>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	3301      	adds	r3, #1
 80008d4:	b2da      	uxtb	r2, r3
 80008d6:	4b0b      	ldr	r3, [pc, #44]	; (8000904 <USART2_IRQHandler+0x70>)
 80008d8:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 80008da:	e006      	b.n	80008ea <USART2_IRQHandler+0x56>
            UART_COUNT++;
 80008dc:	4b08      	ldr	r3, [pc, #32]	; (8000900 <USART2_IRQHandler+0x6c>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	3301      	adds	r3, #1
 80008e4:	b2da      	uxtb	r2, r3
 80008e6:	4b06      	ldr	r3, [pc, #24]	; (8000900 <USART2_IRQHandler+0x6c>)
 80008e8:	701a      	strb	r2, [r3, #0]
}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	00050105 	.word	0x00050105
 80008f4:	40004400 	.word	0x40004400
 80008f8:	200001a4 	.word	0x200001a4
 80008fc:	200000a4 	.word	0x200000a4
 8000900:	200001a6 	.word	0x200001a6
 8000904:	200001a5 	.word	0x200001a5

08000908 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8000908:	b580      	push	{r7, lr}
 800090a:	b094      	sub	sp, #80	; 0x50
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8000910:	4b86      	ldr	r3, [pc, #536]	; (8000b2c <uart_init+0x224>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	2100      	movs	r1, #0
 8000918:	4618      	mov	r0, r3
 800091a:	f000 ff87 	bl	800182c <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 800091e:	4b83      	ldr	r3, [pc, #524]	; (8000b2c <uart_init+0x224>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f000 ff80 	bl	800182c <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 800092c:	4b80      	ldr	r3, [pc, #512]	; (8000b30 <uart_init+0x228>)
 800092e:	695b      	ldr	r3, [r3, #20]
 8000930:	4a7f      	ldr	r2, [pc, #508]	; (8000b30 <uart_init+0x228>)
 8000932:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000936:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8000938:	4b7d      	ldr	r3, [pc, #500]	; (8000b30 <uart_init+0x228>)
 800093a:	69db      	ldr	r3, [r3, #28]
 800093c:	4a7c      	ldr	r2, [pc, #496]	; (8000b30 <uart_init+0x228>)
 800093e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000942:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8000944:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000948:	6a1b      	ldr	r3, [r3, #32]
 800094a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800094e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000952:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8000954:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000958:	6a1b      	ldr	r3, [r3, #32]
 800095a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800095e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000962:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8000964:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000968:	6a1b      	ldr	r3, [r3, #32]
 800096a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800096e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000972:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8000974:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000978:	6a1b      	ldr	r3, [r3, #32]
 800097a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800097e:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8000982:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8000984:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800098e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000992:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000994:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000998:	689b      	ldr	r3, [r3, #8]
 800099a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800099e:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80009a2:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 80009a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009a8:	889b      	ldrh	r3, [r3, #4]
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009b0:	f023 030c 	bic.w	r3, r3, #12
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80009b8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009bc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009c0:	8892      	ldrh	r2, [r2, #4]
 80009c2:	b292      	uxth	r2, r2
 80009c4:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 80009c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80009d4:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 80009d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009e0:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80009e4:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 80009e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80009f4:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 80009f6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a00:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000a04:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8000a06:	4b4b      	ldr	r3, [pc, #300]	; (8000b34 <uart_init+0x22c>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a4a      	ldr	r2, [pc, #296]	; (8000b34 <uart_init+0x22c>)
 8000a0c:	f023 0301 	bic.w	r3, r3, #1
 8000a10:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8000a12:	4b48      	ldr	r3, [pc, #288]	; (8000b34 <uart_init+0x22c>)
 8000a14:	685b      	ldr	r3, [r3, #4]
 8000a16:	4a47      	ldr	r2, [pc, #284]	; (8000b34 <uart_init+0x22c>)
 8000a18:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a1c:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 8000a1e:	4b45      	ldr	r3, [pc, #276]	; (8000b34 <uart_init+0x22c>)
 8000a20:	4a44      	ldr	r2, [pc, #272]	; (8000b34 <uart_init+0x22c>)
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8000a26:	4b43      	ldr	r3, [pc, #268]	; (8000b34 <uart_init+0x22c>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a42      	ldr	r2, [pc, #264]	; (8000b34 <uart_init+0x22c>)
 8000a2c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000a30:	f023 030c 	bic.w	r3, r3, #12
 8000a34:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8000a36:	4b3f      	ldr	r3, [pc, #252]	; (8000b34 <uart_init+0x22c>)
 8000a38:	4a3e      	ldr	r2, [pc, #248]	; (8000b34 <uart_init+0x22c>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8000a3e:	4b3d      	ldr	r3, [pc, #244]	; (8000b34 <uart_init+0x22c>)
 8000a40:	4a3c      	ldr	r2, [pc, #240]	; (8000b34 <uart_init+0x22c>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8000a46:	4b3b      	ldr	r3, [pc, #236]	; (8000b34 <uart_init+0x22c>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a3a      	ldr	r2, [pc, #232]	; (8000b34 <uart_init+0x22c>)
 8000a4c:	f043 030c 	orr.w	r3, r3, #12
 8000a50:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8000a52:	4b38      	ldr	r3, [pc, #224]	; (8000b34 <uart_init+0x22c>)
 8000a54:	689b      	ldr	r3, [r3, #8]
 8000a56:	4a37      	ldr	r2, [pc, #220]	; (8000b34 <uart_init+0x22c>)
 8000a58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a5c:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8000a5e:	4b35      	ldr	r3, [pc, #212]	; (8000b34 <uart_init+0x22c>)
 8000a60:	4a34      	ldr	r2, [pc, #208]	; (8000b34 <uart_init+0x22c>)
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8000a66:	2300      	movs	r3, #0
 8000a68:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	647b      	str	r3, [r7, #68]	; 0x44
 8000a6e:	2300      	movs	r3, #0
 8000a70:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8000a72:	f107 0308 	add.w	r3, r7, #8
 8000a76:	4618      	mov	r0, r3
 8000a78:	f7ff fbae 	bl	80001d8 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8000a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a7e:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000a80:	4b2c      	ldr	r3, [pc, #176]	; (8000b34 <uart_init+0x22c>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d010      	beq.n	8000aae <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8000a8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000a8e:	005a      	lsls	r2, r3, #1
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a96:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8000a98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000aa2:	6879      	ldr	r1, [r7, #4]
 8000aa4:	fb01 f202 	mul.w	r2, r1, r2
 8000aa8:	1a9b      	subs	r3, r3, r2
 8000aaa:	64bb      	str	r3, [r7, #72]	; 0x48
 8000aac:	e00d      	b.n	8000aca <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8000aae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ab6:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 8000ab8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000aba:	687a      	ldr	r2, [r7, #4]
 8000abc:	fbb3 f2f2 	udiv	r2, r3, r2
 8000ac0:	6879      	ldr	r1, [r7, #4]
 8000ac2:	fb01 f202 	mul.w	r2, r1, r2
 8000ac6:	1a9b      	subs	r3, r3, r2
 8000ac8:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	085b      	lsrs	r3, r3, #1
 8000ace:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d302      	bcc.n	8000ada <uart_init+0x1d2>
        divider++;
 8000ad4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ad6:	3301      	adds	r3, #1
 8000ad8:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000ada:	4b16      	ldr	r3, [pc, #88]	; (8000b34 <uart_init+0x22c>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d00b      	beq.n	8000afe <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8000ae6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ae8:	085b      	lsrs	r3, r3, #1
 8000aea:	f003 0307 	and.w	r3, r3, #7
 8000aee:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8000af0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000af2:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8000af6:	4013      	ands	r3, r2
 8000af8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000afa:	4313      	orrs	r3, r2
 8000afc:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 8000afe:	4b0d      	ldr	r3, [pc, #52]	; (8000b34 <uart_init+0x22c>)
 8000b00:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000b02:	b292      	uxth	r2, r2
 8000b04:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8000b06:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <uart_init+0x22c>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a0a      	ldr	r2, [pc, #40]	; (8000b34 <uart_init+0x22c>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000b12:	2201      	movs	r2, #1
 8000b14:	4908      	ldr	r1, [pc, #32]	; (8000b38 <uart_init+0x230>)
 8000b16:	4807      	ldr	r0, [pc, #28]	; (8000b34 <uart_init+0x22c>)
 8000b18:	f7ff fdb6 	bl	8000688 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8000b1c:	2026      	movs	r0, #38	; 0x26
 8000b1e:	f7ff fe5f 	bl	80007e0 <NVIC_EnableIRQ>
}
 8000b22:	bf00      	nop
 8000b24:	3750      	adds	r7, #80	; 0x50
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	20000084 	.word	0x20000084
 8000b30:	40021000 	.word	0x40021000
 8000b34:	40004400 	.word	0x40004400
 8000b38:	00050105 	.word	0x00050105

08000b3c <lcd_transmit_byte>:

/*****************************/
/*** LCD Control Functions ***/
/*****************************/
void lcd_transmit_byte(uint8_t data) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]
    GPIOB->ODR &= ~(0x0001 << 6); // CS = 0 - Start Transmission
 8000b46:	4b14      	ldr	r3, [pc, #80]	; (8000b98 <lcd_transmit_byte+0x5c>)
 8000b48:	8a9b      	ldrh	r3, [r3, #20]
 8000b4a:	b29b      	uxth	r3, r3
 8000b4c:	4a12      	ldr	r2, [pc, #72]	; (8000b98 <lcd_transmit_byte+0x5c>)
 8000b4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	8293      	strh	r3, [r2, #20]
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8000b56:	bf00      	nop
 8000b58:	2102      	movs	r1, #2
 8000b5a:	4810      	ldr	r0, [pc, #64]	; (8000b9c <lcd_transmit_byte+0x60>)
 8000b5c:	f7ff fd66 	bl	800062c <SPI_I2S_GetFlagStatus>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d1f8      	bne.n	8000b58 <lcd_transmit_byte+0x1c>
    SPI_SendData8(SPI2, data);
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	4619      	mov	r1, r3
 8000b6a:	480c      	ldr	r0, [pc, #48]	; (8000b9c <lcd_transmit_byte+0x60>)
 8000b6c:	f7ff fd48 	bl	8000600 <SPI_SendData8>
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8000b70:	bf00      	nop
 8000b72:	2102      	movs	r1, #2
 8000b74:	4809      	ldr	r0, [pc, #36]	; (8000b9c <lcd_transmit_byte+0x60>)
 8000b76:	f7ff fd59 	bl	800062c <SPI_I2S_GetFlagStatus>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d1f8      	bne.n	8000b72 <lcd_transmit_byte+0x36>
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - End Transmission
 8000b80:	4b05      	ldr	r3, [pc, #20]	; (8000b98 <lcd_transmit_byte+0x5c>)
 8000b82:	8a9b      	ldrh	r3, [r3, #20]
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	4a04      	ldr	r2, [pc, #16]	; (8000b98 <lcd_transmit_byte+0x5c>)
 8000b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	8293      	strh	r3, [r2, #20]
}
 8000b90:	bf00      	nop
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	48000400 	.word	0x48000400
 8000b9c:	40003800 	.word	0x40003800

08000ba0 <lcd_push_buffer>:

void lcd_push_buffer(uint8_t* buffer)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
    int i = 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60fb      	str	r3, [r7, #12]

    //page 0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000bac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bb0:	8a9b      	ldrh	r3, [r3, #20]
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f7ff ffbb 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000bc6:	2010      	movs	r0, #16
 8000bc8:	f7ff ffb8 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xB0);      // set page address  0
 8000bcc:	20b0      	movs	r0, #176	; 0xb0
 8000bce:	f7ff ffb5 	bl	8000b3c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000bd2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bd6:	8a9b      	ldrh	r3, [r3, #20]
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	8293      	strh	r3, [r2, #20]
    for(i=0; i<128; i++) {
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	e009      	b.n	8000c00 <lcd_push_buffer+0x60>
       lcd_transmit_byte(buffer[i]);
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff ffa1 	bl	8000b3c <lcd_transmit_byte>
    for(i=0; i<128; i++) {
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	2b7f      	cmp	r3, #127	; 0x7f
 8000c04:	ddf2      	ble.n	8000bec <lcd_push_buffer+0x4c>
    }

    // page 1
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000c06:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c0a:	8a9b      	ldrh	r3, [r3, #20]
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	f7ff ff8e 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000c20:	2010      	movs	r0, #16
 8000c22:	f7ff ff8b 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xB1);      // set page address  1
 8000c26:	20b1      	movs	r0, #177	; 0xb1
 8000c28:	f7ff ff88 	bl	8000b3c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000c2c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c30:	8a9b      	ldrh	r3, [r3, #20]
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	8293      	strh	r3, [r2, #20]
    for( i = 128 ; i < 256 ; i++ ) {
 8000c40:	2380      	movs	r3, #128	; 0x80
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	e009      	b.n	8000c5a <lcd_push_buffer+0xba>
       lcd_transmit_byte(buffer[i]);
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	687a      	ldr	r2, [r7, #4]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff ff74 	bl	8000b3c <lcd_transmit_byte>
    for( i = 128 ; i < 256 ; i++ ) {
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	3301      	adds	r3, #1
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	2bff      	cmp	r3, #255	; 0xff
 8000c5e:	ddf2      	ble.n	8000c46 <lcd_push_buffer+0xa6>
    }

    //page 2
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000c60:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c64:	8a9b      	ldrh	r3, [r3, #20]
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c70:	b29b      	uxth	r3, r3
 8000c72:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000c74:	2000      	movs	r0, #0
 8000c76:	f7ff ff61 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000c7a:	2010      	movs	r0, #16
 8000c7c:	f7ff ff5e 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xB2);      // set page address  2
 8000c80:	20b2      	movs	r0, #178	; 0xb2
 8000c82:	f7ff ff5b 	bl	8000b3c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000c86:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c8a:	8a9b      	ldrh	r3, [r3, #20]
 8000c8c:	b29b      	uxth	r3, r3
 8000c8e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	8293      	strh	r3, [r2, #20]
    for(i=256; i<384; i++) {
 8000c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	e009      	b.n	8000cb6 <lcd_push_buffer+0x116>
       lcd_transmit_byte(buffer[i]);
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	687a      	ldr	r2, [r7, #4]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff ff46 	bl	8000b3c <lcd_transmit_byte>
    for(i=256; i<384; i++) {
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	60fb      	str	r3, [r7, #12]
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8000cbc:	dbf1      	blt.n	8000ca2 <lcd_push_buffer+0x102>
    }

    //page 3
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000cbe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cc2:	8a9b      	ldrh	r3, [r3, #20]
 8000cc4:	b29b      	uxth	r3, r3
 8000cc6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000cd2:	2000      	movs	r0, #0
 8000cd4:	f7ff ff32 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000cd8:	2010      	movs	r0, #16
 8000cda:	f7ff ff2f 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xB3);      // set page address  3
 8000cde:	20b3      	movs	r0, #179	; 0xb3
 8000ce0:	f7ff ff2c 	bl	8000b3c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000ce4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ce8:	8a9b      	ldrh	r3, [r3, #20]
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	8293      	strh	r3, [r2, #20]
    for(i=384; i<512; i++) {
 8000cf8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	e009      	b.n	8000d14 <lcd_push_buffer+0x174>
       lcd_transmit_byte(buffer[i]);
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ff17 	bl	8000b3c <lcd_transmit_byte>
    for(i=384; i<512; i++) {
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	3301      	adds	r3, #1
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d1a:	dbf1      	blt.n	8000d00 <lcd_push_buffer+0x160>
    }
}
 8000d1c:	bf00      	nop
 8000d1e:	bf00      	nop
 8000d20:	3710      	adds	r7, #16
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
	...

08000d28 <lcd_reset>:

void lcd_reset()
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Reset Command/Data
 8000d2e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d32:	8a9b      	ldrh	r3, [r3, #20]
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	8293      	strh	r3, [r2, #20]
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - Reset C/S
 8000d42:	4b2f      	ldr	r3, [pc, #188]	; (8000e00 <lcd_reset+0xd8>)
 8000d44:	8a9b      	ldrh	r3, [r3, #20]
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	4a2d      	ldr	r2, [pc, #180]	; (8000e00 <lcd_reset+0xd8>)
 8000d4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	8293      	strh	r3, [r2, #20]

    GPIOB->ODR &= ~(0x0001 << 14); // RESET = 0 - Reset Display
 8000d52:	4b2b      	ldr	r3, [pc, #172]	; (8000e00 <lcd_reset+0xd8>)
 8000d54:	8a9b      	ldrh	r3, [r3, #20]
 8000d56:	b29b      	uxth	r3, r3
 8000d58:	4a29      	ldr	r2, [pc, #164]	; (8000e00 <lcd_reset+0xd8>)
 8000d5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 4680 ; i++) { asm("nop"); }; // Wait
 8000d62:	2300      	movs	r3, #0
 8000d64:	607b      	str	r3, [r7, #4]
 8000d66:	e003      	b.n	8000d70 <lcd_reset+0x48>
 8000d68:	bf00      	nop
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f241 2247 	movw	r2, #4679	; 0x1247
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d9f6      	bls.n	8000d68 <lcd_reset+0x40>
    GPIOB->ODR |=  (0x0001 << 14); // RESET = 1 - Stop Reset
 8000d7a:	4b21      	ldr	r3, [pc, #132]	; (8000e00 <lcd_reset+0xd8>)
 8000d7c:	8a9b      	ldrh	r3, [r3, #20]
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	4a1f      	ldr	r2, [pc, #124]	; (8000e00 <lcd_reset+0xd8>)
 8000d82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 390000 ; i++) { asm("nop"); }; // Wait
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	603b      	str	r3, [r7, #0]
 8000d8e:	e003      	b.n	8000d98 <lcd_reset+0x70>
 8000d90:	bf00      	nop
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	3301      	adds	r3, #1
 8000d96:	603b      	str	r3, [r7, #0]
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	4a1a      	ldr	r2, [pc, #104]	; (8000e04 <lcd_reset+0xdc>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d9f7      	bls.n	8000d90 <lcd_reset+0x68>

    // Configure Display
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000da0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000da4:	8a9b      	ldrh	r3, [r3, #20]
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000dac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	8293      	strh	r3, [r2, #20]

    lcd_transmit_byte(0xAE);  // Turn off display
 8000db4:	20ae      	movs	r0, #174	; 0xae
 8000db6:	f7ff fec1 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xA2);  // Set bias voltage to 1/9
 8000dba:	20a2      	movs	r0, #162	; 0xa2
 8000dbc:	f7ff febe 	bl	8000b3c <lcd_transmit_byte>

    lcd_transmit_byte(0xA0);  // Set display RAM address normal
 8000dc0:	20a0      	movs	r0, #160	; 0xa0
 8000dc2:	f7ff febb 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0xC8);  // Set update direction
 8000dc6:	20c8      	movs	r0, #200	; 0xc8
 8000dc8:	f7ff feb8 	bl	8000b3c <lcd_transmit_byte>

    lcd_transmit_byte(0x22);  // Set internal resistor ratio
 8000dcc:	2022      	movs	r0, #34	; 0x22
 8000dce:	f7ff feb5 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x2F);  // Set operating mode
 8000dd2:	202f      	movs	r0, #47	; 0x2f
 8000dd4:	f7ff feb2 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x40);  // Set start line address
 8000dd8:	2040      	movs	r0, #64	; 0x40
 8000dda:	f7ff feaf 	bl	8000b3c <lcd_transmit_byte>

    lcd_transmit_byte(0xAF);  // Turn on display
 8000dde:	20af      	movs	r0, #175	; 0xaf
 8000de0:	f7ff feac 	bl	8000b3c <lcd_transmit_byte>

    lcd_transmit_byte(0x81);  // Set output voltage
 8000de4:	2081      	movs	r0, #129	; 0x81
 8000de6:	f7ff fea9 	bl	8000b3c <lcd_transmit_byte>
    lcd_transmit_byte(0x17);  // Set contrast
 8000dea:	2017      	movs	r0, #23
 8000dec:	f7ff fea6 	bl	8000b3c <lcd_transmit_byte>

    lcd_transmit_byte(0xA6);  // Set normal mode
 8000df0:	20a6      	movs	r0, #166	; 0xa6
 8000df2:	f7ff fea3 	bl	8000b3c <lcd_transmit_byte>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	48000400 	.word	0x48000400
 8000e04:	0005f36f 	.word	0x0005f36f

08000e08 <lcd_init>:

void lcd_init() {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
    // Enable Clocks
    RCC->AHBENR  |= 0x00020000 | 0x00040000;    // Enable Clock for GPIO Banks A and B
 8000e0c:	4b9d      	ldr	r3, [pc, #628]	; (8001084 <lcd_init+0x27c>)
 8000e0e:	695b      	ldr	r3, [r3, #20]
 8000e10:	4a9c      	ldr	r2, [pc, #624]	; (8001084 <lcd_init+0x27c>)
 8000e12:	f443 23c0 	orr.w	r3, r3, #393216	; 0x60000
 8000e16:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= 0x00004000;                 // Enable Clock for SPI2
 8000e18:	4b9a      	ldr	r3, [pc, #616]	; (8001084 <lcd_init+0x27c>)
 8000e1a:	69db      	ldr	r3, [r3, #28]
 8000e1c:	4a99      	ldr	r2, [pc, #612]	; (8001084 <lcd_init+0x27c>)
 8000e1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e22:	61d3      	str	r3, [r2, #28]

    // Connect pins to SPI2
    GPIOB->AFR[13 >> 0x03] &= ~(0x0000000F << ((13 & 0x00000007) * 4)); // Clear alternate function for PB13
 8000e24:	4b98      	ldr	r3, [pc, #608]	; (8001088 <lcd_init+0x280>)
 8000e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e28:	4a97      	ldr	r2, [pc, #604]	; (8001088 <lcd_init+0x280>)
 8000e2a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000e2e:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[13 >> 0x03] |=  (0x00000005 << ((13 & 0x00000007) * 4)); // Set alternate 5 function for PB13 - SCLK
 8000e30:	4b95      	ldr	r3, [pc, #596]	; (8001088 <lcd_init+0x280>)
 8000e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e34:	4a94      	ldr	r2, [pc, #592]	; (8001088 <lcd_init+0x280>)
 8000e36:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000e3a:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] &= ~(0x0000000F << ((15 & 0x00000007) * 4)); // Clear alternate function for PB15
 8000e3c:	4b92      	ldr	r3, [pc, #584]	; (8001088 <lcd_init+0x280>)
 8000e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e40:	4a91      	ldr	r2, [pc, #580]	; (8001088 <lcd_init+0x280>)
 8000e42:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000e46:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] |=  (0x00000005 << ((15 & 0x00000007) * 4)); // Set alternate 5 function for PB15 - MOSI
 8000e48:	4b8f      	ldr	r3, [pc, #572]	; (8001088 <lcd_init+0x280>)
 8000e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e4c:	4a8e      	ldr	r2, [pc, #568]	; (8001088 <lcd_init+0x280>)
 8000e4e:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8000e52:	6253      	str	r3, [r2, #36]	; 0x24

    // Configure pins PB13 and PB15 for 10 MHz alternate function
    GPIOB->OSPEEDR &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear speed register
 8000e54:	4b8c      	ldr	r3, [pc, #560]	; (8001088 <lcd_init+0x280>)
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	4a8b      	ldr	r2, [pc, #556]	; (8001088 <lcd_init+0x280>)
 8000e5a:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000e5e:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (13 * 2) | 0x00000001 << (15 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000e60:	4b89      	ldr	r3, [pc, #548]	; (8001088 <lcd_init+0x280>)
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	4a88      	ldr	r2, [pc, #544]	; (8001088 <lcd_init+0x280>)
 8000e66:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 8000e6a:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (13)     | 0x0001     << (15));        // Clear output type register
 8000e6c:	4b86      	ldr	r3, [pc, #536]	; (8001088 <lcd_init+0x280>)
 8000e6e:	889b      	ldrh	r3, [r3, #4]
 8000e70:	b29a      	uxth	r2, r3
 8000e72:	4985      	ldr	r1, [pc, #532]	; (8001088 <lcd_init+0x280>)
 8000e74:	f645 73ff 	movw	r3, #24575	; 0x5fff
 8000e78:	4013      	ands	r3, r2
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	808b      	strh	r3, [r1, #4]
    GPIOB->OTYPER  |=  (0x0000     << (13)     | 0x0000     << (15));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000e7e:	4a82      	ldr	r2, [pc, #520]	; (8001088 <lcd_init+0x280>)
 8000e80:	4b81      	ldr	r3, [pc, #516]	; (8001088 <lcd_init+0x280>)
 8000e82:	8892      	ldrh	r2, [r2, #4]
 8000e84:	b292      	uxth	r2, r2
 8000e86:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear mode register
 8000e88:	4b7f      	ldr	r3, [pc, #508]	; (8001088 <lcd_init+0x280>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a7e      	ldr	r2, [pc, #504]	; (8001088 <lcd_init+0x280>)
 8000e8e:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000e92:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000002 << (13 * 2) | 0x00000002 << (15 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000e94:	4b7c      	ldr	r3, [pc, #496]	; (8001088 <lcd_init+0x280>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a7b      	ldr	r2, [pc, #492]	; (8001088 <lcd_init+0x280>)
 8000e9a:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 8000e9e:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear push/pull register
 8000ea0:	4b79      	ldr	r3, [pc, #484]	; (8001088 <lcd_init+0x280>)
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	4a78      	ldr	r2, [pc, #480]	; (8001088 <lcd_init+0x280>)
 8000ea6:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000eaa:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (13 * 2) | 0x00000000 << (15 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000eac:	4b76      	ldr	r3, [pc, #472]	; (8001088 <lcd_init+0x280>)
 8000eae:	4a76      	ldr	r2, [pc, #472]	; (8001088 <lcd_init+0x280>)
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	60d3      	str	r3, [r2, #12]

    // Initialize REEST, nCS, and A0
    // Configure pins PB6 and PB14 for 10 MHz output
    GPIOB->OSPEEDR &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear speed register
 8000eb4:	4b74      	ldr	r3, [pc, #464]	; (8001088 <lcd_init+0x280>)
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	4a73      	ldr	r2, [pc, #460]	; (8001088 <lcd_init+0x280>)
 8000eba:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000ebe:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000ec0:	4b71      	ldr	r3, [pc, #452]	; (8001088 <lcd_init+0x280>)
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	4a70      	ldr	r2, [pc, #448]	; (8001088 <lcd_init+0x280>)
 8000ec6:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 8000eca:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (6)     | 0x0001     << (14));        // Clear output type register
 8000ecc:	4b6e      	ldr	r3, [pc, #440]	; (8001088 <lcd_init+0x280>)
 8000ece:	889b      	ldrh	r3, [r3, #4]
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	4a6d      	ldr	r2, [pc, #436]	; (8001088 <lcd_init+0x280>)
 8000ed4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ed8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	8093      	strh	r3, [r2, #4]
    GPIOB->OTYPER  |=  (0x0000     << (6)     | 0x0000     << (14));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000ee0:	4a69      	ldr	r2, [pc, #420]	; (8001088 <lcd_init+0x280>)
 8000ee2:	4b69      	ldr	r3, [pc, #420]	; (8001088 <lcd_init+0x280>)
 8000ee4:	8892      	ldrh	r2, [r2, #4]
 8000ee6:	b292      	uxth	r2, r2
 8000ee8:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear mode register
 8000eea:	4b67      	ldr	r3, [pc, #412]	; (8001088 <lcd_init+0x280>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a66      	ldr	r2, [pc, #408]	; (8001088 <lcd_init+0x280>)
 8000ef0:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000ef4:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000ef6:	4b64      	ldr	r3, [pc, #400]	; (8001088 <lcd_init+0x280>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a63      	ldr	r2, [pc, #396]	; (8001088 <lcd_init+0x280>)
 8000efc:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 8000f00:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear push/pull register
 8000f02:	4b61      	ldr	r3, [pc, #388]	; (8001088 <lcd_init+0x280>)
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	4a60      	ldr	r2, [pc, #384]	; (8001088 <lcd_init+0x280>)
 8000f08:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000f0c:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (6 * 2) | 0x00000000 << (14 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000f0e:	4b5e      	ldr	r3, [pc, #376]	; (8001088 <lcd_init+0x280>)
 8000f10:	4a5d      	ldr	r2, [pc, #372]	; (8001088 <lcd_init+0x280>)
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	60d3      	str	r3, [r2, #12]
    // Configure pin PA8 for 10 MHz output
    GPIOA->OSPEEDR &= ~0x00000003 << (8 * 2);    // Clear speed register
 8000f16:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f20:	0c9b      	lsrs	r3, r3, #18
 8000f22:	049b      	lsls	r3, r3, #18
 8000f24:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  0x00000001 << (8 * 2);    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000f26:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f34:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~0x0001     << (8);        // Clear output type register
 8000f36:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f3a:	889b      	ldrh	r3, [r3, #4]
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f42:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000f46:	f023 0301 	bic.w	r3, r3, #1
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  0x0000     << (8);        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000f4e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f52:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f56:	8892      	ldrh	r2, [r2, #4]
 8000f58:	b292      	uxth	r2, r2
 8000f5a:	809a      	strh	r2, [r3, #4]


    GPIOA->MODER   &= ~0x00000003 << (8 * 2);    // Clear mode register
 8000f5c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f66:	0c9b      	lsrs	r3, r3, #18
 8000f68:	049b      	lsls	r3, r3, #18
 8000f6a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  0x00000001 << (8 * 2);    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000f6c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f7a:	6013      	str	r3, [r2, #0]

    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // This is needed for UART to work. It makes no sense.
 8000f7c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f8a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));
 8000f8c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f96:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000f9a:	6013      	str	r3, [r2, #0]

    GPIOA->PUPDR   &= ~0x00000003 << (8 * 2);    // Clear push/pull register
 8000f9c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fa6:	0c9b      	lsrs	r3, r3, #18
 8000fa8:	049b      	lsls	r3, r3, #18
 8000faa:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  0x00000000 << (8 * 2);    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000fac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fb0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	60d3      	str	r3, [r2, #12]

    GPIOB->ODR |=  (0x0001 << 6); // CS = 1
 8000fb8:	4b33      	ldr	r3, [pc, #204]	; (8001088 <lcd_init+0x280>)
 8000fba:	8a9b      	ldrh	r3, [r3, #20]
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	4a32      	ldr	r2, [pc, #200]	; (8001088 <lcd_init+0x280>)
 8000fc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	8293      	strh	r3, [r2, #20]

    // Configure SPI2
    SPI2->CR1 &= 0x3040; // Clear CR1 Register
 8000fc8:	4b30      	ldr	r3, [pc, #192]	; (800108c <lcd_init+0x284>)
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	4a2f      	ldr	r2, [pc, #188]	; (800108c <lcd_init+0x284>)
 8000fd0:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Configure direction (0x0000 - 2 Lines Full Duplex, 0x0400 - 2 Lines RX Only, 0x8000 - 1 Line RX, 0xC000 - 1 Line TX)
 8000fd8:	4a2c      	ldr	r2, [pc, #176]	; (800108c <lcd_init+0x284>)
 8000fda:	4b2c      	ldr	r3, [pc, #176]	; (800108c <lcd_init+0x284>)
 8000fdc:	8812      	ldrh	r2, [r2, #0]
 8000fde:	b292      	uxth	r2, r2
 8000fe0:	801a      	strh	r2, [r3, #0]
    SPI2->CR1 |= 0x0104; // Configure mode (0x0000 - Slave, 0x0104 - Master)
 8000fe2:	4b2a      	ldr	r3, [pc, #168]	; (800108c <lcd_init+0x284>)
 8000fe4:	881b      	ldrh	r3, [r3, #0]
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	4a28      	ldr	r2, [pc, #160]	; (800108c <lcd_init+0x284>)
 8000fea:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0002; // Configure clock polarity (0x0000 - Low, 0x0002 - High)
 8000ff2:	4b26      	ldr	r3, [pc, #152]	; (800108c <lcd_init+0x284>)
 8000ff4:	881b      	ldrh	r3, [r3, #0]
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	4a24      	ldr	r2, [pc, #144]	; (800108c <lcd_init+0x284>)
 8000ffa:	f043 0302 	orr.w	r3, r3, #2
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0001; // Configure clock phase (0x0000 - 1 Edge, 0x0001 - 2 Edge)
 8001002:	4b22      	ldr	r3, [pc, #136]	; (800108c <lcd_init+0x284>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	b29b      	uxth	r3, r3
 8001008:	4a20      	ldr	r2, [pc, #128]	; (800108c <lcd_init+0x284>)
 800100a:	f043 0301 	orr.w	r3, r3, #1
 800100e:	b29b      	uxth	r3, r3
 8001010:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0200; // Configure chip select (0x0000 - Hardware based, 0x0200 - Software based)
 8001012:	4b1e      	ldr	r3, [pc, #120]	; (800108c <lcd_init+0x284>)
 8001014:	881b      	ldrh	r3, [r3, #0]
 8001016:	b29b      	uxth	r3, r3
 8001018:	4a1c      	ldr	r2, [pc, #112]	; (800108c <lcd_init+0x284>)
 800101a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800101e:	b29b      	uxth	r3, r3
 8001020:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0008; // Set Baud Rate Prescaler (0x0000 - 2, 0x0008 - 4, 0x0018 - 8, 0x0020 - 16, 0x0028 - 32, 0x0028 - 64, 0x0030 - 128, 0x0038 - 128)
 8001022:	4b1a      	ldr	r3, [pc, #104]	; (800108c <lcd_init+0x284>)
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	b29b      	uxth	r3, r3
 8001028:	4a18      	ldr	r2, [pc, #96]	; (800108c <lcd_init+0x284>)
 800102a:	f043 0308 	orr.w	r3, r3, #8
 800102e:	b29b      	uxth	r3, r3
 8001030:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Set Bit Order (0x0000 - MSB First, 0x0080 - LSB First)
 8001032:	4a16      	ldr	r2, [pc, #88]	; (800108c <lcd_init+0x284>)
 8001034:	4b15      	ldr	r3, [pc, #84]	; (800108c <lcd_init+0x284>)
 8001036:	8812      	ldrh	r2, [r2, #0]
 8001038:	b292      	uxth	r2, r2
 800103a:	801a      	strh	r2, [r3, #0]
    SPI2->CR2 &= ~0x0F00; // Clear CR2 Register
 800103c:	4b13      	ldr	r3, [pc, #76]	; (800108c <lcd_init+0x284>)
 800103e:	889b      	ldrh	r3, [r3, #4]
 8001040:	b29b      	uxth	r3, r3
 8001042:	4a12      	ldr	r2, [pc, #72]	; (800108c <lcd_init+0x284>)
 8001044:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001048:	b29b      	uxth	r3, r3
 800104a:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x0700; // Set Number of Bits (0x0300 - 4, 0x0400 - 5, 0x0500 - 6, ...);
 800104c:	4b0f      	ldr	r3, [pc, #60]	; (800108c <lcd_init+0x284>)
 800104e:	889b      	ldrh	r3, [r3, #4]
 8001050:	b29b      	uxth	r3, r3
 8001052:	4a0e      	ldr	r2, [pc, #56]	; (800108c <lcd_init+0x284>)
 8001054:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001058:	b29b      	uxth	r3, r3
 800105a:	8093      	strh	r3, [r2, #4]
    SPI2->I2SCFGR &= ~0x0800; // Disable I2S
 800105c:	4b0b      	ldr	r3, [pc, #44]	; (800108c <lcd_init+0x284>)
 800105e:	8b9b      	ldrh	r3, [r3, #28]
 8001060:	b29b      	uxth	r3, r3
 8001062:	4a0a      	ldr	r2, [pc, #40]	; (800108c <lcd_init+0x284>)
 8001064:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001068:	b29b      	uxth	r3, r3
 800106a:	8393      	strh	r3, [r2, #28]
    SPI2->CRCPR = 7; // Set CRC polynomial order
 800106c:	4b07      	ldr	r3, [pc, #28]	; (800108c <lcd_init+0x284>)
 800106e:	2207      	movs	r2, #7
 8001070:	821a      	strh	r2, [r3, #16]
    SPI2->CR2 &= ~0x1000;
 8001072:	4b06      	ldr	r3, [pc, #24]	; (800108c <lcd_init+0x284>)
 8001074:	889b      	ldrh	r3, [r3, #4]
 8001076:	b29b      	uxth	r3, r3
 8001078:	4a04      	ldr	r2, [pc, #16]	; (800108c <lcd_init+0x284>)
 800107a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800107e:	b29b      	uxth	r3, r3
 8001080:	e006      	b.n	8001090 <lcd_init+0x288>
 8001082:	bf00      	nop
 8001084:	40021000 	.word	0x40021000
 8001088:	48000400 	.word	0x48000400
 800108c:	40003800 	.word	0x40003800
 8001090:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x1000; // Configure RXFIFO return at (0x0000 - Half-full (16 bits), 0x1000 - Quarter-full (8 bits))
 8001092:	4b0a      	ldr	r3, [pc, #40]	; (80010bc <lcd_init+0x2b4>)
 8001094:	889b      	ldrh	r3, [r3, #4]
 8001096:	b29b      	uxth	r3, r3
 8001098:	4a08      	ldr	r2, [pc, #32]	; (80010bc <lcd_init+0x2b4>)
 800109a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800109e:	b29b      	uxth	r3, r3
 80010a0:	8093      	strh	r3, [r2, #4]
    SPI2->CR1 |= 0x0040; // Enable SPI2
 80010a2:	4b06      	ldr	r3, [pc, #24]	; (80010bc <lcd_init+0x2b4>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	4a04      	ldr	r2, [pc, #16]	; (80010bc <lcd_init+0x2b4>)
 80010aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	8013      	strh	r3, [r2, #0]

    lcd_reset();
 80010b2:	f7ff fe39 	bl	8000d28 <lcd_reset>
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40003800 	.word	0x40003800

080010c0 <displayString>:
#include "charset.h"
#include <string.h>
#include <stdint.h>


void displayString(uint8_t* arr, int x, int y){
 80010c0:	b580      	push	{r7, lr}
 80010c2:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80010cc:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80010d0:	6018      	str	r0, [r3, #0]
 80010d2:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80010d6:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80010da:	6019      	str	r1, [r3, #0]
 80010dc:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80010e0:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 80010e4:	601a      	str	r2, [r3, #0]
	int length = strlen(arr);
 80010e6:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80010ea:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80010ee:	6818      	ldr	r0, [r3, #0]
 80010f0:	f7ff f86a 	bl	80001c8 <strlen>
 80010f4:	4603      	mov	r3, r0
 80010f6:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
	uint8_t format[512];
	memset(format,0,512);
 80010fa:	f107 0310 	add.w	r3, r7, #16
 80010fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f000 fc8a 	bl	8001a1e <memset>

	for(int i = 0; i < length ; i++){
 800110a:	2300      	movs	r3, #0
 800110c:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
 8001110:	e08e      	b.n	8001230 <displayString+0x170>

		format[ i*5     ] = character_data[ arr[i] ][0];
 8001112:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8001116:	f507 7206 	add.w	r2, r7, #536	; 0x218
 800111a:	f5a2 7203 	sub.w	r2, r2, #524	; 0x20c
 800111e:	6812      	ldr	r2, [r2, #0]
 8001120:	4413      	add	r3, r2
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	4618      	mov	r0, r3
 8001126:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800112a:	4613      	mov	r3, r2
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	441a      	add	r2, r3
 8001130:	4948      	ldr	r1, [pc, #288]	; (8001254 <displayString+0x194>)
 8001132:	4603      	mov	r3, r0
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	4403      	add	r3, r0
 8001138:	440b      	add	r3, r1
 800113a:	7819      	ldrb	r1, [r3, #0]
 800113c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001140:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 8001144:	5499      	strb	r1, [r3, r2]
		format[(i*5) + 1] = character_data[ arr[i] ][1];
 8001146:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800114a:	f507 7206 	add.w	r2, r7, #536	; 0x218
 800114e:	f5a2 7203 	sub.w	r2, r2, #524	; 0x20c
 8001152:	6812      	ldr	r2, [r2, #0]
 8001154:	4413      	add	r3, r2
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4618      	mov	r0, r3
 800115a:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800115e:	4613      	mov	r3, r2
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	4413      	add	r3, r2
 8001164:	1c5a      	adds	r2, r3, #1
 8001166:	493b      	ldr	r1, [pc, #236]	; (8001254 <displayString+0x194>)
 8001168:	4603      	mov	r3, r0
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4403      	add	r3, r0
 800116e:	440b      	add	r3, r1
 8001170:	3301      	adds	r3, #1
 8001172:	7819      	ldrb	r1, [r3, #0]
 8001174:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001178:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 800117c:	5499      	strb	r1, [r3, r2]
		format[(i*5) + 2] = character_data[ arr[i] ][2];
 800117e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8001182:	f507 7206 	add.w	r2, r7, #536	; 0x218
 8001186:	f5a2 7203 	sub.w	r2, r2, #524	; 0x20c
 800118a:	6812      	ldr	r2, [r2, #0]
 800118c:	4413      	add	r3, r2
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8001196:	4613      	mov	r3, r2
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	4413      	add	r3, r2
 800119c:	1c9a      	adds	r2, r3, #2
 800119e:	492d      	ldr	r1, [pc, #180]	; (8001254 <displayString+0x194>)
 80011a0:	4603      	mov	r3, r0
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	4403      	add	r3, r0
 80011a6:	440b      	add	r3, r1
 80011a8:	3302      	adds	r3, #2
 80011aa:	7819      	ldrb	r1, [r3, #0]
 80011ac:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80011b0:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 80011b4:	5499      	strb	r1, [r3, r2]
		format[(i*5) + 3] = character_data[ arr[i] ][3];
 80011b6:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80011ba:	f507 7206 	add.w	r2, r7, #536	; 0x218
 80011be:	f5a2 7203 	sub.w	r2, r2, #524	; 0x20c
 80011c2:	6812      	ldr	r2, [r2, #0]
 80011c4:	4413      	add	r3, r2
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 80011ce:	4613      	mov	r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	4413      	add	r3, r2
 80011d4:	1cda      	adds	r2, r3, #3
 80011d6:	491f      	ldr	r1, [pc, #124]	; (8001254 <displayString+0x194>)
 80011d8:	4603      	mov	r3, r0
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	4403      	add	r3, r0
 80011de:	440b      	add	r3, r1
 80011e0:	3303      	adds	r3, #3
 80011e2:	7819      	ldrb	r1, [r3, #0]
 80011e4:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80011e8:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 80011ec:	5499      	strb	r1, [r3, r2]
		format[(i*5) + 4] = character_data[ arr[i] ][4];
 80011ee:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80011f2:	f507 7206 	add.w	r2, r7, #536	; 0x218
 80011f6:	f5a2 7203 	sub.w	r2, r2, #524	; 0x20c
 80011fa:	6812      	ldr	r2, [r2, #0]
 80011fc:	4413      	add	r3, r2
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	4618      	mov	r0, r3
 8001202:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8001206:	4613      	mov	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	1d1a      	adds	r2, r3, #4
 800120e:	4911      	ldr	r1, [pc, #68]	; (8001254 <displayString+0x194>)
 8001210:	4603      	mov	r3, r0
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4403      	add	r3, r0
 8001216:	440b      	add	r3, r1
 8001218:	3304      	adds	r3, #4
 800121a:	7819      	ldrb	r1, [r3, #0]
 800121c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001220:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 8001224:	5499      	strb	r1, [r3, r2]
	for(int i = 0; i < length ; i++){
 8001226:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800122a:	3301      	adds	r3, #1
 800122c:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
 8001230:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8001234:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8001238:	429a      	cmp	r2, r3
 800123a:	f6ff af6a 	blt.w	8001112 <displayString+0x52>

	}
	lcd_push_buffer(format);
 800123e:	f107 0310 	add.w	r3, r7, #16
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fcac 	bl	8000ba0 <lcd_push_buffer>

}
 8001248:	bf00      	nop
 800124a:	f507 7706 	add.w	r7, r7, #536	; 0x218
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	08001f24 	.word	0x08001f24

08001258 <TIM1_BRK_TIM15_IRQHandler>:


int counting_time = 0;


void TIM1_BRK_TIM15_IRQHandler(void){
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
	TIM15->SR &= ~(0x0001);
 800125c:	4b07      	ldr	r3, [pc, #28]	; (800127c <TIM1_BRK_TIM15_IRQHandler+0x24>)
 800125e:	691b      	ldr	r3, [r3, #16]
 8001260:	4a06      	ldr	r2, [pc, #24]	; (800127c <TIM1_BRK_TIM15_IRQHandler+0x24>)
 8001262:	f023 0301 	bic.w	r3, r3, #1
 8001266:	6113      	str	r3, [r2, #16]
	counting_time++;
 8001268:	4b05      	ldr	r3, [pc, #20]	; (8001280 <TIM1_BRK_TIM15_IRQHandler+0x28>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	3301      	adds	r3, #1
 800126e:	4a04      	ldr	r2, [pc, #16]	; (8001280 <TIM1_BRK_TIM15_IRQHandler+0x28>)
 8001270:	6013      	str	r3, [r2, #0]
}
 8001272:	bf00      	nop
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	40014000 	.word	0x40014000
 8001280:	200001a8 	.word	0x200001a8

08001284 <main>:




int main(void)
{
 8001284:	b5b0      	push	{r4, r5, r7, lr}
 8001286:	f5ad 6d86 	sub.w	sp, sp, #1072	; 0x430
 800128a:	af00      	add	r7, sp, #0

	// Setup communication with the PC
	uart_init(115200);
 800128c:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8001290:	f7ff fb3a 	bl	8000908 <uart_init>
	lcd_init();
 8001294:	f7ff fdb8 	bl	8000e08 <lcd_init>
	lcd_reset();
 8001298:	f7ff fd46 	bl	8000d28 <lcd_reset>
	setup();
 800129c:	f000 f854 	bl	8001348 <setup>


	uint8_t arr[512];
	memset(arr,0,512);
 80012a0:	f507 730b 	add.w	r3, r7, #556	; 0x22c
 80012a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012a8:	2100      	movs	r1, #0
 80012aa:	4618      	mov	r0, r3
 80012ac:	f000 fbb7 	bl	8001a1e <memset>
	lcd_push_buffer(arr);
 80012b0:	f507 730b 	add.w	r3, r7, #556	; 0x22c
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fc73 	bl	8000ba0 <lcd_push_buffer>
	uint8_t array[512];

	memset(array,0,512);
 80012ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012c2:	2100      	movs	r1, #0
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 fbaa 	bl	8001a1e <memset>


	char i[] = "HEJiMEDiDIGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG";
 80012ca:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 80012ce:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
 80012d2:	4a1c      	ldr	r2, [pc, #112]	; (8001344 <main+0xc0>)
 80012d4:	461c      	mov	r4, r3
 80012d6:	4615      	mov	r5, r2
 80012d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012e4:	c403      	stmia	r4!, {r0, r1}
 80012e6:	8022      	strh	r2, [r4, #0]
 80012e8:	3402      	adds	r4, #2
 80012ea:	0c13      	lsrs	r3, r2, #16
 80012ec:	7023      	strb	r3, [r4, #0]

	for(int p = 0; p < strlen(i); p++){
 80012ee:	2300      	movs	r3, #0
 80012f0:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
 80012f4:	e015      	b.n	8001322 <main+0x9e>

		arr[p] = (int) i[p];
 80012f6:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 80012fa:	f5a3 6286 	sub.w	r2, r3, #1072	; 0x430
 80012fe:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
 8001302:	4413      	add	r3, r2
 8001304:	7819      	ldrb	r1, [r3, #0]
 8001306:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800130a:	f5a3 7201 	sub.w	r2, r3, #516	; 0x204
 800130e:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
 8001312:	4413      	add	r3, r2
 8001314:	460a      	mov	r2, r1
 8001316:	701a      	strb	r2, [r3, #0]
	for(int p = 0; p < strlen(i); p++){
 8001318:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
 800131c:	3301      	adds	r3, #1
 800131e:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
 8001322:	463b      	mov	r3, r7
 8001324:	4618      	mov	r0, r3
 8001326:	f7fe ff4f 	bl	80001c8 <strlen>
 800132a:	4602      	mov	r2, r0
 800132c:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
 8001330:	429a      	cmp	r2, r3
 8001332:	d8e0      	bhi.n	80012f6 <main+0x72>
	}


	displayString(arr,0,0);
 8001334:	f507 730b 	add.w	r3, r7, #556	; 0x22c
 8001338:	2200      	movs	r2, #0
 800133a:	2100      	movs	r1, #0
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff febf 	bl	80010c0 <displayString>



	while (1) {
 8001342:	e7fe      	b.n	8001342 <main+0xbe>
 8001344:	08001ef8 	.word	0x08001ef8

08001348 <setup>:
	GPIOB->MODER &= ~(0x00000003 << (pin * 2)); // Clear mode register
	GPIOB->MODER |= (0x00000001 << (pin * 2)); // Set mode register (0x00 –Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)

}

int setup(){
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0

	RCC->AHBENR |= RCC_AHBPeriph_GPIOA; // Enable clock for GPIO Port A
 800134c:	4b3b      	ldr	r3, [pc, #236]	; (800143c <setup+0xf4>)
 800134e:	695b      	ldr	r3, [r3, #20]
 8001350:	4a3a      	ldr	r2, [pc, #232]	; (800143c <setup+0xf4>)
 8001352:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001356:	6153      	str	r3, [r2, #20]
	RCC->AHBENR |= RCC_AHBPeriph_GPIOB; // Enable clock for GPIO Port B
 8001358:	4b38      	ldr	r3, [pc, #224]	; (800143c <setup+0xf4>)
 800135a:	695b      	ldr	r3, [r3, #20]
 800135c:	4a37      	ldr	r2, [pc, #220]	; (800143c <setup+0xf4>)
 800135e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001362:	6153      	str	r3, [r2, #20]
	RCC->AHBENR |= RCC_AHBPeriph_GPIOC; // Enable clock for GPIO Port C
 8001364:	4b35      	ldr	r3, [pc, #212]	; (800143c <setup+0xf4>)
 8001366:	695b      	ldr	r3, [r3, #20]
 8001368:	4a34      	ldr	r2, [pc, #208]	; (800143c <setup+0xf4>)
 800136a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800136e:	6153      	str	r3, [r2, #20]




	// Set pin PA4 to input
	GPIOA->MODER &= ~(0x00000003 << (4 * 2)); // Clear mode register
 8001370:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800137a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800137e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x00000000 << (4 * 2)); // Set mode register (0x00 –Input, 0x01 - Output, 0x02	// Alternate Function, 0x03 - Analog in/out)
 8001380:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001384:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~(0x00000003 << (4 * 2)); // Clear push/pull register
 800138c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001390:	68db      	ldr	r3, [r3, #12]
 8001392:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001396:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800139a:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0x00000002 << (4 * 2)); // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 800139c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80013a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013aa:	60d3      	str	r3, [r2, #12]
	// Set pin PB0 to input
	GPIOB->MODER &= ~(0x00000003 << (0 * 2)); // Clear mode register
 80013ac:	4b24      	ldr	r3, [pc, #144]	; (8001440 <setup+0xf8>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a23      	ldr	r2, [pc, #140]	; (8001440 <setup+0xf8>)
 80013b2:	f023 0303 	bic.w	r3, r3, #3
 80013b6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x00000000 << (0 * 2)); // Set mode register (0x00 –Input, 0x01 - Output, 0x02	// Alternate Function, 0x03 - Analog in/out)
 80013b8:	4b21      	ldr	r3, [pc, #132]	; (8001440 <setup+0xf8>)
 80013ba:	4a21      	ldr	r2, [pc, #132]	; (8001440 <setup+0xf8>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	6013      	str	r3, [r2, #0]
	GPIOB->PUPDR &= ~(0x00000003 << (0 * 2)); // Clear push/pull register
 80013c0:	4b1f      	ldr	r3, [pc, #124]	; (8001440 <setup+0xf8>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	4a1e      	ldr	r2, [pc, #120]	; (8001440 <setup+0xf8>)
 80013c6:	f023 0303 	bic.w	r3, r3, #3
 80013ca:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (0x00000002 << (0 * 2)); // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 80013cc:	4b1c      	ldr	r3, [pc, #112]	; (8001440 <setup+0xf8>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	4a1b      	ldr	r2, [pc, #108]	; (8001440 <setup+0xf8>)
 80013d2:	f043 0302 	orr.w	r3, r3, #2
 80013d6:	60d3      	str	r3, [r2, #12]


	// Set pin PC1 and PC0 to input
	GPIOC->MODER &= ~(0x0000000f << (0 * 2)); // Clear mode register for the first 4 bit
 80013d8:	4b1a      	ldr	r3, [pc, #104]	; (8001444 <setup+0xfc>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a19      	ldr	r2, [pc, #100]	; (8001444 <setup+0xfc>)
 80013de:	f023 030f 	bic.w	r3, r3, #15
 80013e2:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (0x00000000 << (0 * 2)); // Set mode register
 80013e4:	4b17      	ldr	r3, [pc, #92]	; (8001444 <setup+0xfc>)
 80013e6:	4a17      	ldr	r2, [pc, #92]	; (8001444 <setup+0xfc>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	6013      	str	r3, [r2, #0]
	//(0x00 –Input, 0x01 - Output, 0x02	// Alternate Function, 0x03 - Analog in/out)
	GPIOC->PUPDR &= ~(0x0000000f << (0 * 2)); // Clear push/pull register
 80013ec:	4b15      	ldr	r3, [pc, #84]	; (8001444 <setup+0xfc>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	4a14      	ldr	r2, [pc, #80]	; (8001444 <setup+0xfc>)
 80013f2:	f023 030f 	bic.w	r3, r3, #15
 80013f6:	60d3      	str	r3, [r2, #12]
	GPIOC->PUPDR |= (0x0000000c << (0 * 2)); // Set push/pull register
 80013f8:	4b12      	ldr	r3, [pc, #72]	; (8001444 <setup+0xfc>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	4a11      	ldr	r2, [pc, #68]	; (8001444 <setup+0xfc>)
 80013fe:	f043 030c 	orr.w	r3, r3, #12
 8001402:	60d3      	str	r3, [r2, #12]
	//(0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)


	// Set pin PB5 to input
	GPIOB->MODER &= ~(0x00000003 << (5 * 2)); // Clear mode register
 8001404:	4b0e      	ldr	r3, [pc, #56]	; (8001440 <setup+0xf8>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a0d      	ldr	r2, [pc, #52]	; (8001440 <setup+0xf8>)
 800140a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800140e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x00000000 << (5 * 2)); // Set mode register (0x00 –Input, 0x01 - Output, 0x02	// Alternate Function, 0x03 - Analog in/out)
 8001410:	4b0b      	ldr	r3, [pc, #44]	; (8001440 <setup+0xf8>)
 8001412:	4a0b      	ldr	r2, [pc, #44]	; (8001440 <setup+0xf8>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6013      	str	r3, [r2, #0]
	GPIOB->PUPDR &= ~(0x00000003 << (5 * 2)); // Clear push/pull register
 8001418:	4b09      	ldr	r3, [pc, #36]	; (8001440 <setup+0xf8>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	4a08      	ldr	r2, [pc, #32]	; (8001440 <setup+0xf8>)
 800141e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001422:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (0x00000002 << (5 * 2)); // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8001424:	4b06      	ldr	r3, [pc, #24]	; (8001440 <setup+0xf8>)
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	4a05      	ldr	r2, [pc, #20]	; (8001440 <setup+0xf8>)
 800142a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800142e:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER |= (0x0000 << (1)); // Set output type register (0x00 -Push pull, 0x01 - Open drain)
	GPIOA->MODER &= ~(0x00000003 << (1 * 2)); // Clear mode register
	GPIOA->MODER |= (0x00000001 << (1 * 2)); // Set mode register (0x00 –Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
	GPIOA->ODR |= (0x0001 << 1); //Set pin PA1 to high
*/
return 0;
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	40021000 	.word	0x40021000
 8001440:	48000400 	.word	0x48000400
 8001444:	48000800 	.word	0x48000800

08001448 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
 8001458:	e00a      	b.n	8001470 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800145a:	f3af 8000 	nop.w
 800145e:	4601      	mov	r1, r0
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	60ba      	str	r2, [r7, #8]
 8001466:	b2ca      	uxtb	r2, r1
 8001468:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	3301      	adds	r3, #1
 800146e:	617b      	str	r3, [r7, #20]
 8001470:	697a      	ldr	r2, [r7, #20]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	429a      	cmp	r2, r3
 8001476:	dbf0      	blt.n	800145a <_read+0x12>
	}

return len;
 8001478:	687b      	ldr	r3, [r7, #4]
}
 800147a:	4618      	mov	r0, r3
 800147c:	3718      	adds	r7, #24
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
	return -1;
 800148a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800148e:	4618      	mov	r0, r3
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800149a:	b480      	push	{r7}
 800149c:	b083      	sub	sp, #12
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
 80014a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014aa:	605a      	str	r2, [r3, #4]
	return 0;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <_lseek>:
{
	return 1;
}

int _lseek(int file, int ptr, int dir)
{
 80014ba:	b480      	push	{r7}
 80014bc:	b085      	sub	sp, #20
 80014be:	af00      	add	r7, sp, #0
 80014c0:	60f8      	str	r0, [r7, #12]
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
	return 0;
 80014c6:	2300      	movs	r3, #0
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3714      	adds	r7, #20
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <_sbrk+0x50>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d102      	bne.n	80014ea <_sbrk+0x16>
		heap_end = &end;
 80014e4:	4b0f      	ldr	r3, [pc, #60]	; (8001524 <_sbrk+0x50>)
 80014e6:	4a10      	ldr	r2, [pc, #64]	; (8001528 <_sbrk+0x54>)
 80014e8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <_sbrk+0x50>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <_sbrk+0x50>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	4413      	add	r3, r2
 80014f8:	466a      	mov	r2, sp
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d907      	bls.n	800150e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80014fe:	f000 facb 	bl	8001a98 <__errno>
 8001502:	4603      	mov	r3, r0
 8001504:	220c      	movs	r2, #12
 8001506:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001508:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800150c:	e006      	b.n	800151c <_sbrk+0x48>
	}

	heap_end += incr;
 800150e:	4b05      	ldr	r3, [pc, #20]	; (8001524 <_sbrk+0x50>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4413      	add	r3, r2
 8001516:	4a03      	ldr	r2, [pc, #12]	; (8001524 <_sbrk+0x50>)
 8001518:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800151a:	68fb      	ldr	r3, [r7, #12]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3710      	adds	r7, #16
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	200001ac 	.word	0x200001ac
 8001528:	20000300 	.word	0x20000300

0800152c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001530:	4b1f      	ldr	r3, [pc, #124]	; (80015b0 <SystemInit+0x84>)
 8001532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001536:	4a1e      	ldr	r2, [pc, #120]	; (80015b0 <SystemInit+0x84>)
 8001538:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800153c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001540:	4b1c      	ldr	r3, [pc, #112]	; (80015b4 <SystemInit+0x88>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a1b      	ldr	r2, [pc, #108]	; (80015b4 <SystemInit+0x88>)
 8001546:	f043 0301 	orr.w	r3, r3, #1
 800154a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 800154c:	4b19      	ldr	r3, [pc, #100]	; (80015b4 <SystemInit+0x88>)
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	4918      	ldr	r1, [pc, #96]	; (80015b4 <SystemInit+0x88>)
 8001552:	4b19      	ldr	r3, [pc, #100]	; (80015b8 <SystemInit+0x8c>)
 8001554:	4013      	ands	r3, r2
 8001556:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001558:	4b16      	ldr	r3, [pc, #88]	; (80015b4 <SystemInit+0x88>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a15      	ldr	r2, [pc, #84]	; (80015b4 <SystemInit+0x88>)
 800155e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001562:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001566:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001568:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <SystemInit+0x88>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a11      	ldr	r2, [pc, #68]	; (80015b4 <SystemInit+0x88>)
 800156e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001572:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001574:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <SystemInit+0x88>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	4a0e      	ldr	r2, [pc, #56]	; (80015b4 <SystemInit+0x88>)
 800157a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800157e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <SystemInit+0x88>)
 8001582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001584:	4a0b      	ldr	r2, [pc, #44]	; (80015b4 <SystemInit+0x88>)
 8001586:	f023 030f 	bic.w	r3, r3, #15
 800158a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 800158c:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <SystemInit+0x88>)
 800158e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001590:	4908      	ldr	r1, [pc, #32]	; (80015b4 <SystemInit+0x88>)
 8001592:	4b0a      	ldr	r3, [pc, #40]	; (80015bc <SystemInit+0x90>)
 8001594:	4013      	ands	r3, r2
 8001596:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <SystemInit+0x88>)
 800159a:	2200      	movs	r2, #0
 800159c:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800159e:	f000 f80f 	bl	80015c0 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80015a2:	4b03      	ldr	r3, [pc, #12]	; (80015b0 <SystemInit+0x84>)
 80015a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015a8:	609a      	str	r2, [r3, #8]
#endif  
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	e000ed00 	.word	0xe000ed00
 80015b4:	40021000 	.word	0x40021000
 80015b8:	f87fc00c 	.word	0xf87fc00c
 80015bc:	ff00fccc 	.word	0xff00fccc

080015c0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 80015c4:	4b21      	ldr	r3, [pc, #132]	; (800164c <SetSysClock+0x8c>)
 80015c6:	2212      	movs	r2, #18
 80015c8:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80015ca:	4b21      	ldr	r3, [pc, #132]	; (8001650 <SetSysClock+0x90>)
 80015cc:	4a20      	ldr	r2, [pc, #128]	; (8001650 <SetSysClock+0x90>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80015d2:	4b1f      	ldr	r3, [pc, #124]	; (8001650 <SetSysClock+0x90>)
 80015d4:	4a1e      	ldr	r2, [pc, #120]	; (8001650 <SetSysClock+0x90>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80015da:	4b1d      	ldr	r3, [pc, #116]	; (8001650 <SetSysClock+0x90>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	4a1c      	ldr	r2, [pc, #112]	; (8001650 <SetSysClock+0x90>)
 80015e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015e4:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80015e6:	4b1a      	ldr	r3, [pc, #104]	; (8001650 <SetSysClock+0x90>)
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	4a19      	ldr	r2, [pc, #100]	; (8001650 <SetSysClock+0x90>)
 80015ec:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80015f0:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 80015f2:	4b17      	ldr	r3, [pc, #92]	; (8001650 <SetSysClock+0x90>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	4a16      	ldr	r2, [pc, #88]	; (8001650 <SetSysClock+0x90>)
 80015f8:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 80015fc:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 80015fe:	4b14      	ldr	r3, [pc, #80]	; (8001650 <SetSysClock+0x90>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a13      	ldr	r2, [pc, #76]	; (8001650 <SetSysClock+0x90>)
 8001604:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001608:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800160a:	bf00      	nop
 800160c:	4b10      	ldr	r3, [pc, #64]	; (8001650 <SetSysClock+0x90>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0f9      	beq.n	800160c <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001618:	4b0d      	ldr	r3, [pc, #52]	; (8001650 <SetSysClock+0x90>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	4a0c      	ldr	r2, [pc, #48]	; (8001650 <SetSysClock+0x90>)
 800161e:	f023 0303 	bic.w	r3, r3, #3
 8001622:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8001624:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <SetSysClock+0x90>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	4a09      	ldr	r2, [pc, #36]	; (8001650 <SetSysClock+0x90>)
 800162a:	f043 0302 	orr.w	r3, r3, #2
 800162e:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001630:	bf00      	nop
 8001632:	4b07      	ldr	r3, [pc, #28]	; (8001650 <SetSysClock+0x90>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f003 030c 	and.w	r3, r3, #12
 800163a:	2b08      	cmp	r3, #8
 800163c:	d1f9      	bne.n	8001632 <SetSysClock+0x72>
  {
  }
}
 800163e:	bf00      	nop
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	40022000 	.word	0x40022000
 8001650:	40021000 	.word	0x40021000

08001654 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001654:	480d      	ldr	r0, [pc, #52]	; (800168c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001656:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001658:	480d      	ldr	r0, [pc, #52]	; (8001690 <LoopForever+0x6>)
  ldr r1, =_edata
 800165a:	490e      	ldr	r1, [pc, #56]	; (8001694 <LoopForever+0xa>)
  ldr r2, =_sidata
 800165c:	4a0e      	ldr	r2, [pc, #56]	; (8001698 <LoopForever+0xe>)
  movs r3, #0
 800165e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001660:	e002      	b.n	8001668 <LoopCopyDataInit>

08001662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001666:	3304      	adds	r3, #4

08001668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800166a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800166c:	d3f9      	bcc.n	8001662 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166e:	4a0b      	ldr	r2, [pc, #44]	; (800169c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001670:	4c0b      	ldr	r4, [pc, #44]	; (80016a0 <LoopForever+0x16>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001674:	e001      	b.n	800167a <LoopFillZerobss>

08001676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001678:	3204      	adds	r2, #4

0800167a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800167a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800167c:	d3fb      	bcc.n	8001676 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800167e:	f7ff ff55 	bl	800152c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001682:	f000 fa0f 	bl	8001aa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001686:	f7ff fdfd 	bl	8001284 <main>

0800168a <LoopForever>:

LoopForever:
    b LoopForever
 800168a:	e7fe      	b.n	800168a <LoopForever>
  ldr   r0, =_estack
 800168c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001690:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001694:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001698:	08002108 	.word	0x08002108
  ldr r2, =_sbss
 800169c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80016a0:	200002fc 	.word	0x200002fc

080016a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016a4:	e7fe      	b.n	80016a4 <ADC1_2_IRQHandler>
	...

080016a8 <std>:
 80016a8:	2300      	movs	r3, #0
 80016aa:	b510      	push	{r4, lr}
 80016ac:	4604      	mov	r4, r0
 80016ae:	e9c0 3300 	strd	r3, r3, [r0]
 80016b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80016b6:	6083      	str	r3, [r0, #8]
 80016b8:	8181      	strh	r1, [r0, #12]
 80016ba:	6643      	str	r3, [r0, #100]	; 0x64
 80016bc:	81c2      	strh	r2, [r0, #14]
 80016be:	6183      	str	r3, [r0, #24]
 80016c0:	4619      	mov	r1, r3
 80016c2:	2208      	movs	r2, #8
 80016c4:	305c      	adds	r0, #92	; 0x5c
 80016c6:	f000 f9aa 	bl	8001a1e <memset>
 80016ca:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <std+0x58>)
 80016cc:	6263      	str	r3, [r4, #36]	; 0x24
 80016ce:	4b0d      	ldr	r3, [pc, #52]	; (8001704 <std+0x5c>)
 80016d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80016d2:	4b0d      	ldr	r3, [pc, #52]	; (8001708 <std+0x60>)
 80016d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80016d6:	4b0d      	ldr	r3, [pc, #52]	; (800170c <std+0x64>)
 80016d8:	6323      	str	r3, [r4, #48]	; 0x30
 80016da:	4b0d      	ldr	r3, [pc, #52]	; (8001710 <std+0x68>)
 80016dc:	6224      	str	r4, [r4, #32]
 80016de:	429c      	cmp	r4, r3
 80016e0:	d006      	beq.n	80016f0 <std+0x48>
 80016e2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80016e6:	4294      	cmp	r4, r2
 80016e8:	d002      	beq.n	80016f0 <std+0x48>
 80016ea:	33d0      	adds	r3, #208	; 0xd0
 80016ec:	429c      	cmp	r4, r3
 80016ee:	d105      	bne.n	80016fc <std+0x54>
 80016f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80016f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016f8:	f000 b9f8 	b.w	8001aec <__retarget_lock_init_recursive>
 80016fc:	bd10      	pop	{r4, pc}
 80016fe:	bf00      	nop
 8001700:	08001999 	.word	0x08001999
 8001704:	080019bb 	.word	0x080019bb
 8001708:	080019f3 	.word	0x080019f3
 800170c:	08001a17 	.word	0x08001a17
 8001710:	200001b0 	.word	0x200001b0

08001714 <stdio_exit_handler>:
 8001714:	4a02      	ldr	r2, [pc, #8]	; (8001720 <stdio_exit_handler+0xc>)
 8001716:	4903      	ldr	r1, [pc, #12]	; (8001724 <stdio_exit_handler+0x10>)
 8001718:	4803      	ldr	r0, [pc, #12]	; (8001728 <stdio_exit_handler+0x14>)
 800171a:	f000 b869 	b.w	80017f0 <_fwalk_sglue>
 800171e:	bf00      	nop
 8001720:	2000002c 	.word	0x2000002c
 8001724:	08001e01 	.word	0x08001e01
 8001728:	20000038 	.word	0x20000038

0800172c <cleanup_stdio>:
 800172c:	6841      	ldr	r1, [r0, #4]
 800172e:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <cleanup_stdio+0x34>)
 8001730:	4299      	cmp	r1, r3
 8001732:	b510      	push	{r4, lr}
 8001734:	4604      	mov	r4, r0
 8001736:	d001      	beq.n	800173c <cleanup_stdio+0x10>
 8001738:	f000 fb62 	bl	8001e00 <_fflush_r>
 800173c:	68a1      	ldr	r1, [r4, #8]
 800173e:	4b09      	ldr	r3, [pc, #36]	; (8001764 <cleanup_stdio+0x38>)
 8001740:	4299      	cmp	r1, r3
 8001742:	d002      	beq.n	800174a <cleanup_stdio+0x1e>
 8001744:	4620      	mov	r0, r4
 8001746:	f000 fb5b 	bl	8001e00 <_fflush_r>
 800174a:	68e1      	ldr	r1, [r4, #12]
 800174c:	4b06      	ldr	r3, [pc, #24]	; (8001768 <cleanup_stdio+0x3c>)
 800174e:	4299      	cmp	r1, r3
 8001750:	d004      	beq.n	800175c <cleanup_stdio+0x30>
 8001752:	4620      	mov	r0, r4
 8001754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001758:	f000 bb52 	b.w	8001e00 <_fflush_r>
 800175c:	bd10      	pop	{r4, pc}
 800175e:	bf00      	nop
 8001760:	200001b0 	.word	0x200001b0
 8001764:	20000218 	.word	0x20000218
 8001768:	20000280 	.word	0x20000280

0800176c <global_stdio_init.part.0>:
 800176c:	b510      	push	{r4, lr}
 800176e:	4b0b      	ldr	r3, [pc, #44]	; (800179c <global_stdio_init.part.0+0x30>)
 8001770:	4c0b      	ldr	r4, [pc, #44]	; (80017a0 <global_stdio_init.part.0+0x34>)
 8001772:	4a0c      	ldr	r2, [pc, #48]	; (80017a4 <global_stdio_init.part.0+0x38>)
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	4620      	mov	r0, r4
 8001778:	2200      	movs	r2, #0
 800177a:	2104      	movs	r1, #4
 800177c:	f7ff ff94 	bl	80016a8 <std>
 8001780:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8001784:	2201      	movs	r2, #1
 8001786:	2109      	movs	r1, #9
 8001788:	f7ff ff8e 	bl	80016a8 <std>
 800178c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001790:	2202      	movs	r2, #2
 8001792:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001796:	2112      	movs	r1, #18
 8001798:	f7ff bf86 	b.w	80016a8 <std>
 800179c:	200002e8 	.word	0x200002e8
 80017a0:	200001b0 	.word	0x200001b0
 80017a4:	08001715 	.word	0x08001715

080017a8 <__sfp_lock_acquire>:
 80017a8:	4801      	ldr	r0, [pc, #4]	; (80017b0 <__sfp_lock_acquire+0x8>)
 80017aa:	f000 b9a0 	b.w	8001aee <__retarget_lock_acquire_recursive>
 80017ae:	bf00      	nop
 80017b0:	200002f1 	.word	0x200002f1

080017b4 <__sfp_lock_release>:
 80017b4:	4801      	ldr	r0, [pc, #4]	; (80017bc <__sfp_lock_release+0x8>)
 80017b6:	f000 b99b 	b.w	8001af0 <__retarget_lock_release_recursive>
 80017ba:	bf00      	nop
 80017bc:	200002f1 	.word	0x200002f1

080017c0 <__sinit>:
 80017c0:	b510      	push	{r4, lr}
 80017c2:	4604      	mov	r4, r0
 80017c4:	f7ff fff0 	bl	80017a8 <__sfp_lock_acquire>
 80017c8:	6a23      	ldr	r3, [r4, #32]
 80017ca:	b11b      	cbz	r3, 80017d4 <__sinit+0x14>
 80017cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017d0:	f7ff bff0 	b.w	80017b4 <__sfp_lock_release>
 80017d4:	4b04      	ldr	r3, [pc, #16]	; (80017e8 <__sinit+0x28>)
 80017d6:	6223      	str	r3, [r4, #32]
 80017d8:	4b04      	ldr	r3, [pc, #16]	; (80017ec <__sinit+0x2c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d1f5      	bne.n	80017cc <__sinit+0xc>
 80017e0:	f7ff ffc4 	bl	800176c <global_stdio_init.part.0>
 80017e4:	e7f2      	b.n	80017cc <__sinit+0xc>
 80017e6:	bf00      	nop
 80017e8:	0800172d 	.word	0x0800172d
 80017ec:	200002e8 	.word	0x200002e8

080017f0 <_fwalk_sglue>:
 80017f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80017f4:	4607      	mov	r7, r0
 80017f6:	4688      	mov	r8, r1
 80017f8:	4614      	mov	r4, r2
 80017fa:	2600      	movs	r6, #0
 80017fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001800:	f1b9 0901 	subs.w	r9, r9, #1
 8001804:	d505      	bpl.n	8001812 <_fwalk_sglue+0x22>
 8001806:	6824      	ldr	r4, [r4, #0]
 8001808:	2c00      	cmp	r4, #0
 800180a:	d1f7      	bne.n	80017fc <_fwalk_sglue+0xc>
 800180c:	4630      	mov	r0, r6
 800180e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001812:	89ab      	ldrh	r3, [r5, #12]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d907      	bls.n	8001828 <_fwalk_sglue+0x38>
 8001818:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800181c:	3301      	adds	r3, #1
 800181e:	d003      	beq.n	8001828 <_fwalk_sglue+0x38>
 8001820:	4629      	mov	r1, r5
 8001822:	4638      	mov	r0, r7
 8001824:	47c0      	blx	r8
 8001826:	4306      	orrs	r6, r0
 8001828:	3568      	adds	r5, #104	; 0x68
 800182a:	e7e9      	b.n	8001800 <_fwalk_sglue+0x10>

0800182c <setbuf>:
 800182c:	fab1 f281 	clz	r2, r1
 8001830:	0952      	lsrs	r2, r2, #5
 8001832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001836:	0052      	lsls	r2, r2, #1
 8001838:	f000 b800 	b.w	800183c <setvbuf>

0800183c <setvbuf>:
 800183c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001840:	461d      	mov	r5, r3
 8001842:	4b54      	ldr	r3, [pc, #336]	; (8001994 <setvbuf+0x158>)
 8001844:	681f      	ldr	r7, [r3, #0]
 8001846:	4604      	mov	r4, r0
 8001848:	460e      	mov	r6, r1
 800184a:	4690      	mov	r8, r2
 800184c:	b127      	cbz	r7, 8001858 <setvbuf+0x1c>
 800184e:	6a3b      	ldr	r3, [r7, #32]
 8001850:	b913      	cbnz	r3, 8001858 <setvbuf+0x1c>
 8001852:	4638      	mov	r0, r7
 8001854:	f7ff ffb4 	bl	80017c0 <__sinit>
 8001858:	f1b8 0f02 	cmp.w	r8, #2
 800185c:	d006      	beq.n	800186c <setvbuf+0x30>
 800185e:	f1b8 0f01 	cmp.w	r8, #1
 8001862:	f200 8094 	bhi.w	800198e <setvbuf+0x152>
 8001866:	2d00      	cmp	r5, #0
 8001868:	f2c0 8091 	blt.w	800198e <setvbuf+0x152>
 800186c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800186e:	07da      	lsls	r2, r3, #31
 8001870:	d405      	bmi.n	800187e <setvbuf+0x42>
 8001872:	89a3      	ldrh	r3, [r4, #12]
 8001874:	059b      	lsls	r3, r3, #22
 8001876:	d402      	bmi.n	800187e <setvbuf+0x42>
 8001878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800187a:	f000 f938 	bl	8001aee <__retarget_lock_acquire_recursive>
 800187e:	4621      	mov	r1, r4
 8001880:	4638      	mov	r0, r7
 8001882:	f000 fabd 	bl	8001e00 <_fflush_r>
 8001886:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001888:	b141      	cbz	r1, 800189c <setvbuf+0x60>
 800188a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800188e:	4299      	cmp	r1, r3
 8001890:	d002      	beq.n	8001898 <setvbuf+0x5c>
 8001892:	4638      	mov	r0, r7
 8001894:	f000 f92e 	bl	8001af4 <_free_r>
 8001898:	2300      	movs	r3, #0
 800189a:	6363      	str	r3, [r4, #52]	; 0x34
 800189c:	2300      	movs	r3, #0
 800189e:	61a3      	str	r3, [r4, #24]
 80018a0:	6063      	str	r3, [r4, #4]
 80018a2:	89a3      	ldrh	r3, [r4, #12]
 80018a4:	0618      	lsls	r0, r3, #24
 80018a6:	d503      	bpl.n	80018b0 <setvbuf+0x74>
 80018a8:	6921      	ldr	r1, [r4, #16]
 80018aa:	4638      	mov	r0, r7
 80018ac:	f000 f922 	bl	8001af4 <_free_r>
 80018b0:	89a3      	ldrh	r3, [r4, #12]
 80018b2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80018b6:	f023 0303 	bic.w	r3, r3, #3
 80018ba:	f1b8 0f02 	cmp.w	r8, #2
 80018be:	81a3      	strh	r3, [r4, #12]
 80018c0:	d05f      	beq.n	8001982 <setvbuf+0x146>
 80018c2:	ab01      	add	r3, sp, #4
 80018c4:	466a      	mov	r2, sp
 80018c6:	4621      	mov	r1, r4
 80018c8:	4638      	mov	r0, r7
 80018ca:	f000 fac1 	bl	8001e50 <__swhatbuf_r>
 80018ce:	89a3      	ldrh	r3, [r4, #12]
 80018d0:	4318      	orrs	r0, r3
 80018d2:	81a0      	strh	r0, [r4, #12]
 80018d4:	bb2d      	cbnz	r5, 8001922 <setvbuf+0xe6>
 80018d6:	9d00      	ldr	r5, [sp, #0]
 80018d8:	4628      	mov	r0, r5
 80018da:	f000 f957 	bl	8001b8c <malloc>
 80018de:	4606      	mov	r6, r0
 80018e0:	2800      	cmp	r0, #0
 80018e2:	d150      	bne.n	8001986 <setvbuf+0x14a>
 80018e4:	f8dd 9000 	ldr.w	r9, [sp]
 80018e8:	45a9      	cmp	r9, r5
 80018ea:	d13e      	bne.n	800196a <setvbuf+0x12e>
 80018ec:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80018f0:	2200      	movs	r2, #0
 80018f2:	60a2      	str	r2, [r4, #8]
 80018f4:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80018f8:	6022      	str	r2, [r4, #0]
 80018fa:	6122      	str	r2, [r4, #16]
 80018fc:	2201      	movs	r2, #1
 80018fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001902:	6162      	str	r2, [r4, #20]
 8001904:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001906:	f043 0302 	orr.w	r3, r3, #2
 800190a:	07d1      	lsls	r1, r2, #31
 800190c:	81a3      	strh	r3, [r4, #12]
 800190e:	d404      	bmi.n	800191a <setvbuf+0xde>
 8001910:	059b      	lsls	r3, r3, #22
 8001912:	d402      	bmi.n	800191a <setvbuf+0xde>
 8001914:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001916:	f000 f8eb 	bl	8001af0 <__retarget_lock_release_recursive>
 800191a:	4628      	mov	r0, r5
 800191c:	b003      	add	sp, #12
 800191e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001922:	2e00      	cmp	r6, #0
 8001924:	d0d8      	beq.n	80018d8 <setvbuf+0x9c>
 8001926:	6a3b      	ldr	r3, [r7, #32]
 8001928:	b913      	cbnz	r3, 8001930 <setvbuf+0xf4>
 800192a:	4638      	mov	r0, r7
 800192c:	f7ff ff48 	bl	80017c0 <__sinit>
 8001930:	f1b8 0f01 	cmp.w	r8, #1
 8001934:	bf08      	it	eq
 8001936:	89a3      	ldrheq	r3, [r4, #12]
 8001938:	6026      	str	r6, [r4, #0]
 800193a:	bf04      	itt	eq
 800193c:	f043 0301 	orreq.w	r3, r3, #1
 8001940:	81a3      	strheq	r3, [r4, #12]
 8001942:	89a3      	ldrh	r3, [r4, #12]
 8001944:	f013 0208 	ands.w	r2, r3, #8
 8001948:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800194c:	d01d      	beq.n	800198a <setvbuf+0x14e>
 800194e:	07da      	lsls	r2, r3, #31
 8001950:	bf41      	itttt	mi
 8001952:	2200      	movmi	r2, #0
 8001954:	426d      	negmi	r5, r5
 8001956:	60a2      	strmi	r2, [r4, #8]
 8001958:	61a5      	strmi	r5, [r4, #24]
 800195a:	bf58      	it	pl
 800195c:	60a5      	strpl	r5, [r4, #8]
 800195e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8001960:	f015 0501 	ands.w	r5, r5, #1
 8001964:	d0d4      	beq.n	8001910 <setvbuf+0xd4>
 8001966:	2500      	movs	r5, #0
 8001968:	e7d7      	b.n	800191a <setvbuf+0xde>
 800196a:	4648      	mov	r0, r9
 800196c:	f000 f90e 	bl	8001b8c <malloc>
 8001970:	4606      	mov	r6, r0
 8001972:	2800      	cmp	r0, #0
 8001974:	d0ba      	beq.n	80018ec <setvbuf+0xb0>
 8001976:	89a3      	ldrh	r3, [r4, #12]
 8001978:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800197c:	81a3      	strh	r3, [r4, #12]
 800197e:	464d      	mov	r5, r9
 8001980:	e7d1      	b.n	8001926 <setvbuf+0xea>
 8001982:	2500      	movs	r5, #0
 8001984:	e7b4      	b.n	80018f0 <setvbuf+0xb4>
 8001986:	46a9      	mov	r9, r5
 8001988:	e7f5      	b.n	8001976 <setvbuf+0x13a>
 800198a:	60a2      	str	r2, [r4, #8]
 800198c:	e7e7      	b.n	800195e <setvbuf+0x122>
 800198e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001992:	e7c2      	b.n	800191a <setvbuf+0xde>
 8001994:	20000084 	.word	0x20000084

08001998 <__sread>:
 8001998:	b510      	push	{r4, lr}
 800199a:	460c      	mov	r4, r1
 800199c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019a0:	f000 f868 	bl	8001a74 <_read_r>
 80019a4:	2800      	cmp	r0, #0
 80019a6:	bfab      	itete	ge
 80019a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80019aa:	89a3      	ldrhlt	r3, [r4, #12]
 80019ac:	181b      	addge	r3, r3, r0
 80019ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80019b2:	bfac      	ite	ge
 80019b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80019b6:	81a3      	strhlt	r3, [r4, #12]
 80019b8:	bd10      	pop	{r4, pc}

080019ba <__swrite>:
 80019ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019be:	461f      	mov	r7, r3
 80019c0:	898b      	ldrh	r3, [r1, #12]
 80019c2:	05db      	lsls	r3, r3, #23
 80019c4:	4605      	mov	r5, r0
 80019c6:	460c      	mov	r4, r1
 80019c8:	4616      	mov	r6, r2
 80019ca:	d505      	bpl.n	80019d8 <__swrite+0x1e>
 80019cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019d0:	2302      	movs	r3, #2
 80019d2:	2200      	movs	r2, #0
 80019d4:	f000 f83c 	bl	8001a50 <_lseek_r>
 80019d8:	89a3      	ldrh	r3, [r4, #12]
 80019da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80019de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019e2:	81a3      	strh	r3, [r4, #12]
 80019e4:	4632      	mov	r2, r6
 80019e6:	463b      	mov	r3, r7
 80019e8:	4628      	mov	r0, r5
 80019ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80019ee:	f7fe bf2b 	b.w	8000848 <_write_r>

080019f2 <__sseek>:
 80019f2:	b510      	push	{r4, lr}
 80019f4:	460c      	mov	r4, r1
 80019f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019fa:	f000 f829 	bl	8001a50 <_lseek_r>
 80019fe:	1c43      	adds	r3, r0, #1
 8001a00:	89a3      	ldrh	r3, [r4, #12]
 8001a02:	bf15      	itete	ne
 8001a04:	6560      	strne	r0, [r4, #84]	; 0x54
 8001a06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001a0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001a0e:	81a3      	strheq	r3, [r4, #12]
 8001a10:	bf18      	it	ne
 8001a12:	81a3      	strhne	r3, [r4, #12]
 8001a14:	bd10      	pop	{r4, pc}

08001a16 <__sclose>:
 8001a16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001a1a:	f000 b809 	b.w	8001a30 <_close_r>

08001a1e <memset>:
 8001a1e:	4402      	add	r2, r0
 8001a20:	4603      	mov	r3, r0
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d100      	bne.n	8001a28 <memset+0xa>
 8001a26:	4770      	bx	lr
 8001a28:	f803 1b01 	strb.w	r1, [r3], #1
 8001a2c:	e7f9      	b.n	8001a22 <memset+0x4>
	...

08001a30 <_close_r>:
 8001a30:	b538      	push	{r3, r4, r5, lr}
 8001a32:	4d06      	ldr	r5, [pc, #24]	; (8001a4c <_close_r+0x1c>)
 8001a34:	2300      	movs	r3, #0
 8001a36:	4604      	mov	r4, r0
 8001a38:	4608      	mov	r0, r1
 8001a3a:	602b      	str	r3, [r5, #0]
 8001a3c:	f7ff fd21 	bl	8001482 <_close>
 8001a40:	1c43      	adds	r3, r0, #1
 8001a42:	d102      	bne.n	8001a4a <_close_r+0x1a>
 8001a44:	682b      	ldr	r3, [r5, #0]
 8001a46:	b103      	cbz	r3, 8001a4a <_close_r+0x1a>
 8001a48:	6023      	str	r3, [r4, #0]
 8001a4a:	bd38      	pop	{r3, r4, r5, pc}
 8001a4c:	200002ec 	.word	0x200002ec

08001a50 <_lseek_r>:
 8001a50:	b538      	push	{r3, r4, r5, lr}
 8001a52:	4d07      	ldr	r5, [pc, #28]	; (8001a70 <_lseek_r+0x20>)
 8001a54:	4604      	mov	r4, r0
 8001a56:	4608      	mov	r0, r1
 8001a58:	4611      	mov	r1, r2
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	602a      	str	r2, [r5, #0]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	f7ff fd2b 	bl	80014ba <_lseek>
 8001a64:	1c43      	adds	r3, r0, #1
 8001a66:	d102      	bne.n	8001a6e <_lseek_r+0x1e>
 8001a68:	682b      	ldr	r3, [r5, #0]
 8001a6a:	b103      	cbz	r3, 8001a6e <_lseek_r+0x1e>
 8001a6c:	6023      	str	r3, [r4, #0]
 8001a6e:	bd38      	pop	{r3, r4, r5, pc}
 8001a70:	200002ec 	.word	0x200002ec

08001a74 <_read_r>:
 8001a74:	b538      	push	{r3, r4, r5, lr}
 8001a76:	4d07      	ldr	r5, [pc, #28]	; (8001a94 <_read_r+0x20>)
 8001a78:	4604      	mov	r4, r0
 8001a7a:	4608      	mov	r0, r1
 8001a7c:	4611      	mov	r1, r2
 8001a7e:	2200      	movs	r2, #0
 8001a80:	602a      	str	r2, [r5, #0]
 8001a82:	461a      	mov	r2, r3
 8001a84:	f7ff fce0 	bl	8001448 <_read>
 8001a88:	1c43      	adds	r3, r0, #1
 8001a8a:	d102      	bne.n	8001a92 <_read_r+0x1e>
 8001a8c:	682b      	ldr	r3, [r5, #0]
 8001a8e:	b103      	cbz	r3, 8001a92 <_read_r+0x1e>
 8001a90:	6023      	str	r3, [r4, #0]
 8001a92:	bd38      	pop	{r3, r4, r5, pc}
 8001a94:	200002ec 	.word	0x200002ec

08001a98 <__errno>:
 8001a98:	4b01      	ldr	r3, [pc, #4]	; (8001aa0 <__errno+0x8>)
 8001a9a:	6818      	ldr	r0, [r3, #0]
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20000084 	.word	0x20000084

08001aa4 <__libc_init_array>:
 8001aa4:	b570      	push	{r4, r5, r6, lr}
 8001aa6:	4d0d      	ldr	r5, [pc, #52]	; (8001adc <__libc_init_array+0x38>)
 8001aa8:	4c0d      	ldr	r4, [pc, #52]	; (8001ae0 <__libc_init_array+0x3c>)
 8001aaa:	1b64      	subs	r4, r4, r5
 8001aac:	10a4      	asrs	r4, r4, #2
 8001aae:	2600      	movs	r6, #0
 8001ab0:	42a6      	cmp	r6, r4
 8001ab2:	d109      	bne.n	8001ac8 <__libc_init_array+0x24>
 8001ab4:	4d0b      	ldr	r5, [pc, #44]	; (8001ae4 <__libc_init_array+0x40>)
 8001ab6:	4c0c      	ldr	r4, [pc, #48]	; (8001ae8 <__libc_init_array+0x44>)
 8001ab8:	f000 fa12 	bl	8001ee0 <_init>
 8001abc:	1b64      	subs	r4, r4, r5
 8001abe:	10a4      	asrs	r4, r4, #2
 8001ac0:	2600      	movs	r6, #0
 8001ac2:	42a6      	cmp	r6, r4
 8001ac4:	d105      	bne.n	8001ad2 <__libc_init_array+0x2e>
 8001ac6:	bd70      	pop	{r4, r5, r6, pc}
 8001ac8:	f855 3b04 	ldr.w	r3, [r5], #4
 8001acc:	4798      	blx	r3
 8001ace:	3601      	adds	r6, #1
 8001ad0:	e7ee      	b.n	8001ab0 <__libc_init_array+0xc>
 8001ad2:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ad6:	4798      	blx	r3
 8001ad8:	3601      	adds	r6, #1
 8001ada:	e7f2      	b.n	8001ac2 <__libc_init_array+0x1e>
 8001adc:	08002100 	.word	0x08002100
 8001ae0:	08002100 	.word	0x08002100
 8001ae4:	08002100 	.word	0x08002100
 8001ae8:	08002104 	.word	0x08002104

08001aec <__retarget_lock_init_recursive>:
 8001aec:	4770      	bx	lr

08001aee <__retarget_lock_acquire_recursive>:
 8001aee:	4770      	bx	lr

08001af0 <__retarget_lock_release_recursive>:
 8001af0:	4770      	bx	lr
	...

08001af4 <_free_r>:
 8001af4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001af6:	2900      	cmp	r1, #0
 8001af8:	d044      	beq.n	8001b84 <_free_r+0x90>
 8001afa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001afe:	9001      	str	r0, [sp, #4]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f1a1 0404 	sub.w	r4, r1, #4
 8001b06:	bfb8      	it	lt
 8001b08:	18e4      	addlt	r4, r4, r3
 8001b0a:	f000 f8e7 	bl	8001cdc <__malloc_lock>
 8001b0e:	4a1e      	ldr	r2, [pc, #120]	; (8001b88 <_free_r+0x94>)
 8001b10:	9801      	ldr	r0, [sp, #4]
 8001b12:	6813      	ldr	r3, [r2, #0]
 8001b14:	b933      	cbnz	r3, 8001b24 <_free_r+0x30>
 8001b16:	6063      	str	r3, [r4, #4]
 8001b18:	6014      	str	r4, [r2, #0]
 8001b1a:	b003      	add	sp, #12
 8001b1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001b20:	f000 b8e2 	b.w	8001ce8 <__malloc_unlock>
 8001b24:	42a3      	cmp	r3, r4
 8001b26:	d908      	bls.n	8001b3a <_free_r+0x46>
 8001b28:	6825      	ldr	r5, [r4, #0]
 8001b2a:	1961      	adds	r1, r4, r5
 8001b2c:	428b      	cmp	r3, r1
 8001b2e:	bf01      	itttt	eq
 8001b30:	6819      	ldreq	r1, [r3, #0]
 8001b32:	685b      	ldreq	r3, [r3, #4]
 8001b34:	1949      	addeq	r1, r1, r5
 8001b36:	6021      	streq	r1, [r4, #0]
 8001b38:	e7ed      	b.n	8001b16 <_free_r+0x22>
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	b10b      	cbz	r3, 8001b44 <_free_r+0x50>
 8001b40:	42a3      	cmp	r3, r4
 8001b42:	d9fa      	bls.n	8001b3a <_free_r+0x46>
 8001b44:	6811      	ldr	r1, [r2, #0]
 8001b46:	1855      	adds	r5, r2, r1
 8001b48:	42a5      	cmp	r5, r4
 8001b4a:	d10b      	bne.n	8001b64 <_free_r+0x70>
 8001b4c:	6824      	ldr	r4, [r4, #0]
 8001b4e:	4421      	add	r1, r4
 8001b50:	1854      	adds	r4, r2, r1
 8001b52:	42a3      	cmp	r3, r4
 8001b54:	6011      	str	r1, [r2, #0]
 8001b56:	d1e0      	bne.n	8001b1a <_free_r+0x26>
 8001b58:	681c      	ldr	r4, [r3, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	6053      	str	r3, [r2, #4]
 8001b5e:	440c      	add	r4, r1
 8001b60:	6014      	str	r4, [r2, #0]
 8001b62:	e7da      	b.n	8001b1a <_free_r+0x26>
 8001b64:	d902      	bls.n	8001b6c <_free_r+0x78>
 8001b66:	230c      	movs	r3, #12
 8001b68:	6003      	str	r3, [r0, #0]
 8001b6a:	e7d6      	b.n	8001b1a <_free_r+0x26>
 8001b6c:	6825      	ldr	r5, [r4, #0]
 8001b6e:	1961      	adds	r1, r4, r5
 8001b70:	428b      	cmp	r3, r1
 8001b72:	bf04      	itt	eq
 8001b74:	6819      	ldreq	r1, [r3, #0]
 8001b76:	685b      	ldreq	r3, [r3, #4]
 8001b78:	6063      	str	r3, [r4, #4]
 8001b7a:	bf04      	itt	eq
 8001b7c:	1949      	addeq	r1, r1, r5
 8001b7e:	6021      	streq	r1, [r4, #0]
 8001b80:	6054      	str	r4, [r2, #4]
 8001b82:	e7ca      	b.n	8001b1a <_free_r+0x26>
 8001b84:	b003      	add	sp, #12
 8001b86:	bd30      	pop	{r4, r5, pc}
 8001b88:	200002f4 	.word	0x200002f4

08001b8c <malloc>:
 8001b8c:	4b02      	ldr	r3, [pc, #8]	; (8001b98 <malloc+0xc>)
 8001b8e:	4601      	mov	r1, r0
 8001b90:	6818      	ldr	r0, [r3, #0]
 8001b92:	f000 b823 	b.w	8001bdc <_malloc_r>
 8001b96:	bf00      	nop
 8001b98:	20000084 	.word	0x20000084

08001b9c <sbrk_aligned>:
 8001b9c:	b570      	push	{r4, r5, r6, lr}
 8001b9e:	4e0e      	ldr	r6, [pc, #56]	; (8001bd8 <sbrk_aligned+0x3c>)
 8001ba0:	460c      	mov	r4, r1
 8001ba2:	6831      	ldr	r1, [r6, #0]
 8001ba4:	4605      	mov	r5, r0
 8001ba6:	b911      	cbnz	r1, 8001bae <sbrk_aligned+0x12>
 8001ba8:	f000 f98a 	bl	8001ec0 <_sbrk_r>
 8001bac:	6030      	str	r0, [r6, #0]
 8001bae:	4621      	mov	r1, r4
 8001bb0:	4628      	mov	r0, r5
 8001bb2:	f000 f985 	bl	8001ec0 <_sbrk_r>
 8001bb6:	1c43      	adds	r3, r0, #1
 8001bb8:	d00a      	beq.n	8001bd0 <sbrk_aligned+0x34>
 8001bba:	1cc4      	adds	r4, r0, #3
 8001bbc:	f024 0403 	bic.w	r4, r4, #3
 8001bc0:	42a0      	cmp	r0, r4
 8001bc2:	d007      	beq.n	8001bd4 <sbrk_aligned+0x38>
 8001bc4:	1a21      	subs	r1, r4, r0
 8001bc6:	4628      	mov	r0, r5
 8001bc8:	f000 f97a 	bl	8001ec0 <_sbrk_r>
 8001bcc:	3001      	adds	r0, #1
 8001bce:	d101      	bne.n	8001bd4 <sbrk_aligned+0x38>
 8001bd0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8001bd4:	4620      	mov	r0, r4
 8001bd6:	bd70      	pop	{r4, r5, r6, pc}
 8001bd8:	200002f8 	.word	0x200002f8

08001bdc <_malloc_r>:
 8001bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001be0:	1ccd      	adds	r5, r1, #3
 8001be2:	f025 0503 	bic.w	r5, r5, #3
 8001be6:	3508      	adds	r5, #8
 8001be8:	2d0c      	cmp	r5, #12
 8001bea:	bf38      	it	cc
 8001bec:	250c      	movcc	r5, #12
 8001bee:	2d00      	cmp	r5, #0
 8001bf0:	4607      	mov	r7, r0
 8001bf2:	db01      	blt.n	8001bf8 <_malloc_r+0x1c>
 8001bf4:	42a9      	cmp	r1, r5
 8001bf6:	d905      	bls.n	8001c04 <_malloc_r+0x28>
 8001bf8:	230c      	movs	r3, #12
 8001bfa:	603b      	str	r3, [r7, #0]
 8001bfc:	2600      	movs	r6, #0
 8001bfe:	4630      	mov	r0, r6
 8001c00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c04:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8001cd8 <_malloc_r+0xfc>
 8001c08:	f000 f868 	bl	8001cdc <__malloc_lock>
 8001c0c:	f8d8 3000 	ldr.w	r3, [r8]
 8001c10:	461c      	mov	r4, r3
 8001c12:	bb5c      	cbnz	r4, 8001c6c <_malloc_r+0x90>
 8001c14:	4629      	mov	r1, r5
 8001c16:	4638      	mov	r0, r7
 8001c18:	f7ff ffc0 	bl	8001b9c <sbrk_aligned>
 8001c1c:	1c43      	adds	r3, r0, #1
 8001c1e:	4604      	mov	r4, r0
 8001c20:	d155      	bne.n	8001cce <_malloc_r+0xf2>
 8001c22:	f8d8 4000 	ldr.w	r4, [r8]
 8001c26:	4626      	mov	r6, r4
 8001c28:	2e00      	cmp	r6, #0
 8001c2a:	d145      	bne.n	8001cb8 <_malloc_r+0xdc>
 8001c2c:	2c00      	cmp	r4, #0
 8001c2e:	d048      	beq.n	8001cc2 <_malloc_r+0xe6>
 8001c30:	6823      	ldr	r3, [r4, #0]
 8001c32:	4631      	mov	r1, r6
 8001c34:	4638      	mov	r0, r7
 8001c36:	eb04 0903 	add.w	r9, r4, r3
 8001c3a:	f000 f941 	bl	8001ec0 <_sbrk_r>
 8001c3e:	4581      	cmp	r9, r0
 8001c40:	d13f      	bne.n	8001cc2 <_malloc_r+0xe6>
 8001c42:	6821      	ldr	r1, [r4, #0]
 8001c44:	1a6d      	subs	r5, r5, r1
 8001c46:	4629      	mov	r1, r5
 8001c48:	4638      	mov	r0, r7
 8001c4a:	f7ff ffa7 	bl	8001b9c <sbrk_aligned>
 8001c4e:	3001      	adds	r0, #1
 8001c50:	d037      	beq.n	8001cc2 <_malloc_r+0xe6>
 8001c52:	6823      	ldr	r3, [r4, #0]
 8001c54:	442b      	add	r3, r5
 8001c56:	6023      	str	r3, [r4, #0]
 8001c58:	f8d8 3000 	ldr.w	r3, [r8]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d038      	beq.n	8001cd2 <_malloc_r+0xf6>
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	42a2      	cmp	r2, r4
 8001c64:	d12b      	bne.n	8001cbe <_malloc_r+0xe2>
 8001c66:	2200      	movs	r2, #0
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	e00f      	b.n	8001c8c <_malloc_r+0xb0>
 8001c6c:	6822      	ldr	r2, [r4, #0]
 8001c6e:	1b52      	subs	r2, r2, r5
 8001c70:	d41f      	bmi.n	8001cb2 <_malloc_r+0xd6>
 8001c72:	2a0b      	cmp	r2, #11
 8001c74:	d917      	bls.n	8001ca6 <_malloc_r+0xca>
 8001c76:	1961      	adds	r1, r4, r5
 8001c78:	42a3      	cmp	r3, r4
 8001c7a:	6025      	str	r5, [r4, #0]
 8001c7c:	bf18      	it	ne
 8001c7e:	6059      	strne	r1, [r3, #4]
 8001c80:	6863      	ldr	r3, [r4, #4]
 8001c82:	bf08      	it	eq
 8001c84:	f8c8 1000 	streq.w	r1, [r8]
 8001c88:	5162      	str	r2, [r4, r5]
 8001c8a:	604b      	str	r3, [r1, #4]
 8001c8c:	4638      	mov	r0, r7
 8001c8e:	f104 060b 	add.w	r6, r4, #11
 8001c92:	f000 f829 	bl	8001ce8 <__malloc_unlock>
 8001c96:	f026 0607 	bic.w	r6, r6, #7
 8001c9a:	1d23      	adds	r3, r4, #4
 8001c9c:	1af2      	subs	r2, r6, r3
 8001c9e:	d0ae      	beq.n	8001bfe <_malloc_r+0x22>
 8001ca0:	1b9b      	subs	r3, r3, r6
 8001ca2:	50a3      	str	r3, [r4, r2]
 8001ca4:	e7ab      	b.n	8001bfe <_malloc_r+0x22>
 8001ca6:	42a3      	cmp	r3, r4
 8001ca8:	6862      	ldr	r2, [r4, #4]
 8001caa:	d1dd      	bne.n	8001c68 <_malloc_r+0x8c>
 8001cac:	f8c8 2000 	str.w	r2, [r8]
 8001cb0:	e7ec      	b.n	8001c8c <_malloc_r+0xb0>
 8001cb2:	4623      	mov	r3, r4
 8001cb4:	6864      	ldr	r4, [r4, #4]
 8001cb6:	e7ac      	b.n	8001c12 <_malloc_r+0x36>
 8001cb8:	4634      	mov	r4, r6
 8001cba:	6876      	ldr	r6, [r6, #4]
 8001cbc:	e7b4      	b.n	8001c28 <_malloc_r+0x4c>
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	e7cc      	b.n	8001c5c <_malloc_r+0x80>
 8001cc2:	230c      	movs	r3, #12
 8001cc4:	603b      	str	r3, [r7, #0]
 8001cc6:	4638      	mov	r0, r7
 8001cc8:	f000 f80e 	bl	8001ce8 <__malloc_unlock>
 8001ccc:	e797      	b.n	8001bfe <_malloc_r+0x22>
 8001cce:	6025      	str	r5, [r4, #0]
 8001cd0:	e7dc      	b.n	8001c8c <_malloc_r+0xb0>
 8001cd2:	605b      	str	r3, [r3, #4]
 8001cd4:	deff      	udf	#255	; 0xff
 8001cd6:	bf00      	nop
 8001cd8:	200002f4 	.word	0x200002f4

08001cdc <__malloc_lock>:
 8001cdc:	4801      	ldr	r0, [pc, #4]	; (8001ce4 <__malloc_lock+0x8>)
 8001cde:	f7ff bf06 	b.w	8001aee <__retarget_lock_acquire_recursive>
 8001ce2:	bf00      	nop
 8001ce4:	200002f0 	.word	0x200002f0

08001ce8 <__malloc_unlock>:
 8001ce8:	4801      	ldr	r0, [pc, #4]	; (8001cf0 <__malloc_unlock+0x8>)
 8001cea:	f7ff bf01 	b.w	8001af0 <__retarget_lock_release_recursive>
 8001cee:	bf00      	nop
 8001cf0:	200002f0 	.word	0x200002f0

08001cf4 <__sflush_r>:
 8001cf4:	898a      	ldrh	r2, [r1, #12]
 8001cf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cfa:	4605      	mov	r5, r0
 8001cfc:	0710      	lsls	r0, r2, #28
 8001cfe:	460c      	mov	r4, r1
 8001d00:	d458      	bmi.n	8001db4 <__sflush_r+0xc0>
 8001d02:	684b      	ldr	r3, [r1, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	dc05      	bgt.n	8001d14 <__sflush_r+0x20>
 8001d08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	dc02      	bgt.n	8001d14 <__sflush_r+0x20>
 8001d0e:	2000      	movs	r0, #0
 8001d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001d16:	2e00      	cmp	r6, #0
 8001d18:	d0f9      	beq.n	8001d0e <__sflush_r+0x1a>
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001d20:	682f      	ldr	r7, [r5, #0]
 8001d22:	6a21      	ldr	r1, [r4, #32]
 8001d24:	602b      	str	r3, [r5, #0]
 8001d26:	d032      	beq.n	8001d8e <__sflush_r+0x9a>
 8001d28:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001d2a:	89a3      	ldrh	r3, [r4, #12]
 8001d2c:	075a      	lsls	r2, r3, #29
 8001d2e:	d505      	bpl.n	8001d3c <__sflush_r+0x48>
 8001d30:	6863      	ldr	r3, [r4, #4]
 8001d32:	1ac0      	subs	r0, r0, r3
 8001d34:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001d36:	b10b      	cbz	r3, 8001d3c <__sflush_r+0x48>
 8001d38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d3a:	1ac0      	subs	r0, r0, r3
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	4602      	mov	r2, r0
 8001d40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001d42:	6a21      	ldr	r1, [r4, #32]
 8001d44:	4628      	mov	r0, r5
 8001d46:	47b0      	blx	r6
 8001d48:	1c43      	adds	r3, r0, #1
 8001d4a:	89a3      	ldrh	r3, [r4, #12]
 8001d4c:	d106      	bne.n	8001d5c <__sflush_r+0x68>
 8001d4e:	6829      	ldr	r1, [r5, #0]
 8001d50:	291d      	cmp	r1, #29
 8001d52:	d82b      	bhi.n	8001dac <__sflush_r+0xb8>
 8001d54:	4a29      	ldr	r2, [pc, #164]	; (8001dfc <__sflush_r+0x108>)
 8001d56:	410a      	asrs	r2, r1
 8001d58:	07d6      	lsls	r6, r2, #31
 8001d5a:	d427      	bmi.n	8001dac <__sflush_r+0xb8>
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	6062      	str	r2, [r4, #4]
 8001d60:	04d9      	lsls	r1, r3, #19
 8001d62:	6922      	ldr	r2, [r4, #16]
 8001d64:	6022      	str	r2, [r4, #0]
 8001d66:	d504      	bpl.n	8001d72 <__sflush_r+0x7e>
 8001d68:	1c42      	adds	r2, r0, #1
 8001d6a:	d101      	bne.n	8001d70 <__sflush_r+0x7c>
 8001d6c:	682b      	ldr	r3, [r5, #0]
 8001d6e:	b903      	cbnz	r3, 8001d72 <__sflush_r+0x7e>
 8001d70:	6560      	str	r0, [r4, #84]	; 0x54
 8001d72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001d74:	602f      	str	r7, [r5, #0]
 8001d76:	2900      	cmp	r1, #0
 8001d78:	d0c9      	beq.n	8001d0e <__sflush_r+0x1a>
 8001d7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001d7e:	4299      	cmp	r1, r3
 8001d80:	d002      	beq.n	8001d88 <__sflush_r+0x94>
 8001d82:	4628      	mov	r0, r5
 8001d84:	f7ff feb6 	bl	8001af4 <_free_r>
 8001d88:	2000      	movs	r0, #0
 8001d8a:	6360      	str	r0, [r4, #52]	; 0x34
 8001d8c:	e7c0      	b.n	8001d10 <__sflush_r+0x1c>
 8001d8e:	2301      	movs	r3, #1
 8001d90:	4628      	mov	r0, r5
 8001d92:	47b0      	blx	r6
 8001d94:	1c41      	adds	r1, r0, #1
 8001d96:	d1c8      	bne.n	8001d2a <__sflush_r+0x36>
 8001d98:	682b      	ldr	r3, [r5, #0]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d0c5      	beq.n	8001d2a <__sflush_r+0x36>
 8001d9e:	2b1d      	cmp	r3, #29
 8001da0:	d001      	beq.n	8001da6 <__sflush_r+0xb2>
 8001da2:	2b16      	cmp	r3, #22
 8001da4:	d101      	bne.n	8001daa <__sflush_r+0xb6>
 8001da6:	602f      	str	r7, [r5, #0]
 8001da8:	e7b1      	b.n	8001d0e <__sflush_r+0x1a>
 8001daa:	89a3      	ldrh	r3, [r4, #12]
 8001dac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001db0:	81a3      	strh	r3, [r4, #12]
 8001db2:	e7ad      	b.n	8001d10 <__sflush_r+0x1c>
 8001db4:	690f      	ldr	r7, [r1, #16]
 8001db6:	2f00      	cmp	r7, #0
 8001db8:	d0a9      	beq.n	8001d0e <__sflush_r+0x1a>
 8001dba:	0793      	lsls	r3, r2, #30
 8001dbc:	680e      	ldr	r6, [r1, #0]
 8001dbe:	bf08      	it	eq
 8001dc0:	694b      	ldreq	r3, [r1, #20]
 8001dc2:	600f      	str	r7, [r1, #0]
 8001dc4:	bf18      	it	ne
 8001dc6:	2300      	movne	r3, #0
 8001dc8:	eba6 0807 	sub.w	r8, r6, r7
 8001dcc:	608b      	str	r3, [r1, #8]
 8001dce:	f1b8 0f00 	cmp.w	r8, #0
 8001dd2:	dd9c      	ble.n	8001d0e <__sflush_r+0x1a>
 8001dd4:	6a21      	ldr	r1, [r4, #32]
 8001dd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001dd8:	4643      	mov	r3, r8
 8001dda:	463a      	mov	r2, r7
 8001ddc:	4628      	mov	r0, r5
 8001dde:	47b0      	blx	r6
 8001de0:	2800      	cmp	r0, #0
 8001de2:	dc06      	bgt.n	8001df2 <__sflush_r+0xfe>
 8001de4:	89a3      	ldrh	r3, [r4, #12]
 8001de6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001dea:	81a3      	strh	r3, [r4, #12]
 8001dec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001df0:	e78e      	b.n	8001d10 <__sflush_r+0x1c>
 8001df2:	4407      	add	r7, r0
 8001df4:	eba8 0800 	sub.w	r8, r8, r0
 8001df8:	e7e9      	b.n	8001dce <__sflush_r+0xda>
 8001dfa:	bf00      	nop
 8001dfc:	dfbffffe 	.word	0xdfbffffe

08001e00 <_fflush_r>:
 8001e00:	b538      	push	{r3, r4, r5, lr}
 8001e02:	690b      	ldr	r3, [r1, #16]
 8001e04:	4605      	mov	r5, r0
 8001e06:	460c      	mov	r4, r1
 8001e08:	b913      	cbnz	r3, 8001e10 <_fflush_r+0x10>
 8001e0a:	2500      	movs	r5, #0
 8001e0c:	4628      	mov	r0, r5
 8001e0e:	bd38      	pop	{r3, r4, r5, pc}
 8001e10:	b118      	cbz	r0, 8001e1a <_fflush_r+0x1a>
 8001e12:	6a03      	ldr	r3, [r0, #32]
 8001e14:	b90b      	cbnz	r3, 8001e1a <_fflush_r+0x1a>
 8001e16:	f7ff fcd3 	bl	80017c0 <__sinit>
 8001e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0f3      	beq.n	8001e0a <_fflush_r+0xa>
 8001e22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001e24:	07d0      	lsls	r0, r2, #31
 8001e26:	d404      	bmi.n	8001e32 <_fflush_r+0x32>
 8001e28:	0599      	lsls	r1, r3, #22
 8001e2a:	d402      	bmi.n	8001e32 <_fflush_r+0x32>
 8001e2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e2e:	f7ff fe5e 	bl	8001aee <__retarget_lock_acquire_recursive>
 8001e32:	4628      	mov	r0, r5
 8001e34:	4621      	mov	r1, r4
 8001e36:	f7ff ff5d 	bl	8001cf4 <__sflush_r>
 8001e3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001e3c:	07da      	lsls	r2, r3, #31
 8001e3e:	4605      	mov	r5, r0
 8001e40:	d4e4      	bmi.n	8001e0c <_fflush_r+0xc>
 8001e42:	89a3      	ldrh	r3, [r4, #12]
 8001e44:	059b      	lsls	r3, r3, #22
 8001e46:	d4e1      	bmi.n	8001e0c <_fflush_r+0xc>
 8001e48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e4a:	f7ff fe51 	bl	8001af0 <__retarget_lock_release_recursive>
 8001e4e:	e7dd      	b.n	8001e0c <_fflush_r+0xc>

08001e50 <__swhatbuf_r>:
 8001e50:	b570      	push	{r4, r5, r6, lr}
 8001e52:	460c      	mov	r4, r1
 8001e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e58:	2900      	cmp	r1, #0
 8001e5a:	b096      	sub	sp, #88	; 0x58
 8001e5c:	4615      	mov	r5, r2
 8001e5e:	461e      	mov	r6, r3
 8001e60:	da0d      	bge.n	8001e7e <__swhatbuf_r+0x2e>
 8001e62:	89a3      	ldrh	r3, [r4, #12]
 8001e64:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001e68:	f04f 0100 	mov.w	r1, #0
 8001e6c:	bf0c      	ite	eq
 8001e6e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8001e72:	2340      	movne	r3, #64	; 0x40
 8001e74:	2000      	movs	r0, #0
 8001e76:	6031      	str	r1, [r6, #0]
 8001e78:	602b      	str	r3, [r5, #0]
 8001e7a:	b016      	add	sp, #88	; 0x58
 8001e7c:	bd70      	pop	{r4, r5, r6, pc}
 8001e7e:	466a      	mov	r2, sp
 8001e80:	f000 f80c 	bl	8001e9c <_fstat_r>
 8001e84:	2800      	cmp	r0, #0
 8001e86:	dbec      	blt.n	8001e62 <__swhatbuf_r+0x12>
 8001e88:	9901      	ldr	r1, [sp, #4]
 8001e8a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8001e8e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8001e92:	4259      	negs	r1, r3
 8001e94:	4159      	adcs	r1, r3
 8001e96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e9a:	e7eb      	b.n	8001e74 <__swhatbuf_r+0x24>

08001e9c <_fstat_r>:
 8001e9c:	b538      	push	{r3, r4, r5, lr}
 8001e9e:	4d07      	ldr	r5, [pc, #28]	; (8001ebc <_fstat_r+0x20>)
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	4604      	mov	r4, r0
 8001ea4:	4608      	mov	r0, r1
 8001ea6:	4611      	mov	r1, r2
 8001ea8:	602b      	str	r3, [r5, #0]
 8001eaa:	f7ff faf6 	bl	800149a <_fstat>
 8001eae:	1c43      	adds	r3, r0, #1
 8001eb0:	d102      	bne.n	8001eb8 <_fstat_r+0x1c>
 8001eb2:	682b      	ldr	r3, [r5, #0]
 8001eb4:	b103      	cbz	r3, 8001eb8 <_fstat_r+0x1c>
 8001eb6:	6023      	str	r3, [r4, #0]
 8001eb8:	bd38      	pop	{r3, r4, r5, pc}
 8001eba:	bf00      	nop
 8001ebc:	200002ec 	.word	0x200002ec

08001ec0 <_sbrk_r>:
 8001ec0:	b538      	push	{r3, r4, r5, lr}
 8001ec2:	4d06      	ldr	r5, [pc, #24]	; (8001edc <_sbrk_r+0x1c>)
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	4604      	mov	r4, r0
 8001ec8:	4608      	mov	r0, r1
 8001eca:	602b      	str	r3, [r5, #0]
 8001ecc:	f7ff fb02 	bl	80014d4 <_sbrk>
 8001ed0:	1c43      	adds	r3, r0, #1
 8001ed2:	d102      	bne.n	8001eda <_sbrk_r+0x1a>
 8001ed4:	682b      	ldr	r3, [r5, #0]
 8001ed6:	b103      	cbz	r3, 8001eda <_sbrk_r+0x1a>
 8001ed8:	6023      	str	r3, [r4, #0]
 8001eda:	bd38      	pop	{r3, r4, r5, pc}
 8001edc:	200002ec 	.word	0x200002ec

08001ee0 <_init>:
 8001ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ee2:	bf00      	nop
 8001ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ee6:	bc08      	pop	{r3}
 8001ee8:	469e      	mov	lr, r3
 8001eea:	4770      	bx	lr

08001eec <_fini>:
 8001eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eee:	bf00      	nop
 8001ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ef2:	bc08      	pop	{r3}
 8001ef4:	469e      	mov	lr, r3
 8001ef6:	4770      	bx	lr
