0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/chine/Desktop/ReSimPlus/Generated_Artifact/ICAP_VIRTEX4_WRAPPER.v,1569382733,verilog,,,,ICAP_VIRTEX4_WRAPPER,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/Generated_Artifact/arith.v,1569368308,verilog,,,,arith,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/Generated_Artifact/count.v,1569304788,verilog,,,,count,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/Vivado_Project/DEMO.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/core/RRs/RR0/count_down.v,1569304112,verilog,,,,count_down,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/core/RRs/RR0/count_up.v,1569305127,verilog,,,,count_up,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/core/RRs/RR0/up_counter.v,1569296452,verilog,,,,up_counter,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/core/RRs/RR1/arith_adder.v,1569334392,verilog,,,,arith_adder,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/core/RRs/RR1/arith_subtractor.v,1569334977,verilog,,,,arith_subtractor,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/core/Static/icapi.v,1569234691,verilog,,,,icapi,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/core/Static/top.v,1569389730,verilog,,,,top,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/testbench/memctrl.sv,1569320347,systemVerilog,,,,memctrl,,xil_defaultlib,,,,,,
C:/Users/chine/Desktop/ReSimPlus/testbench/testbench.sv,1569397682,systemVerilog,,,,testbench,,xil_defaultlib,,,,,,
