

================================================================
== Vitis HLS Report for 'dec_MIMD_Pipeline_VITIS_LOOP_45_2'
================================================================
* Date:           Sun Apr 21 13:47:43 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dec_MIMD
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_2  |       47|       47|        39|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [dec_MIMD/core.c:45]   --->   Operation 42 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln45 = store i4 0, i4 %i" [dec_MIMD/core.c:45]   --->   Operation 43 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body20"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [dec_MIMD/core.c:45]   --->   Operation 45 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.73ns)   --->   "%icmp_ln45 = icmp_eq  i4 %i_2, i4 10" [dec_MIMD/core.c:45]   --->   Operation 46 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln45 = add i4 %i_2, i4 1" [dec_MIMD/core.c:45]   --->   Operation 47 'add' 'add_ln45' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.body20.split, void %VITIS_LOOP_106_4.loopexit2.exitStub" [dec_MIMD/core.c:45]   --->   Operation 48 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i4 %i_2" [dec_MIMD/core.c:45]   --->   Operation 49 'zext' 'zext_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ALU_operation_addr = getelementptr i32 %ALU_operation, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:48]   --->   Operation 50 'getelementptr' 'ALU_operation_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%ALU_operation_load = load i4 %ALU_operation_addr" [dec_MIMD/core.c:48]   --->   Operation 51 'load' 'ALU_operation_load' <Predicate = (!icmp_ln45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln45 = store i4 %add_ln45, i4 %i" [dec_MIMD/core.c:45]   --->   Operation 52 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body20" [dec_MIMD/core.c:45]   --->   Operation 53 'br' 'br_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [dec_MIMD/core.c:45]   --->   Operation 54 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [dec_MIMD/core.c:45]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [dec_MIMD/core.c:45]   --->   Operation 56 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (2.32ns)   --->   "%ALU_operation_load = load i4 %ALU_operation_addr" [dec_MIMD/core.c:48]   --->   Operation 57 'load' 'ALU_operation_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%data_result_addr = getelementptr i32 %data_result, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:93]   --->   Operation 58 'getelementptr' 'data_result_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.23ns)   --->   "%switch_ln48 = switch i32 %ALU_operation_load, void %sw.default, i32 0, void %sw.bb, i32 1, void %sw.bb28, i32 2, void %sw.bb34, i32 3, void %sw.bb40, i32 4, void %sw.bb46, i32 5, void %sw.bb51, i32 6, void %sw.bb57, i32 7, void %sw.bb65, i32 8, void %sw.bb72, i32 9, void %sw.bb80" [dec_MIMD/core.c:48]   --->   Operation 59 'switch' 'switch_ln48' <Predicate = true> <Delay = 2.23>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%data_a_addr_6 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:88]   --->   Operation 60 'getelementptr' 'data_a_addr_6' <Predicate = (ALU_operation_load == 9)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%data_a_load_6 = load i6 %data_a_addr_6" [dec_MIMD/core.c:88]   --->   Operation 61 'load' 'data_a_load_6' <Predicate = (ALU_operation_load == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%data_b_addr_6 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:88]   --->   Operation 62 'getelementptr' 'data_b_addr_6' <Predicate = (ALU_operation_load == 9)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%data_b_load_6 = load i6 %data_b_addr_6" [dec_MIMD/core.c:88]   --->   Operation 63 'load' 'data_b_load_6' <Predicate = (ALU_operation_load == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%data_a_addr_5 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:84]   --->   Operation 64 'getelementptr' 'data_a_addr_5' <Predicate = (ALU_operation_load == 8)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%data_a_load_5 = load i6 %data_a_addr_5" [dec_MIMD/core.c:84]   --->   Operation 65 'load' 'data_a_load_5' <Predicate = (ALU_operation_load == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%data_b_addr_5 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:84]   --->   Operation 66 'getelementptr' 'data_b_addr_5' <Predicate = (ALU_operation_load == 8)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%data_b_load_5 = load i6 %data_b_addr_5" [dec_MIMD/core.c:84]   --->   Operation 67 'load' 'data_b_load_5' <Predicate = (ALU_operation_load == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%data_a_addr_4 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:80]   --->   Operation 68 'getelementptr' 'data_a_addr_4' <Predicate = (ALU_operation_load == 7)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%data_a_load_4 = load i6 %data_a_addr_4" [dec_MIMD/core.c:80]   --->   Operation 69 'load' 'data_a_load_4' <Predicate = (ALU_operation_load == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%data_b_addr_4 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:80]   --->   Operation 70 'getelementptr' 'data_b_addr_4' <Predicate = (ALU_operation_load == 7)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%data_b_load_4 = load i6 %data_b_addr_4" [dec_MIMD/core.c:80]   --->   Operation 71 'load' 'data_b_load_4' <Predicate = (ALU_operation_load == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%data_a_addr_3 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:76]   --->   Operation 72 'getelementptr' 'data_a_addr_3' <Predicate = (ALU_operation_load == 6)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%data_a_load_3 = load i6 %data_a_addr_3" [dec_MIMD/core.c:76]   --->   Operation 73 'load' 'data_a_load_3' <Predicate = (ALU_operation_load == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%data_b_addr_3 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:76]   --->   Operation 74 'getelementptr' 'data_b_addr_3' <Predicate = (ALU_operation_load == 6)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%data_b_load_3 = load i6 %data_b_addr_3" [dec_MIMD/core.c:76]   --->   Operation 75 'load' 'data_b_load_3' <Predicate = (ALU_operation_load == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%data_b_addr_2 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:72]   --->   Operation 76 'getelementptr' 'data_b_addr_2' <Predicate = (ALU_operation_load == 5)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%data_b_load_2 = load i6 %data_b_addr_2" [dec_MIMD/core.c:72]   --->   Operation 77 'load' 'data_b_load_2' <Predicate = (ALU_operation_load == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%data_a_addr_2 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:68]   --->   Operation 78 'getelementptr' 'data_a_addr_2' <Predicate = (ALU_operation_load == 4)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%data_a_load_2 = load i6 %data_a_addr_2" [dec_MIMD/core.c:68]   --->   Operation 79 'load' 'data_a_load_2' <Predicate = (ALU_operation_load == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%data_b_addr_1 = getelementptr i32 %data_b, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:64]   --->   Operation 80 'getelementptr' 'data_b_addr_1' <Predicate = (ALU_operation_load == 3)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%data_b_load_1 = load i6 %data_b_addr_1" [dec_MIMD/core.c:64]   --->   Operation 81 'load' 'data_b_load_1' <Predicate = (ALU_operation_load == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%data_a_addr_1 = getelementptr i32 %data_a, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:60]   --->   Operation 82 'getelementptr' 'data_a_addr_1' <Predicate = (ALU_operation_load == 2)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%data_a_load_1 = load i6 %data_a_addr_1" [dec_MIMD/core.c:60]   --->   Operation 83 'load' 'data_a_load_1' <Predicate = (ALU_operation_load == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%data_b_addr = getelementptr i32 %data_b, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:56]   --->   Operation 84 'getelementptr' 'data_b_addr' <Predicate = (ALU_operation_load == 1)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%data_b_load = load i6 %data_b_addr" [dec_MIMD/core.c:56]   --->   Operation 85 'load' 'data_b_load' <Predicate = (ALU_operation_load == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%data_a_addr = getelementptr i32 %data_a, i64 0, i64 %zext_ln45" [dec_MIMD/core.c:52]   --->   Operation 86 'getelementptr' 'data_a_addr' <Predicate = (ALU_operation_load == 0)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%data_a_load = load i6 %data_a_addr" [dec_MIMD/core.c:52]   --->   Operation 87 'load' 'data_a_load' <Predicate = (ALU_operation_load == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 88 [1/2] (3.25ns)   --->   "%data_a_load_6 = load i6 %data_a_addr_6" [dec_MIMD/core.c:88]   --->   Operation 88 'load' 'data_a_load_6' <Predicate = (ALU_operation_load == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%data_b_load_6 = load i6 %data_b_addr_6" [dec_MIMD/core.c:88]   --->   Operation 89 'load' 'data_b_load_6' <Predicate = (ALU_operation_load == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%data_a_load_5 = load i6 %data_a_addr_5" [dec_MIMD/core.c:84]   --->   Operation 90 'load' 'data_a_load_5' <Predicate = (ALU_operation_load == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%data_b_load_5 = load i6 %data_b_addr_5" [dec_MIMD/core.c:84]   --->   Operation 91 'load' 'data_b_load_5' <Predicate = (ALU_operation_load == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%data_a_load_4 = load i6 %data_a_addr_4" [dec_MIMD/core.c:80]   --->   Operation 92 'load' 'data_a_load_4' <Predicate = (ALU_operation_load == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%data_b_load_4 = load i6 %data_b_addr_4" [dec_MIMD/core.c:80]   --->   Operation 93 'load' 'data_b_load_4' <Predicate = (ALU_operation_load == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 94 [1/1] (2.55ns)   --->   "%sub_ln80 = sub i32 %data_a_load_4, i32 %data_b_load_4" [dec_MIMD/core.c:80]   --->   Operation 94 'sub' 'sub_ln80' <Predicate = (ALU_operation_load == 7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%data_a_load_3 = load i6 %data_a_addr_3" [dec_MIMD/core.c:76]   --->   Operation 95 'load' 'data_a_load_3' <Predicate = (ALU_operation_load == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%data_b_load_3 = load i6 %data_b_addr_3" [dec_MIMD/core.c:76]   --->   Operation 96 'load' 'data_b_load_3' <Predicate = (ALU_operation_load == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 97 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %data_b_load_3, i32 %data_a_load_3" [dec_MIMD/core.c:76]   --->   Operation 97 'add' 'add_ln76' <Predicate = (ALU_operation_load == 6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%data_b_load_2 = load i6 %data_b_addr_2" [dec_MIMD/core.c:72]   --->   Operation 98 'load' 'data_b_load_2' <Predicate = (ALU_operation_load == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_b_load_2, i32 31" [dec_MIMD/core.c:72]   --->   Operation 99 'bitselect' 'tmp_1' <Predicate = (ALU_operation_load == 5)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (2.55ns)   --->   "%sub_ln72 = sub i32 0, i32 %data_b_load_2" [dec_MIMD/core.c:72]   --->   Operation 100 'sub' 'sub_ln72' <Predicate = (ALU_operation_load == 5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln72_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln72, i32 1, i32 31" [dec_MIMD/core.c:72]   --->   Operation 101 'partselect' 'lshr_ln72_1' <Predicate = (ALU_operation_load == 5)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln72_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_b_load_2, i32 1, i32 31" [dec_MIMD/core.c:72]   --->   Operation 102 'partselect' 'lshr_ln72_2' <Predicate = (ALU_operation_load == 5)> <Delay = 0.00>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%data_a_load_2 = load i6 %data_a_addr_2" [dec_MIMD/core.c:68]   --->   Operation 103 'load' 'data_a_load_2' <Predicate = (ALU_operation_load == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_a_load_2, i32 31" [dec_MIMD/core.c:68]   --->   Operation 104 'bitselect' 'tmp' <Predicate = (ALU_operation_load == 4)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.55ns)   --->   "%sub_ln68 = sub i32 0, i32 %data_a_load_2" [dec_MIMD/core.c:68]   --->   Operation 105 'sub' 'sub_ln68' <Predicate = (ALU_operation_load == 4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%lshr_ln68_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln68, i32 1, i32 31" [dec_MIMD/core.c:68]   --->   Operation 106 'partselect' 'lshr_ln68_1' <Predicate = (ALU_operation_load == 4)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%lshr_ln68_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_a_load_2, i32 1, i32 31" [dec_MIMD/core.c:68]   --->   Operation 107 'partselect' 'lshr_ln68_2' <Predicate = (ALU_operation_load == 4)> <Delay = 0.00>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%data_b_load_1 = load i6 %data_b_addr_1" [dec_MIMD/core.c:64]   --->   Operation 108 'load' 'data_b_load_1' <Predicate = (ALU_operation_load == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%data_a_load_1 = load i6 %data_a_addr_1" [dec_MIMD/core.c:60]   --->   Operation 109 'load' 'data_a_load_1' <Predicate = (ALU_operation_load == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%data_b_load = load i6 %data_b_addr" [dec_MIMD/core.c:56]   --->   Operation 110 'load' 'data_b_load' <Predicate = (ALU_operation_load == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%data_a_load = load i6 %data_a_addr" [dec_MIMD/core.c:52]   --->   Operation 111 'load' 'data_a_load' <Predicate = (ALU_operation_load == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 112 [36/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 112 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [2/2] (6.91ns)   --->   "%mul_ln84 = mul i32 %data_b_load_5, i32 %data_a_load_5" [dec_MIMD/core.c:84]   --->   Operation 113 'mul' 'mul_ln84' <Predicate = (ALU_operation_load == 8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i31 %lshr_ln72_1" [dec_MIMD/core.c:72]   --->   Operation 114 'zext' 'zext_ln72' <Predicate = (ALU_operation_load == 5 & tmp_1)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.52ns)   --->   "%sub_ln72_1 = sub i32 0, i32 %zext_ln72" [dec_MIMD/core.c:72]   --->   Operation 115 'sub' 'sub_ln72_1' <Predicate = (ALU_operation_load == 5 & tmp_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i31 %lshr_ln72_2" [dec_MIMD/core.c:72]   --->   Operation 116 'zext' 'zext_ln72_1' <Predicate = (ALU_operation_load == 5 & !tmp_1)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.69ns)   --->   "%select_ln72 = select i1 %tmp_1, i32 %sub_ln72_1, i32 %zext_ln72_1" [dec_MIMD/core.c:72]   --->   Operation 117 'select' 'select_ln72' <Predicate = (ALU_operation_load == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i31 %lshr_ln68_1" [dec_MIMD/core.c:68]   --->   Operation 118 'zext' 'zext_ln68' <Predicate = (ALU_operation_load == 4 & tmp)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.52ns)   --->   "%sub_ln68_1 = sub i32 0, i32 %zext_ln68" [dec_MIMD/core.c:68]   --->   Operation 119 'sub' 'sub_ln68_1' <Predicate = (ALU_operation_load == 4 & tmp)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i31 %lshr_ln68_2" [dec_MIMD/core.c:68]   --->   Operation 120 'zext' 'zext_ln68_1' <Predicate = (ALU_operation_load == 4 & !tmp)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.69ns)   --->   "%select_ln68 = select i1 %tmp, i32 %sub_ln68_1, i32 %zext_ln68_1" [dec_MIMD/core.c:68]   --->   Operation 121 'select' 'select_ln68' <Predicate = (ALU_operation_load == 4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 122 [35/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 122 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/2] (6.91ns)   --->   "%mul_ln84 = mul i32 %data_b_load_5, i32 %data_a_load_5" [dec_MIMD/core.c:84]   --->   Operation 123 'mul' 'mul_ln84' <Predicate = (ALU_operation_load == 8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 124 [34/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 124 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 125 [33/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 125 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 126 [32/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 126 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 127 [31/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 127 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 128 [30/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 128 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 129 [29/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 129 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 130 [28/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 130 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 131 [27/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 131 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 132 [26/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 132 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 133 [25/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 133 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 134 [24/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 134 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 135 [23/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 135 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 136 [22/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 136 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 137 [21/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 137 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 138 [20/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 138 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 139 [19/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 139 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 140 [18/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 140 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 141 [17/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 141 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 142 [16/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 142 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 143 [15/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 143 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 144 [14/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 144 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 145 [13/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 145 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 146 [12/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 146 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 147 [11/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 147 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 148 [10/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 148 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 149 [9/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 149 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 150 [8/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 150 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 151 [7/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 151 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 152 [6/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 152 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 153 [5/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 153 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 154 [4/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 154 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 155 [3/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 155 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 156 [2/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 156 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 184 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 6.65>
ST_39 : Operation 157 [1/36] (4.33ns)   --->   "%sdiv_ln88 = sdiv i32 %data_a_load_6, i32 %data_b_load_6" [dec_MIMD/core.c:88]   --->   Operation 157 'sdiv' 'sdiv_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 158 [1/1] (2.32ns)   --->   "%store_ln88 = store i32 %sdiv_ln88, i4 %data_result_addr" [dec_MIMD/core.c:88]   --->   Operation 158 'store' 'store_ln88' <Predicate = (ALU_operation_load == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc90" [dec_MIMD/core.c:89]   --->   Operation 159 'br' 'br_ln89' <Predicate = (ALU_operation_load == 9)> <Delay = 0.00>
ST_39 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln84 = store i32 %mul_ln84, i4 %data_result_addr" [dec_MIMD/core.c:84]   --->   Operation 160 'store' 'store_ln84' <Predicate = (ALU_operation_load == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc90" [dec_MIMD/core.c:85]   --->   Operation 161 'br' 'br_ln85' <Predicate = (ALU_operation_load == 8)> <Delay = 0.00>
ST_39 : Operation 162 [1/1] (2.32ns)   --->   "%store_ln80 = store i32 %sub_ln80, i4 %data_result_addr" [dec_MIMD/core.c:80]   --->   Operation 162 'store' 'store_ln80' <Predicate = (ALU_operation_load == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc90" [dec_MIMD/core.c:81]   --->   Operation 163 'br' 'br_ln81' <Predicate = (ALU_operation_load == 7)> <Delay = 0.00>
ST_39 : Operation 164 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %add_ln76, i4 %data_result_addr" [dec_MIMD/core.c:76]   --->   Operation 164 'store' 'store_ln76' <Predicate = (ALU_operation_load == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc90" [dec_MIMD/core.c:77]   --->   Operation 165 'br' 'br_ln77' <Predicate = (ALU_operation_load == 6)> <Delay = 0.00>
ST_39 : Operation 166 [1/1] (2.32ns)   --->   "%store_ln72 = store i32 %select_ln72, i4 %data_result_addr" [dec_MIMD/core.c:72]   --->   Operation 166 'store' 'store_ln72' <Predicate = (ALU_operation_load == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.inc90" [dec_MIMD/core.c:73]   --->   Operation 167 'br' 'br_ln73' <Predicate = (ALU_operation_load == 5)> <Delay = 0.00>
ST_39 : Operation 168 [1/1] (2.32ns)   --->   "%store_ln68 = store i32 %select_ln68, i4 %data_result_addr" [dec_MIMD/core.c:68]   --->   Operation 168 'store' 'store_ln68' <Predicate = (ALU_operation_load == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc90" [dec_MIMD/core.c:69]   --->   Operation 169 'br' 'br_ln69' <Predicate = (ALU_operation_load == 4)> <Delay = 0.00>
ST_39 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i32 %data_b_load_1, i32 1" [dec_MIMD/core.c:64]   --->   Operation 170 'shl' 'shl_ln64' <Predicate = (ALU_operation_load == 3)> <Delay = 0.00>
ST_39 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln64 = store i32 %shl_ln64, i4 %data_result_addr" [dec_MIMD/core.c:64]   --->   Operation 171 'store' 'store_ln64' <Predicate = (ALU_operation_load == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc90" [dec_MIMD/core.c:65]   --->   Operation 172 'br' 'br_ln65' <Predicate = (ALU_operation_load == 3)> <Delay = 0.00>
ST_39 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i32 %data_a_load_1, i32 1" [dec_MIMD/core.c:60]   --->   Operation 173 'shl' 'shl_ln60' <Predicate = (ALU_operation_load == 2)> <Delay = 0.00>
ST_39 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln60 = store i32 %shl_ln60, i4 %data_result_addr" [dec_MIMD/core.c:60]   --->   Operation 174 'store' 'store_ln60' <Predicate = (ALU_operation_load == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc90" [dec_MIMD/core.c:61]   --->   Operation 175 'br' 'br_ln61' <Predicate = (ALU_operation_load == 2)> <Delay = 0.00>
ST_39 : Operation 176 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %data_b_load, i32 27" [dec_MIMD/core.c:56]   --->   Operation 176 'add' 'add_ln56' <Predicate = (ALU_operation_load == 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln56 = store i32 %add_ln56, i4 %data_result_addr" [dec_MIMD/core.c:56]   --->   Operation 177 'store' 'store_ln56' <Predicate = (ALU_operation_load == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc90" [dec_MIMD/core.c:57]   --->   Operation 178 'br' 'br_ln57' <Predicate = (ALU_operation_load == 1)> <Delay = 0.00>
ST_39 : Operation 179 [1/1] (2.55ns)   --->   "%add_ln52 = add i32 %data_a_load, i32 27" [dec_MIMD/core.c:52]   --->   Operation 179 'add' 'add_ln52' <Predicate = (ALU_operation_load == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln52 = store i32 %add_ln52, i4 %data_result_addr" [dec_MIMD/core.c:52]   --->   Operation 180 'store' 'store_ln52' <Predicate = (ALU_operation_load == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc90" [dec_MIMD/core.c:53]   --->   Operation 181 'br' 'br_ln53' <Predicate = (ALU_operation_load == 0)> <Delay = 0.00>
ST_39 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln93 = store i32 0, i4 %data_result_addr" [dec_MIMD/core.c:93]   --->   Operation 182 'store' 'store_ln93' <Predicate = (ALU_operation_load != 0 & ALU_operation_load != 1 & ALU_operation_load != 2 & ALU_operation_load != 3 & ALU_operation_load != 4 & ALU_operation_load != 5 & ALU_operation_load != 6 & ALU_operation_load != 7 & ALU_operation_load != 8 & ALU_operation_load != 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc90" [dec_MIMD/core.c:94]   --->   Operation 183 'br' 'br_ln94' <Predicate = (ALU_operation_load != 0 & ALU_operation_load != 1 & ALU_operation_load != 2 & ALU_operation_load != 3 & ALU_operation_load != 4 & ALU_operation_load != 5 & ALU_operation_load != 6 & ALU_operation_load != 7 & ALU_operation_load != 8 & ALU_operation_load != 9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln45', dec_MIMD/core.c:45) of constant 0 on local variable 'i', dec_MIMD/core.c:45 [6]  (1.588 ns)
	'load' operation 4 bit ('i', dec_MIMD/core.c:45) on local variable 'i', dec_MIMD/core.c:45 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln45', dec_MIMD/core.c:45) [10]  (1.735 ns)
	'store' operation 0 bit ('store_ln45', dec_MIMD/core.c:45) of variable 'add_ln45', dec_MIMD/core.c:45 on local variable 'i', dec_MIMD/core.c:45 [108]  (1.588 ns)

 <State 2>: 4.559ns
The critical path consists of the following:
	'load' operation 32 bit ('ALU_operation_load', dec_MIMD/core.c:48) on array 'ALU_operation' [19]  (2.322 ns)
	blocking operation 2.2365 ns on control path)

 <State 3>: 5.806ns
The critical path consists of the following:
	'load' operation 32 bit ('data_a_load_2', dec_MIMD/core.c:68) on array 'data_a' [69]  (3.254 ns)
	'sub' operation 32 bit ('sub_ln68', dec_MIMD/core.c:68) [71]  (2.552 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln84', dec_MIMD/core.c:84) [35]  (6.912 ns)

 <State 5>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln84', dec_MIMD/core.c:84) [35]  (6.912 ns)

 <State 6>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 7>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 8>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 9>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 10>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 11>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 12>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 13>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 14>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 15>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 16>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 17>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 18>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 19>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 20>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 21>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 22>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 23>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 24>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 25>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 26>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 27>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 28>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 29>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 30>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 31>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 32>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 33>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 34>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 35>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 36>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 37>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 38>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)

 <State 39>: 6.658ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln88', dec_MIMD/core.c:88) [27]  (4.336 ns)
	'store' operation 0 bit ('store_ln88', dec_MIMD/core.c:88) of variable 'sdiv_ln88', dec_MIMD/core.c:88 on array 'data_result' [28]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
