/** ==================================================================
 *  @file   isp5_sys1_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   ISP5_SYS1
 *
 *  @Filename:    isp5_sys1_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __ISP5_SYS1_CRED_H
#define __ISP5_SYS1_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance I_ISP5_SYS1 of component ISP5_SYS1 mapped in MONICA at address 0x55050000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component ISP5_SYS1
     *
     */

    /* 
     *  List of bundle arrays for component ISP5_SYS1
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__NEWREGBUNDLE1
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__NEWREGBUNDLE1                           0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__NEWREGBUNDLE1__ELSIZE
 *
 * @BRIEF        NEWREGBUNDLE1 bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__NEWREGBUNDLE1__ELSIZE                   0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__NEWREGBUNDLE1__NELEMS
 *
 * @BRIEF        NEWREGBUNDLE1 bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__NEWREGBUNDLE1__NELEMS                   4

    /* 
     *  List of bundles for component ISP5_SYS1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__OFFSET
 *
 * @BRIEF        Register ISP5_IRQSTATUS_RAW offset in bundle NEWREGBUNDLE1 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__OFFSET              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__OFFSET
 *
 * @BRIEF        Register ISP5_IRQSTATUS offset in bundle NEWREGBUNDLE1 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__OFFSET                  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__OFFSET
 *
 * @BRIEF        Register ISP5_IRQENABLE_SET offset in bundle NEWREGBUNDLE1 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__OFFSET              0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__OFFSET
 *
 * @BRIEF        Register ISP5_IRQENABLE_CLR offset in bundle NEWREGBUNDLE1 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__OFFSET              0xCul

    /* 
     * List of registers for component ISP5_SYS1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_REVISION
 *
 * @BRIEF        IP Revision Identifier (X.Y.R) 
 *               Used by software to track features, bugs, and compatibility 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_REVISION                           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_HWINFO1
 *
 * @BRIEF        GENERIC PARAMETER REGISTER 
 *               Information about the IP module's hardware configuration. 
 *               Actual field format and encoding is up to the module's 
 *               designer to decide. 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_HWINFO1                            0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_HWINFO2
 *
 * @BRIEF        GENERIC PARAMETER REGISTER 
 *               Information about the IP module's hardware configuration. 
 *               Actual field format and encoding is up to the module's 
 *               designer to decide. 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_HWINFO2                            0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG
 *
 * @BRIEF        Clock management configuration 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG                          0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQ_EOI
 *
 * @BRIEF        End Of Interrupt number specification 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQ_EOI                            0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector, line #0.  
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW                      0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector, line #0. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS                          0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector, line #0.  
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET                      0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR
 *
 * @BRIEF        Per-event interrupt enable bit vector, line #0.  
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR                      0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET
 *
 * @BRIEF        Per-line DMA enable bit vector  
 *               Write 1 to set (enable DMA request generation). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET                      0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR
 *
 * @BRIEF        Per-line DMA clear bit vector  
 *               Write 1 to clear (disable DMA request generation). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR                      0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL
 *
 * @BRIEF        ISP5 CONTROL REGISTER 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL                               0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG
 *
 * @BRIEF        PATTERN GENERATOR REGISTER 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG                                 0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG_PULSE_CTRL
 *
 * @BRIEF        PATTERN GENERATOR REGISTER 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG_PULSE_CTRL                      0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG_FRAME_SIZE
 *
 * @BRIEF        PATTERN GENERATOR REGISTER 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG_FRAME_SIZE                      0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR
 *
 * @BRIEF        ISP5 memory access priority register 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR                               0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_BL_MTC_1
 *
 * @BRIEF        MEMORY REQUEST MINIMUM INTERVAL REGISTER 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_BL_MTC_1                           0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_BL_MTC_2
 *
 * @BRIEF        MEMORY REQUEST MINIMUM INTERVAL REGISTER 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_BL_MTC_2                           0x84ul

    /* 
     * List of register bitfields for component ISP5_SYS1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_REVISION__SCHEME              BITFIELD(31, 30)
#define ISP5_SYS1__ISP5_REVISION__SCHEME__POS         30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_REVISION__FUNC                BITFIELD(27, 16)
#define ISP5_SYS1__ISP5_REVISION__FUNC__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_REVISION__R_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner.  
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes  
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_REVISION__R_RTL               BITFIELD(15, 11)
#define ISP5_SYS1__ISP5_REVISION__R_RTL__POS          11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_REVISION__X_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner.  
 *               X changes ONLY when:  
 *               (1) There is a major feature addition. An example would be 
 *               adding Master Mode to Utopia Level2. The Func field (or 
 *               Class/Type in old PID format) will remain the same.  
 *               X does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Change in feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_REVISION__X_MAJOR             BITFIELD(10, 8)
#define ISP5_SYS1__ISP5_REVISION__X_MAJOR__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_REVISION__CUSTOM              BITFIELD(7, 6)
#define ISP5_SYS1__ISP5_REVISION__CUSTOM__POS         6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  
 *               Y changes ONLY when:  
 *               (1) Features are scaled (up or down). Flexibility exists in 
 *               that this feature scalability may either be represented in 
 *               the Y change or a specific register in the IP that indicates 
 *               which features are exactly available.  
 *               (2) When feature creeps from Is-Not list to Is list. But 
 *               this may not be the case once it sees silicon; in which case 
 *               X will change.  
 *               Y does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Typos or clarifications  
 *               (3) major functional/feature change/addition/deletion. 
 *               Instead these changes may be reflected via R, S, X as 
 *               applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:  
 *               (1) Typos/clarifications  
 *               (2) Bug documentation. Note that this bug is not due to a 
 *               spec change but due to implementation. Nevertheless, the 
 *               spec tracks the IP bugs. An RTL release (say for silicon 
 *               PG1.1) that occurs due to bug fix should document the 
 *               corresponding spec number (X.Y.S) in its release notes. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_REVISION__Y_MINOR             BITFIELD(5, 0)
#define ISP5_SYS1__ISP5_REVISION__Y_MINOR__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_HWINFO1__ISIF_RFM_LINE_SIZE   
 *
 * @BRIEF        Memory line size for the data reformatter in the ISIF 
 *               module. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_HWINFO1__ISIF_RFM_LINE_SIZE   BITFIELD(28, 16)
#define ISP5_SYS1__ISP5_HWINFO1__ISIF_RFM_LINE_SIZE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_HWINFO1__IPIPE_LINE_SIZE   
 *
 * @BRIEF        Memory line size for the IPIPE module - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_HWINFO1__IPIPE_LINE_SIZE      BITFIELD(12, 0)
#define ISP5_SYS1__ISP5_HWINFO1__IPIPE_LINE_SIZE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_HWINFO2__H3A_LINE_SIZE   
 *
 * @BRIEF        Memory line size for the H3A module - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_HWINFO2__H3A_LINE_SIZE        BITFIELD(12, 0)
#define ISP5_SYS1__ISP5_HWINFO2__H3A_LINE_SIZE__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG__STANDBYMODE   
 *
 * @BRIEF        Configuration of the local initiator state management mode. 
 *               By definition, initiator may generate read/write transaction 
 *               as long as it is out of STANDBY state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG__STANDBYMODE        BITFIELD(5, 4)
#define ISP5_SYS1__ISP5_SYSCONFIG__STANDBYMODE__POS   4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. 
 *               The soft reset will cause the MStandby to be asserted as the 
 *               reset value of the ISP5_CTRL.MSTANDBY bit is 1. 
 *               After a soft reset, the software shall ensure not to perform 
 *               any access for 16 clock cycles (OCP-slave port frequency) 
 *               after writing this bit. The OCP slave port is running at 
 *               half the frequency of the functional clock. 
 *               Before issuing a soft reset, the software shall ensure that 
 *               no more traffic is being generated by the ISP5. Basically, 
 *               it means that either the camera module shall be stopped from 
 *               sending data and/or that the ISP5 modules are disabled. The 
 *               last interrupt triggered by the ISP5 design upon completion 
 *               of the frame processing is rsz_int_dma. This rsz_int_dma 
 *               event shall be used to enable clean termination of the 
 *               processing. The software shall wait a few hundred cycles to 
 *               trigger the soft reset after upon assertion of the 
 *               rsz_int_dma, this is to ensure that the BL is completely 
 *               drained. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG__SOFTRESET          BITFIELD(1, 1)
#define ISP5_SYS1__ISP5_SYSCONFIG__SOFTRESET__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG__AUTO_IDLE   
 *
 * @BRIEF        Auto clock gating. Always enabled. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG__AUTO_IDLE          BITFIELD(0, 0)
#define ISP5_SYS1__ISP5_SYSCONFIG__AUTO_IDLE__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Software End Of Interrupt (EOI) control. Write number of 
 *               interrupt output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER          BITFIELD(1, 0)
#define ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__OCP_ERR_IRQ   
 *
 * @BRIEF        An OCP error has been received on the ISP5 master port. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__OCP_ERR_IRQ    BITFIELD(31, 31)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__OCP_ERR_IRQ__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW1 BITFIELD(29, 29)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW1__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW0 BITFIELD(28, 28)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW0__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_INI   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_INI BITFIELD(27, 27)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_INI__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_EOF   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_EOF  BITFIELD(25, 25)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_EOF__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT_EOF   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT_EOF    BITFIELD(24, 24)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT_EOF__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF1   
 *
 * @BRIEF        RESIZER module event: 
 *               This event signals that the BL has received the eof signal 
 *               from the resizer B engine which happens one the last 
 *               transfer in the frame has happened. Note that because the BL 
 *               has FIFOs it may take some additional time before true data 
 *               transfter completion to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF1   BITFIELD(23, 23)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF1__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF0   
 *
 * @BRIEF        RESIZER module event: 
 *               This event signals that the BL has received the eof signal 
 *               from the resizer A engine which happens one the last 
 *               transfer in the frame has happened. Note that because the BL 
 *               has FIFOs it may take some additional time before true data 
 *               transfter completion to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF0   BITFIELD(22, 22)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF0__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_BLK_ERR   
 *
 * @BRIEF        This event signals that the minimum vertical blanking period 
 *               has not been respected causing errors in the input data 
 *               buffering submodule.  
 *               This event will be triggered when the rsz_int_reg event of 
 *               frame N is triggered before the rsz_int_dma of frame N + 1. 
 *               This event would typically happen at the transition between 
 *               two frames because there is not enough vertical blanking 
 *               between frames: the firmware shall take care to ensure 
 *               enough vertical blanking. 
 *               The hardware cannot recover from this error. It will be 
 *               required to perform a reset of the IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_BLK_ERR BITFIELD(19, 19)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_BLK_ERR__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_OVF   
 *
 * @BRIEF        This event signals that overflow happened in the input data 
 *               buffering submodule.  
 *               This event would typically happen while processing a frame 
 *               because the video port pixel clock is too high: the firmware 
 *               shall take care to use a lower pixel clock at the input of 
 *               the resizer module.  
 *               The hardware cannot recover from this error. It will be 
 *               required to perform a reset of the IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_OVF BITFIELD(18, 18)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_OVF__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZB   
 *
 * @BRIEF        RESIZER module event: 
 *               This event is the circular interrupt for RESIZER #B. 
 *               An event can be triggered every time that RSZ_IRQ_RZB output 
 *               lines have been written out to the RZB_SDR_Y buffer. The 
 *               range can go from 1 to 8192 lines. 
 *               Usually, this value should be such that the circular buffer 
 *               vertical size (set by the RZB_SDR_Y_PTR_E register) is a 
 *               multiple of RSZ_IRQ_RZB. 
 *               Note that at the time the interrupt is triggered, the actual 
 *               data write has not taken place. It may take a few hundred of 
 *               cycles to complete the data write into system memory. This 
 *               is not an issue since the start of the buffer is read first. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZB BITFIELD(17, 17)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZB__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZA   
 *
 * @BRIEF        RESIZER module event: 
 *               This event is the circular interrupt for RESIZER #A.  
 *               An event can be triggered every time that RSZ_IRQ_RZA output 
 *               lines have been written out to the RZA_SDR_Y buffer. The 
 *               range can go from 1 to 8192 lines. 
 *               Usually, the circular buffer vertical size (set by the 
 *               RZA_SDR_Y_PTR_E register) should be a multiple of 
 *               RSZ_IRQ_RZA. 
 *               Note that at the time the interrupt is triggered, the actual 
 *               data write has not taken place. It may take a few hundred of 
 *               cycles to complete the data write into system memory. This 
 *               is not an issue since the start of the buffer is read first. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZA BITFIELD(16, 16)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZA__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_DMA   
 *
 * @BRIEF        This event is triggered when the last eof (of the two MTC 
 *               interfaces) is sent out to the BL and that the resizer core 
 *               has returned to idle. rsz_int_dma is a true indication that 
 *               all processing is finished for the particular frame on both 
 *               resizer engines. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_DMA    BITFIELD(15, 15)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_DMA__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_LAST_PIX   
 *
 * @BRIEF        This event is triggered when the last pixel of the valid 
 *               area is received. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_LAST_PIX BITFIELD(14, 14)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_LAST_PIX__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_REG   
 *
 * @BRIEF        This event is triggered when the first pixel of the valid 
 *               area is received. Shadowed registers can be updated at any 
 *               time but the new value will take effect on the next 
 *               rsz_int_reg event. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_REG    BITFIELD(13, 13)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_REG__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT        BITFIELD(12, 12)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT__POS   12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__AF_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AF_INT         BITFIELD(11, 11)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AF_INT__POS    11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__AEW_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AEW_INT        BITFIELD(10, 10)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AEW_INT__POS   10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPEIF_IRQ   
 *
 * @BRIEF        IPIPEIF module interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPEIF_IRQ    BITFIELD(9, 9)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPEIF_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_HST   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_HST  BITFIELD(8, 8)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_HST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_BSC   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_BSC  BITFIELD(7, 7)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_BSC__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DMA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DMA  BITFIELD(6, 6)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DMA__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_LAST_PIX   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_LAST_PIX BITFIELD(5, 5)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_LAST_PIX__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_REG   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_REG  BITFIELD(4, 4)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_REG__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_3     BITFIELD(3, 3)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_2     BITFIELD(2, 2)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_1     BITFIELD(1, 1)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_0     BITFIELD(0, 0)
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__OCP_ERR_IRQ   
 *
 * @BRIEF        An OCP error has been received on the ISP5 master port. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__OCP_ERR_IRQ        BITFIELD(31, 31)
#define ISP5_SYS1__ISP5_IRQSTATUS__OCP_ERR_IRQ__POS   31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW1 BITFIELD(29, 29)
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW1__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW0 BITFIELD(28, 28)
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW0__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_INI   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_INI  BITFIELD(27, 27)
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_INI__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_EOF   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_EOF      BITFIELD(25, 25)
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_EOF__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT_EOF   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT_EOF        BITFIELD(24, 24)
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT_EOF__POS   24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF1   
 *
 * @BRIEF        RESIZER module event: 
 *               This event signals that the BL has received the eof signal 
 *               from the resizer B engine which happens one the last 
 *               transfer in the frame has happened. Note that because the BL 
 *               has FIFOs it may take some additional time before true data 
 *               transfter completion to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF1       BITFIELD(23, 23)
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF1__POS  23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF0   
 *
 * @BRIEF        RESIZER module event: 
 *               This event signals that the BL has received the eof signal 
 *               from the resizer A engine which happens one the last 
 *               transfer in the frame has happened. Note that because the BL 
 *               has FIFOs it may take some additional time before true data 
 *               transfter completion to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF0       BITFIELD(22, 22)
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF0__POS  22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_BLK_ERR   
 *
 * @BRIEF        This event signals that the minimum vertical blanking period 
 *               has not been respected causing errors in the input data 
 *               buffering submodule.  
 *               This event will be triggered when the rsz_int_reg event of 
 *               frame N is triggered before the rsz_int_dma of frame N + 1. 
 *               This event would typically happen at the transition between 
 *               two frames because there is not enough vertical blanking 
 *               between frames: the firmware shall take care to ensure 
 *               enough vertical blanking. 
 *               The hardware cannot recover from this error. It will be 
 *               required to perform a reset of the IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_BLK_ERR BITFIELD(19, 19)
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_BLK_ERR__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_OVF   
 *
 * @BRIEF        This event signals that overflow happened in the input data 
 *               buffering submodule.  
 *               This event would typically happen while processing a frame 
 *               because the video port pixel clock is too high: the firmware 
 *               shall take care to use a lower pixel clock at the input of 
 *               the resizer module.  
 *               The hardware cannot recover from this error. It will be 
 *               required to perform a reset of the IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_OVF    BITFIELD(18, 18)
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_OVF__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZB   
 *
 * @BRIEF        RESIZER module event: 
 *               This event is the circular interrupt for RESIZER #B. 
 *               An event can be triggered every time that RSZ_IRQ_RZB output 
 *               lines have been written out to the RZB_SDR_Y buffer. The 
 *               range can go from 1 to 8192 lines. 
 *               Usually, this value should be such that the circular buffer 
 *               vertical size (set by the RZB_SDR_Y_PTR_E register) is a 
 *               multiple of RSZ_IRQ_RZB. 
 *               Note that at the time the interrupt is triggered, the actual 
 *               data write has not taken place. It may take a few hundred of 
 *               cycles to complete the data write into system memory. This 
 *               is not an issue since the start of the buffer is read first. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZB    BITFIELD(17, 17)
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZB__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZA   
 *
 * @BRIEF        RESIZER module event: 
 *               This event is the circular interrupt for RESIZER #A.  
 *               An event can be triggered every time that RSZ_IRQ_RZA output 
 *               lines have been written out to the RZA_SDR_Y buffer. The 
 *               range can go from 1 to 8192 lines. 
 *               Usually, the circular buffer vertical size (set by the 
 *               RZA_SDR_Y_PTR_E register) should be a multiple of 
 *               RSZ_IRQ_RZA. 
 *               Note that at the time the interrupt is triggered, the actual 
 *               data write has not taken place. It may take a few hundred of 
 *               cycles to complete the data write into system memory. This 
 *               is not an issue since the start of the buffer is read first. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZA    BITFIELD(16, 16)
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZA__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_DMA   
 *
 * @BRIEF        This event is triggered when the last eof (of the two MTC 
 *               interfaces) is sent out to the BL and that the resizer core 
 *               has returned to idle. rsz_int_dma is a true indication that 
 *               all processing is finished for the particular frame on both 
 *               resizer engines. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_DMA        BITFIELD(15, 15)
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_DMA__POS   15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_LAST_PIX   
 *
 * @BRIEF        This event is triggered when the last pixel of the valid 
 *               area is received. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_LAST_PIX   BITFIELD(14, 14)
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_LAST_PIX__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_REG   
 *
 * @BRIEF        This event is triggered when the first pixel of the valid 
 *               area is received. Shadowed registers can be updated at any 
 *               time but the new value will take effect on the next 
 *               rsz_int_reg event. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_REG        BITFIELD(13, 13)
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_REG__POS   13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT            BITFIELD(12, 12)
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT__POS       12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__AF_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__AF_INT             BITFIELD(11, 11)
#define ISP5_SYS1__ISP5_IRQSTATUS__AF_INT__POS        11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__AEW_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__AEW_INT            BITFIELD(10, 10)
#define ISP5_SYS1__ISP5_IRQSTATUS__AEW_INT__POS       10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPEIF_IRQ   
 *
 * @BRIEF        IPIPEIF module interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPEIF_IRQ        BITFIELD(9, 9)
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPEIF_IRQ__POS   9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_HST   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_HST      BITFIELD(8, 8)
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_HST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_BSC   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_BSC      BITFIELD(7, 7)
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_BSC__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DMA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DMA      BITFIELD(6, 6)
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DMA__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_LAST_PIX   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_LAST_PIX BITFIELD(5, 5)
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_LAST_PIX__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_REG   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_REG      BITFIELD(4, 4)
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_REG__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_3         BITFIELD(3, 3)
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_3__POS    3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_2         BITFIELD(2, 2)
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_2__POS    2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_1         BITFIELD(1, 1)
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_1__POS    1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_0         BITFIELD(0, 0)
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_0__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__OCP_ERR_IRQ   
 *
 * @BRIEF        An OCP error has been received on the ISP5 master port. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__OCP_ERR_IRQ    BITFIELD(31, 31)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__OCP_ERR_IRQ__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW1 BITFIELD(29, 29)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW1__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW0 BITFIELD(28, 28)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW0__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_INI   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_INI BITFIELD(27, 27)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_INI__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_EOF   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_EOF  BITFIELD(25, 25)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_EOF__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT_EOF   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT_EOF    BITFIELD(24, 24)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT_EOF__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF1   
 *
 * @BRIEF        RESIZER module event: 
 *               This event signals that the BL has received the eof signal 
 *               from the resizer B engine which happens one the last 
 *               transfer in the frame has happened. Note that because the BL 
 *               has FIFOs it may take some additional time before true data 
 *               transfter completion to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF1   BITFIELD(23, 23)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF1__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF0   
 *
 * @BRIEF        RESIZER module event: 
 *               This event signals that the BL has received the eof signal 
 *               from the resizer A engine which happens one the last 
 *               transfer in the frame has happened. Note that because the BL 
 *               has FIFOs it may take some additional time before true data 
 *               transfter completion to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF0   BITFIELD(22, 22)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF0__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_BLK_ERR   
 *
 * @BRIEF        This event signals that the minimum vertical blanking period 
 *               has not been respected causing errors in the input data 
 *               buffering submodule.  
 *               This event will be triggered when the rsz_int_reg event of 
 *               frame N is triggered before the rsz_int_dma of frame N + 1. 
 *               This event would typically happen at the transition between 
 *               two frames because there is not enough vertical blanking 
 *               between frames: the firmware shall take care to ensure 
 *               enough vertical blanking. 
 *               The hardware cannot recover from this error. It will be 
 *               required to perform a reset of the IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_BLK_ERR BITFIELD(19, 19)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_BLK_ERR__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_OVF   
 *
 * @BRIEF        This event signals that overflow happened in the input data 
 *               buffering submodule.  
 *               This event would typically happen while processing a frame 
 *               because the video port pixel clock is too high: the firmware 
 *               shall take care to use a lower pixel clock at the input of 
 *               the resizer module.  
 *               The hardware cannot recover from this error. It will be 
 *               required to perform a reset of the IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_OVF BITFIELD(18, 18)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_OVF__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZB   
 *
 * @BRIEF        RESIZER module event: 
 *               This event is the circular interrupt for RESIZER #B. 
 *               An event can be triggered every time that RSZ_IRQ_RZB output 
 *               lines have been written out to the RZB_SDR_Y buffer. The 
 *               range can go from 1 to 8192 lines. 
 *               Usually, this value should be such that the circular buffer 
 *               vertical size (set by the RZB_SDR_Y_PTR_E register) is a 
 *               multiple of RSZ_IRQ_RZB. 
 *               Note that at the time the interrupt is triggered, the actual 
 *               data write has not taken place. It may take a few hundred of 
 *               cycles to complete the data write into system memory. This 
 *               is not an issue since the start of the buffer is read first. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZB BITFIELD(17, 17)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZB__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZA   
 *
 * @BRIEF        RESIZER module event: 
 *               This event is the circular interrupt for RESIZER #A.  
 *               An event can be triggered every time that RSZ_IRQ_RZA output 
 *               lines have been written out to the RZA_SDR_Y buffer. The 
 *               range can go from 1 to 8192 lines. 
 *               Usually, the circular buffer vertical size (set by the 
 *               RZA_SDR_Y_PTR_E register) should be a multiple of 
 *               RSZ_IRQ_RZA. 
 *               Note that at the time the interrupt is triggered, the actual 
 *               data write has not taken place. It may take a few hundred of 
 *               cycles to complete the data write into system memory. This 
 *               is not an issue since the start of the buffer is read first. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZA BITFIELD(16, 16)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZA__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_DMA   
 *
 * @BRIEF        This event is triggered when the last eof (of the two MTC 
 *               interfaces) is sent out to the BL and that the resizer core 
 *               has returned to idle. rsz_int_dma is a true indication that 
 *               all processing is finished for the particular frame on both 
 *               resizer engines. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_DMA    BITFIELD(15, 15)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_DMA__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_LAST_PIX   
 *
 * @BRIEF        This event is triggered when the last pixel of the valid 
 *               area is received. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_LAST_PIX BITFIELD(14, 14)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_LAST_PIX__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_REG   
 *
 * @BRIEF        This event is triggered when the first pixel of the valid 
 *               area is received. Shadowed registers can be updated at any 
 *               time but the new value will take effect on the next 
 *               rsz_int_reg event. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_REG    BITFIELD(13, 13)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_REG__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT        BITFIELD(12, 12)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT__POS   12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__AF_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AF_INT         BITFIELD(11, 11)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AF_INT__POS    11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__AEW_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AEW_INT        BITFIELD(10, 10)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AEW_INT__POS   10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPEIF_IRQ   
 *
 * @BRIEF        IPIPEIF module interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPEIF_IRQ    BITFIELD(9, 9)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPEIF_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_HST   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_HST  BITFIELD(8, 8)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_HST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_BSC   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_BSC  BITFIELD(7, 7)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_BSC__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DMA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DMA  BITFIELD(6, 6)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DMA__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_LAST_PIX   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_LAST_PIX BITFIELD(5, 5)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_LAST_PIX__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_REG   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_REG  BITFIELD(4, 4)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_REG__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_3     BITFIELD(3, 3)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_2     BITFIELD(2, 2)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_1     BITFIELD(1, 1)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_0     BITFIELD(0, 0)
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__OCP_ERR_IRQ   
 *
 * @BRIEF        An OCP error has been received on the ISP5 master port. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__OCP_ERR_IRQ    BITFIELD(31, 31)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__OCP_ERR_IRQ__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW1 BITFIELD(29, 29)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW1__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW0 BITFIELD(28, 28)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW0__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_INI   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_INI BITFIELD(27, 27)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_INI__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_EOF   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_EOF  BITFIELD(25, 25)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_EOF__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT_EOF   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT_EOF    BITFIELD(24, 24)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT_EOF__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF1   
 *
 * @BRIEF        RESIZER module event: 
 *               This event signals that the BL has received the eof signal 
 *               from the resizer B engine which happens one the last 
 *               transfer in the frame has happened. Note that because the BL 
 *               has FIFOs it may take some additional time before true data 
 *               transfter completion to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF1   BITFIELD(23, 23)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF1__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF0   
 *
 * @BRIEF        RESIZER module event: 
 *               This event signals that the BL has received the eof signal 
 *               from the resizer A engine which happens one the last 
 *               transfer in the frame has happened. Note that because the BL 
 *               has FIFOs it may take some additional time before true data 
 *               transfter completion to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF0   BITFIELD(22, 22)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF0__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_BLK_ERR   
 *
 * @BRIEF        This event signals that the minimum vertical blanking period 
 *               has not been respected causing errors in the input data 
 *               buffering submodule.  
 *               This event will be triggered when the rsz_int_reg event of 
 *               frame N is triggered before the rsz_int_dma of frame N + 1. 
 *               This event would typically happen at the transition between 
 *               two frames because there is not enough vertical blanking 
 *               between frames: the firmware shall take care to ensure 
 *               enough vertical blanking. 
 *               The hardware cannot recover from this error. It will be 
 *               required to perform a reset of the IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_BLK_ERR BITFIELD(19, 19)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_BLK_ERR__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_OVF   
 *
 * @BRIEF        RESIZER module event: 
 *               This event signals that overflow happened in the input data 
 *               buffering submodule.  
 *               This event would typically happen because the video port  
 *               pixel clock is too high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_OVF BITFIELD(18, 18)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_OVF__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZB   
 *
 * @BRIEF        RESIZER module event: 
 *               This event is the circular interrupt for RESIZER #B. 
 *               An event can be triggered every time that RSZ_IRQ_RZB output 
 *               lines have been written out to the RZB_SDR_Y buffer. The 
 *               range can go from 1 to 8192 lines. 
 *               Usually, this value should be such that the circular buffer 
 *               vertical size (set by the RZB_SDR_Y_PTR_E register) is a 
 *               multiple of RSZ_IRQ_RZB. 
 *               Note that at the time the interrupt is triggered, the actual 
 *               data write has not taken place. It may take a few hundred of 
 *               cycles to complete the data write into system memory. This 
 *               is not an issue since the start of the buffer is read first. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZB BITFIELD(17, 17)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZB__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZA   
 *
 * @BRIEF        RESIZER module event: 
 *               This event is the circular interrupt for RESIZER #A.  
 *               An event can be triggered every time that RSZ_IRQ_RZA output 
 *               lines have been written out to the RZA_SDR_Y buffer. The 
 *               range can go from 1 to 8192 lines. 
 *               Usually, the circular buffer vertical size (set by the 
 *               RZA_SDR_Y_PTR_E register) should be a multiple of 
 *               RSZ_IRQ_RZA. 
 *               Note that at the time the interrupt is triggered, the actual 
 *               data write has not taken place. It may take a few hundred of 
 *               cycles to complete the data write into system memory. This 
 *               is not an issue since the start of the buffer is read first. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZA BITFIELD(16, 16)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZA__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_DMA   
 *
 * @BRIEF        RESIZER module event: 
 *               This event is triggered when the last eof (of the two MTC 
 *               interfaces) is sent out to the BL and that the resizer core 
 *               has returned to idle. rsz_int_dma is a true indication that 
 *               all processing is finished for the particular frame on both 
 *               resizer engines. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_DMA    BITFIELD(15, 15)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_DMA__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_LAST_PIX   
 *
 * @BRIEF        RESIZER module event: 
 *               This event is triggered when the last pixel of the valid 
 *               area is received. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_LAST_PIX BITFIELD(14, 14)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_LAST_PIX__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_REG   
 *
 * @BRIEF        RESIZER module event: 
 *               This event is triggered when the first pixel of the valid 
 *               area is received. Shadowed registers can be updated at any 
 *               time but the new value will take effect on the next 
 *               rsz_int_reg event. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_REG    BITFIELD(13, 13)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_REG__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT        BITFIELD(12, 12)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT__POS   12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__AF_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AF_INT         BITFIELD(11, 11)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AF_INT__POS    11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__AEW_INT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AEW_INT        BITFIELD(10, 10)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AEW_INT__POS   10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPEIF_IRQ   
 *
 * @BRIEF        IPIPEIF module interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPEIF_IRQ    BITFIELD(9, 9)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPEIF_IRQ__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_HST   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_HST  BITFIELD(8, 8)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_HST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_BSC   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_BSC  BITFIELD(7, 7)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_BSC__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DMA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DMA  BITFIELD(6, 6)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DMA__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_LAST_PIX   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_LAST_PIX BITFIELD(5, 5)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_LAST_PIX__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_REG   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_REG  BITFIELD(4, 4)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_REG__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_3     BITFIELD(3, 3)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_2     BITFIELD(2, 2)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_1     BITFIELD(1, 1)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_0     BITFIELD(0, 0)
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW1   
 *
 * @BRIEF        Enable for ISP5 DMA request generation on line #2 
 *               This DMA request shall be set to transfer the DPC data from 
 *               memory to the IPIPE internal RAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW1 BITFIELD(4, 4)
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW1__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_LAST_PIX   
 *
 * @BRIEF        Enable for ISP5 DMA request generation on line #3 
 *               This DMA request shall be set to transfer the GAMMA data 
 *               from memory to the IPIPE internal RAM or to initialize the 
 *               DPC table. 
 *               One shall set the ISP5_CTRL.DMA3_CFG register before 
 *               enabling this DMA request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_LAST_PIX BITFIELD(3, 3)
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_LAST_PIX__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW0   
 *
 * @BRIEF        Enable for ISP5 DMA request generation on line #2 
 *               This DMA request shall be set to transfer the DPC data from 
 *               memory to the IPIPE internal RAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW0 BITFIELD(2, 2)
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW0__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_HST   
 *
 * @BRIEF        Enable for ISP5 DMA request generation on line #1 
 *               This DMA request shall be set to transfer the HIST data from 
 *               the IPIPE internal RAM to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_HST  BITFIELD(1, 1)
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_HST__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_BSC   
 *
 * @BRIEF        Enable for ISP5 DMA request generation on line #0 
 *               This DMA request shall be set to transfer the BSC data from 
 *               the IPIPE internal RAM to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_BSC  BITFIELD(0, 0)
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_BSC__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW1   
 *
 * @BRIEF        Clear for ISP5 DMA request generation on line  
 *               ISP5_DMA_REQ[2]. 
 *               This DMA request shall be set to transfer the DPC data from 
 *               memory to the IPIPE internal RAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW1 BITFIELD(4, 4)
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW1__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_LAST_PIX   
 *
 * @BRIEF        Clear for ISP5 DMA request generation on  ISP5_DMA_REQ[3]. 
 *               This DMA request shall be set to transfer the GAMMA data 
 *               from memory to the IPIPE internal RAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_LAST_PIX BITFIELD(3, 3)
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_LAST_PIX__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW0   
 *
 * @BRIEF        Clear for ISP5 DMA request generation on  ISP5_DMA_REQ[2]. 
 *               This DMA request shall be set to transfer the DPC data from 
 *               memory to the IPIPE internal RAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW0 BITFIELD(2, 2)
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW0__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_HST   
 *
 * @BRIEF        Clear for ISP5 DMA request generation on  ISP5_DMA_REQ[1]. 
 *               This DMA request shall be set to transfer the HIST data from 
 *               the IPIPE internal RAM to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_HST  BITFIELD(1, 1)
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_HST__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_BSC   
 *
 * @BRIEF        Clear for ISP5 DMA request generation on ISP5_DMA_REQ[0]. 
 *               This DMA request shall be set to transfer the BSC data from 
 *               the IPIPE internal RAM to memory. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_BSC  BITFIELD(0, 0)
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_BSC__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__DMA3_CFG   
 *
 * @BRIEF        This bitfield selects the DMA transfer configuration which 
 *               is used with the ISP5_DMA_REQ[3] DMA request signal. This 
 *               DMA request is generated from IPIPE_INT_LAST_PIXEL event. 
 *               One can choose to use this DMA request to either transfer 
 *               the DPC initialization data, the gamma table or both. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__DMA3_CFG                BITFIELD(31, 30)
#define ISP5_SYS1__ISP5_CTRL__DMA3_CFG__POS           30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__DPC_EVT_INI   
 *
 * @BRIEF        Select the IPIPE module event to be used to generate the DMA 
 *               requests for the DPC submodule. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__DPC_EVT_INI             BITFIELD(25, 25)
#define ISP5_SYS1__ISP5_CTRL__DPC_EVT_INI__POS        25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__MSTANDBY   
 *
 * @BRIEF        MStandby signal assertion and de-assertion control for power 
 *               management transitions. 
 *               After software reset, this bit is asserted. 
 *               Write "1" to transition from normal mode to idle mode. The 
 *               firmware needs to ensure that no more ISP5 processing is 
 *               ongoing before setting up this bit. 
 *               Write "0" to transition from idle mode to normal mode. The 
 *               software should poll ISP5_CTRL.MSTANDBY_WAIT = ?0? after 
 *               writing ISP%_CTRL.MSTANDBY = ?0? in a transition from idle 
 *               to normal mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__MSTANDBY                BITFIELD(24, 24)
#define ISP5_SYS1__ISP5_CTRL__MSTANDBY__POS           24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VD_PULSE_EXT   
 *
 * @BRIEF        VD pulse extension enable 
 *               This bit enables or disables the VD extension bridge. By 
 *               default, the bridge is enabled. At ISS level, it is expected 
 *               that IPS5_CTRL.VD_PULSE_EXT = 1 when the VPORT gets data 
 *               from the CSI2 RX module and IPS5_CTRL.VD_PULSE_EXT = 0 when 
 *               the VPORT gets data from the parallel interface or the CCP2 
 *               RX module. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VD_PULSE_EXT            BITFIELD(23, 23)
#define ISP5_SYS1__ISP5_CTRL__VD_PULSE_EXT__POS       23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__PCLK_INV   
 *
 * @BRIEF        Pixel clock inversion 
 *               This bit enables or disables pixel clock inversion. The ISP5 
 *               always samples the data on the rising edge of the pixel 
 *               clock. Enabling the inversion shifts the resampling period 
 *               by 1/2 a pixel clock period. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__PCLK_INV                BITFIELD(22, 22)
#define ISP5_SYS1__ISP5_CTRL__PCLK_INV__POS           22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__MSTANDDBY_WAIT   
 *
 * @BRIEF        MStandby / Wait power management status bit. 
 *               The power management framework of the ISP5 is based on the 
 *               handshaking of the MStandby and Wait signals. The software 
 *               is not supposed to write insidle the ISP5 slave port and 
 *               initiate traffic when ISP5_CTRL.MSTANDBY bit is written. The 
 *               software can poll this bit to know when Wait signal is 
 *               deasserted. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__MSTANDDBY_WAIT          BITFIELD(20, 20)
#define ISP5_SYS1__ISP5_CTRL__MSTANDDBY_WAIT__POS     20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__BL_CLK_ENABLE   
 *
 * @BRIEF        BL clock enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__BL_CLK_ENABLE           BITFIELD(15, 15)
#define ISP5_SYS1__ISP5_CTRL__BL_CLK_ENABLE__POS      15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__ISIF_CLK_ENABLE   
 *
 * @BRIEF        ISIF clock enable 
 *               The ISP5 will return OCP_ERROR if one tries to program the 
 *               module MMR or memory when the clock is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__ISIF_CLK_ENABLE         BITFIELD(14, 14)
#define ISP5_SYS1__ISP5_CTRL__ISIF_CLK_ENABLE__POS    14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__H3A_CLK_ENABLE   
 *
 * @BRIEF        H3A clock enable 
 *               The ISP5 will return OCP_ERROR if one tries to program the 
 *               module MMR or memory when the clock is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__H3A_CLK_ENABLE          BITFIELD(13, 13)
#define ISP5_SYS1__ISP5_CTRL__H3A_CLK_ENABLE__POS     13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__RSZ_CLK_ENABLE   
 *
 * @BRIEF        RESIZER clock enable 
 *               The ISP5 will return OCP_ERROR if one tries to program the 
 *               module MMR or memory when the clock is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__RSZ_CLK_ENABLE          BITFIELD(12, 12)
#define ISP5_SYS1__ISP5_CTRL__RSZ_CLK_ENABLE__POS     12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__IPIPE_CLK_ENABLE   
 *
 * @BRIEF        IPIPE clock enable 
 *               The ISP5 will return OCP_ERROR if one tries to program the 
 *               module MMR or memory when the clock is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__IPIPE_CLK_ENABLE        BITFIELD(11, 11)
#define ISP5_SYS1__ISP5_CTRL__IPIPE_CLK_ENABLE__POS   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__IPIPEIF_CLK_ENABLE   
 *
 * @BRIEF        IPIPEIF clock enable 
 *               The ISP5 will return OCP_ERROR if one tries to program the 
 *               module MMR or memory when the clock is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__IPIPEIF_CLK_ENABLE      BITFIELD(10, 10)
#define ISP5_SYS1__ISP5_CTRL__IPIPEIF_CLK_ENABLE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__SYNC_ENABLE   
 *
 * @BRIEF        PCLK Sync module enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__SYNC_ENABLE             BITFIELD(9, 9)
#define ISP5_SYS1__ISP5_CTRL__SYNC_ENABLE__POS        9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__PSYNC_CLK_SEL   
 *
 * @BRIEF        PCLK Sync clock select. 
 *               This bit selects the clock which is used to resynchronize 
 *               the input pixel clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__PSYNC_CLK_SEL           BITFIELD(8, 8)
#define ISP5_SYS1__ISP5_CTRL__PSYNC_CLK_SEL__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VBUSM_CIDS   
 *
 * @BRIEF        BL MAX VBUSM CIDs 
 *               The BL module supports up to 16 CIDs/tags. This bitfield 
 *               setsup the maximum number of CISs/tags that the BL can use.  
 *               The actual number of CIDs/tags is setup by VBUSM_CIDS + 1. 
 *               Tag number 0 to VBUSM_CIDS are used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CIDS              BITFIELD(7, 4)
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CIDS__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY   
 *
 * @BRIEF        BL VBUSM priority setting - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY         BITFIELD(3, 1)
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__POS    1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__OCP_WRNP   
 *
 * @BRIEF        ISP5 OCP master port non-posted write control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__OCP_WRNP                BITFIELD(0, 0)
#define ISP5_SYS1__ISP5_CTRL__OCP_WRNP__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__SRC_SEL   
 *
 * @BRIEF        Input mux selection - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__SRC_SEL                   BITFIELD(5, 4)
#define ISP5_SYS1__ISP5_PG__SRC_SEL__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__EN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__EN                        BITFIELD(3, 3)
#define ISP5_SYS1__ISP5_PG__EN__POS                   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__WEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__WEN                       BITFIELD(2, 2)
#define ISP5_SYS1__ISP5_PG__WEN__POS                  2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__HDPOL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__HDPOL                     BITFIELD(1, 1)
#define ISP5_SYS1__ISP5_PG__HDPOL__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__VDPOL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__VDPOL                     BITFIELD(0, 0)
#define ISP5_SYS1__ISP5_PG__VDPOL__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG_PULSE_CTRL__VDW   
 *
 * @BRIEF        Pattern generator VD width 
 *               Width = VDW+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG_PULSE_CTRL__VDW            BITFIELD(27, 16)
#define ISP5_SYS1__ISP5_PG_PULSE_CTRL__VDW__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG_PULSE_CTRL__HDW   
 *
 * @BRIEF        Pattern generator HD width 
 *               Width = HDW+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG_PULSE_CTRL__HDW            BITFIELD(12, 0)
#define ISP5_SYS1__ISP5_PG_PULSE_CTRL__HDW__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG_FRAME_SIZE__PPLN   
 *
 * @BRIEF        Pattern Generator: pixels per line, PPLN+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG_FRAME_SIZE__PPLN           BITFIELD(31, 16)
#define ISP5_SYS1__ISP5_PG_FRAME_SIZE__PPLN__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG_FRAME_SIZE__HLPFR   
 *
 * @BRIEF        Pattern Generator: half lines per frame, HLPFR+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG_FRAME_SIZE__HLPFR          BITFIELD(15, 0)
#define ISP5_SYS1__ISP5_PG_FRAME_SIZE__HLPFR__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GAMMA_RGB_COPY   
 *
 * @BRIEF        GAMMA table RGB Copy 
 *               This bit shall be enable when one wants to use the same 
 *               Gamma table for the R, G and B color components. When the 
 *               CPU writes the R table, it is automatically copied to the G 
 *               and B tables if this bit is set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GAMMA_RGB_COPY    BITFIELD(24, 24)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GAMMA_RGB_COPY__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB1   
 *
 * @BRIEF        IPIPE BSC TB1 memory access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB1           BITFIELD(20, 20)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB1__POS      20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB0   
 *
 * @BRIEF        IPIPE BSC TB0 memory access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB0           BITFIELD(19, 19)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB0__POS      19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB3   
 *
 * @BRIEF        IPIPE histogram memory #3 access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB3           BITFIELD(18, 18)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB3__POS      18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB2   
 *
 * @BRIEF        IPIPE histogram memory #2 access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB2           BITFIELD(17, 17)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB2__POS      17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB1   
 *
 * @BRIEF        IPIPE histogram memory #1 access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB1           BITFIELD(16, 16)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB1__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB0   
 *
 * @BRIEF        IPIPE histogram memory #0 access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB0           BITFIELD(15, 15)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB0__POS      15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB3   
 *
 * @BRIEF        D3L TB3 memory access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB3           BITFIELD(14, 14)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB3__POS      14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB2   
 *
 * @BRIEF        D3L TB2 memory access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB2           BITFIELD(13, 13)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB2__POS      13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB1   
 *
 * @BRIEF        D3L TB1 memory access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB1           BITFIELD(12, 12)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB1__POS      12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB0   
 *
 * @BRIEF        D3L TB0 memory access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB0           BITFIELD(11, 11)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB0__POS      11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GBC_TB   
 *
 * @BRIEF        IPIPE GBC TB memory access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GBC_TB            BITFIELD(10, 10)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GBC_TB__POS       10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_YEE_TB   
 *
 * @BRIEF        YEE TB memory access priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_YEE_TB            BITFIELD(9, 9)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_YEE_TB__POS       9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBR   
 *
 * @BRIEF        IPIPE Gamma LUT R memory arbitration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBR           BITFIELD(8, 8)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBR__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBG   
 *
 * @BRIEF        IPIPE Gamma LUT G memory arbitration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBG           BITFIELD(7, 7)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBG__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBB   
 *
 * @BRIEF        IPIPE Gamma LUT B memory arbitration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBB           BITFIELD(6, 6)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBB__POS      6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_DPC_TB   
 *
 * @BRIEF        IPIPE defect pixel memory arbitration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_DPC_TB            BITFIELD(5, 5)
#define ISP5_SYS1__ISP5_MPSR__IPIPE_DPC_TB__POS       5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_DCLAMP   
 *
 * @BRIEF        ISIF DC accumulation memory arbitration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_DCLAMP             BITFIELD(4, 4)
#define ISP5_SYS1__ISP5_MPSR__ISIF_DCLAMP__POS        4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB1   
 *
 * @BRIEF        ISIF LSC memory 1 arbitration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB1            BITFIELD(3, 3)
#define ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB1__POS       3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB0   
 *
 * @BRIEF        ISIF LSC memory 0 arbitration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB0            BITFIELD(2, 2)
#define ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB0__POS       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_LIN_TB   
 *
 * @BRIEF        ISIF linearity compensation memory arbitration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_LIN_TB             BITFIELD(1, 1)
#define ISP5_SYS1__ISP5_MPSR__ISIF_LIN_TB__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_BL_MTC_1__ISIF_R   
 *
 * @BRIEF        Sets the minimum interval btw two consecutive memory 
 *               requests for the ISIF-Read port. Specified in number of 
 *               interface clock cycles. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_BL_MTC_1__ISIF_R              BITFIELD(31, 16)
#define ISP5_SYS1__ISP5_BL_MTC_1__ISIF_R__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_BL_MTC_1__IPIPEIF_R   
 *
 * @BRIEF        Sets the minimum interval btw two consecutive memory 
 *               requests for the IPIPEIF-Read port. Specified in number of 
 *               interface clock cycles. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_BL_MTC_1__IPIPEIF_R           BITFIELD(15, 0)
#define ISP5_SYS1__ISP5_BL_MTC_1__IPIPEIF_R__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_BL_MTC_2__H3A_W   
 *
 * @BRIEF        Sets the minimum interval btw two consecutive memory 
 *               requests for the H3A-Write port. Specified in number of 
 *               interface clock cycles. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_BL_MTC_2__H3A_W               BITFIELD(31, 16)
#define ISP5_SYS1__ISP5_BL_MTC_2__H3A_W__POS          16

    /* 
     * List of register bitfields values for component ISP5_SYS1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_REVISION__SCHEME__LEGACY
 *
 * @BRIEF        Legacy ASP or WTBU scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_REVISION__SCHEME__LEGACY      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_REVISION__SCHEME__H08
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_REVISION__SCHEME__H08         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_REVISION__CUSTOM__STANDARD
 *
 * @BRIEF        Non custom (standard) revision - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_REVISION__CUSTOM__STANDARD    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG__STANDBYMODE__FORCE
 *
 * @BRIEF        Force-standby mode: local initiator is unconditionally 
 *               placed in standby state. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG__STANDBYMODE__FORCE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG__STANDBYMODE__NO
 *
 * @BRIEF        No-standby mode: local initiator is unconditionally placed 
 *               out of standby state. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG__STANDBYMODE__NO    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG__STANDBYMODE__SMART
 *
 * @BRIEF        Smart-standby mode: local initiator standby status depends 
 *               on local conditions, i.e. the module's functional 
 *               requirement from the initiator. 
 *               IP module shall not generate (initiator-related) wakeup 
 *               events. 
 *               Generation of the MStandby signal shall be initiated by the 
 *               firmware by writing ISP5_CTRL.MSTANDBY = ?1?. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG__STANDBYMODE__SMART 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG__STANDBYMODE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG__STANDBYMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG__SOFTRESET__DONE
 *
 * @BRIEF        Reset done, no pending action - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG__SOFTRESET__DONE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG__SOFTRESET__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG__SOFTRESET__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG__SOFTRESET__RESET
 *
 * @BRIEF        Initiate software reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG__SOFTRESET__RESET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_SYSCONFIG__SOFTRESET__PENDING
 *
 * @BRIEF        Reset (software or other) ongoing - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_SYSCONFIG__SOFTRESET__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Reads always 0 (no EOI memory) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER__READ0   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        EOI for interrupt output line #0 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER__EOI0    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER__EOI1
 *
 * @BRIEF        EOI for interrupt output line #1 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER__EOI1    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER__EOI2
 *
 * @BRIEF        EOI for interrupt output line #2 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER__EOI2    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER__EOI3
 *
 * @BRIEF        EOI for interrupt output line #3 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQ_EOI__LINE_NUMBER__EOI3    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__OCP_ERR_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__OCP_ERR_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__OCP_ERR_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__OCP_ERR_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__OCP_ERR_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__OCP_ERR_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW1__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW1__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW1__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW0__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW0__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_RNEW0__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_INI__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_INI__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_INI__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_INI__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_INI__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_INI__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_INI__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DPC_INI__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_EOF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_EOF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_EOF__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_EOF__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_EOF__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_EOF__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_EOF__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_EOF__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT_EOF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT_EOF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT_EOF__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT_EOF__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT_EOF__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT_EOF__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT_EOF__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT_EOF__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF1__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF1__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF1__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF0__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF0__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_EOF0__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_BLK_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_BLK_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_BLK_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_BLK_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_BLK_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_BLK_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_BLK_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_BLK_ERR__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_OVF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_OVF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_OVF__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_OVF__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_OVF__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_OVF__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_OVF__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_FIFO_IN_OVF__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZB__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZB__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZB__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZB__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZB__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZB__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZB__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZB__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZA__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZA__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZA__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZA__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZA__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_CYC_RZA__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_DMA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_DMA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_DMA__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_DMA__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_DMA__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_DMA__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_DMA__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_DMA__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_LAST_PIX__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_LAST_PIX__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_LAST_PIX__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_LAST_PIX__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_LAST_PIX__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_LAST_PIX__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_LAST_PIX__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_LAST_PIX__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_REG__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_REG__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_REG__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_REG__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_REG__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_REG__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_REG__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__RSZ_INT_REG__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__H3A_INT__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__AF_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AF_INT__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__AF_INT__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AF_INT__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__AF_INT__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AF_INT__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__AF_INT__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AF_INT__SET    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__AEW_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AEW_INT__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__AEW_INT__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AEW_INT__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__AEW_INT__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AEW_INT__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__AEW_INT__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__AEW_INT__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPEIF_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPEIF_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPEIF_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPEIF_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPEIF_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPEIF_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPEIF_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPEIF_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_HST__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_HST__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_HST__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_HST__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_HST__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_HST__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_HST__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_HST__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_BSC__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_BSC__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_BSC__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_BSC__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_BSC__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_BSC__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_BSC__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_BSC__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DMA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DMA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DMA__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DMA__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DMA__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DMA__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DMA__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_DMA__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_LAST_PIX__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_LAST_PIX__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_LAST_PIX__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_LAST_PIX__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_LAST_PIX__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_LAST_PIX__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_LAST_PIX__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_LAST_PIX__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_REG__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_REG__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_REG__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_REG__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_REG__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_REG__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_REG__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__IPIPE_INT_REG__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_3__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_3__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_3__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_3__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_3__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_3__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_2__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_2__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_2__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_2__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_2__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_2__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_1__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_1__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_1__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_0__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_0__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS_RAW__ISIF_INT_0__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__OCP_ERR_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__OCP_ERR_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__OCP_ERR_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__OCP_ERR_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__OCP_ERR_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__OCP_ERR_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW1__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW1__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW1__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW0__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW0__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_RNEW0__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_INI__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_INI__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_INI__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_INI__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_INI__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_INI__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_INI__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DPC_INI__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_EOF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_EOF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_EOF__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_EOF__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_EOF__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_EOF__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_EOF__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_EOF__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT_EOF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT_EOF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT_EOF__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT_EOF__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT_EOF__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT_EOF__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT_EOF__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT_EOF__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF1__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF1__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF1__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF0__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF0__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_EOF0__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_BLK_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_BLK_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_BLK_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_BLK_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_BLK_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_BLK_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_BLK_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_BLK_ERR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_OVF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_OVF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_OVF__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_OVF__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_OVF__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_OVF__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_OVF__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_FIFO_IN_OVF__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZB__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZB__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZB__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZB__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZB__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZB__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZB__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZB__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZA__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZA__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZA__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZA__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZA__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_CYC_RZA__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_DMA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_DMA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_DMA__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_DMA__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_DMA__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_DMA__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_DMA__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_DMA__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_LAST_PIX__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_LAST_PIX__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_LAST_PIX__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_LAST_PIX__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_LAST_PIX__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_LAST_PIX__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_LAST_PIX__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_LAST_PIX__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_REG__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_REG__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_REG__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_REG__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_REG__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_REG__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_REG__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__RSZ_INT_REG__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT__NOEVENT   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__H3A_INT__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__AF_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__AF_INT__NOACTION   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__AF_INT__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__AF_INT__NOEVENT    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__AF_INT__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__AF_INT__PENDING    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__AF_INT__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__AF_INT__CLEAR      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__AEW_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__AEW_INT__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__AEW_INT__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__AEW_INT__NOEVENT   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__AEW_INT__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__AEW_INT__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__AEW_INT__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__AEW_INT__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPEIF_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPEIF_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPEIF_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPEIF_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPEIF_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPEIF_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPEIF_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPEIF_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_HST__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_HST__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_HST__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_HST__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_HST__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_HST__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_HST__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_HST__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_BSC__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_BSC__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_BSC__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_BSC__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_BSC__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_BSC__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_BSC__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_BSC__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DMA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DMA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DMA__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DMA__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DMA__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DMA__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DMA__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_DMA__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_LAST_PIX__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_LAST_PIX__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_LAST_PIX__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_LAST_PIX__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_LAST_PIX__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_LAST_PIX__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_LAST_PIX__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_LAST_PIX__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_REG__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_REG__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_REG__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_REG__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_REG__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_REG__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_REG__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__IPIPE_INT_REG__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_3__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_3__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_3__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_3__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_3__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_3__CLEAR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_2__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_2__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_2__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_2__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_2__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_2__CLEAR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_1__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_1__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_1__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_1__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_1__CLEAR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_0__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_0__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_0__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_0__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQSTATUS__ISIF_INT_0__CLEAR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__OCP_ERR_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__OCP_ERR_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__OCP_ERR_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__OCP_ERR_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__OCP_ERR_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__OCP_ERR_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW1__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW0__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_RNEW0__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_INI__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_INI__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_INI__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_INI__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_INI__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_INI__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_INI__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DPC_INI__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_EOF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_EOF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_EOF__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_EOF__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_EOF__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_EOF__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_EOF__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_EOF__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT_EOF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT_EOF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT_EOF__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT_EOF__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT_EOF__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT_EOF__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT_EOF__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT_EOF__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF1__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF0__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_EOF0__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_BLK_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_BLK_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_BLK_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_BLK_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_BLK_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_BLK_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_BLK_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_BLK_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_OVF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_OVF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_OVF__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_OVF__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_OVF__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_OVF__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_OVF__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_FIFO_IN_OVF__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZB__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZB__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZB__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZB__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZB__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZB__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZB__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZB__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZA__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZA__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZA__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZA__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZA__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_CYC_RZA__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_DMA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_DMA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_DMA__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_DMA__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_DMA__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_DMA__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_DMA__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_DMA__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_LAST_PIX__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_LAST_PIX__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_LAST_PIX__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_LAST_PIX__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_LAST_PIX__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_LAST_PIX__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_LAST_PIX__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_LAST_PIX__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_REG__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_REG__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_REG__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_REG__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_REG__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_REG__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_REG__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__RSZ_INT_REG__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__H3A_INT__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__AF_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AF_INT__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__AF_INT__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AF_INT__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__AF_INT__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AF_INT__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__AF_INT__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AF_INT__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__AEW_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AEW_INT__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__AEW_INT__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AEW_INT__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__AEW_INT__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AEW_INT__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__AEW_INT__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__AEW_INT__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPEIF_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPEIF_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPEIF_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPEIF_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPEIF_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPEIF_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPEIF_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPEIF_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_HST__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_HST__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_HST__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_HST__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_HST__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_HST__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_HST__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_HST__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_BSC__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_BSC__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_BSC__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_BSC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_BSC__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_BSC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_BSC__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_BSC__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DMA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DMA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DMA__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DMA__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DMA__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DMA__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DMA__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_DMA__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_LAST_PIX__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_LAST_PIX__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_LAST_PIX__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_LAST_PIX__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_LAST_PIX__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_LAST_PIX__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_LAST_PIX__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_LAST_PIX__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_REG__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_REG__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_REG__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_REG__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_REG__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_REG__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_REG__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__IPIPE_INT_REG__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_3__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_3__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_3__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_3__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_3__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_3__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_2__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_2__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_2__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_2__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_2__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_1__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_0__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_SET__ISIF_INT_0__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__OCP_ERR_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__OCP_ERR_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__OCP_ERR_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__OCP_ERR_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__OCP_ERR_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__OCP_ERR_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__OCP_ERR_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__OCP_ERR_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW1__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW1__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW0__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_RNEW0__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_INI__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_INI__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_INI__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_INI__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_INI__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_INI__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_INI__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DPC_INI__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_EOF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_EOF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_EOF__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_EOF__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_EOF__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_EOF__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_EOF__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_EOF__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT_EOF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT_EOF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT_EOF__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT_EOF__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT_EOF__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT_EOF__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT_EOF__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT_EOF__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF1__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF1__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF0__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_EOF0__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_BLK_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_BLK_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_BLK_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_BLK_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_BLK_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_BLK_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_BLK_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_BLK_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_OVF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_OVF__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_OVF__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_OVF__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_OVF__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_OVF__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_OVF__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_FIFO_IN_OVF__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZB__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZB__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZB__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZB__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZB__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZB__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZB__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZB__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZA__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZA__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZA__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZA__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZA__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_CYC_RZA__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_DMA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_DMA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_DMA__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_DMA__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_DMA__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_DMA__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_DMA__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_DMA__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_LAST_PIX__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_LAST_PIX__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_LAST_PIX__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_LAST_PIX__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_LAST_PIX__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_LAST_PIX__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_LAST_PIX__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_LAST_PIX__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_REG__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_REG__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_REG__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_REG__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_REG__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_REG__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_REG__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__RSZ_INT_REG__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__H3A_INT__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__AF_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AF_INT__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__AF_INT__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AF_INT__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__AF_INT__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AF_INT__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__AF_INT__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AF_INT__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__AEW_INT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AEW_INT__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__AEW_INT__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AEW_INT__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__AEW_INT__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AEW_INT__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__AEW_INT__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__AEW_INT__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPEIF_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPEIF_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPEIF_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPEIF_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPEIF_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPEIF_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPEIF_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPEIF_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_HST__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_HST__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_HST__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_HST__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_HST__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_HST__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_HST__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_HST__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_BSC__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_BSC__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_BSC__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_BSC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_BSC__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_BSC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_BSC__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_BSC__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DMA__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DMA__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DMA__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DMA__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DMA__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DMA__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DMA__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_DMA__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_LAST_PIX__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_LAST_PIX__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_LAST_PIX__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_LAST_PIX__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_LAST_PIX__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_LAST_PIX__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_LAST_PIX__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_LAST_PIX__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_REG__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_REG__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_REG__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_REG__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_REG__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_REG__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_REG__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__IPIPE_INT_REG__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_3__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_3__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_3__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_3__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_3__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_3__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_2__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_2__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_2__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_2__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_2__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_2__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_1__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_1__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_1__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_1__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_0__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_0__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_0__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_IRQENABLE_CLR__ISIF_INT_0__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW1__DISABLED
 *
 * @BRIEF        DMA disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW1__ENABLED
 *
 * @BRIEF        DMA enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW1__ENABLE
 *
 * @BRIEF        Enable DMA - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW1__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_LAST_PIX__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_LAST_PIX__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_LAST_PIX__DISABLED
 *
 * @BRIEF        DMA disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_LAST_PIX__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_LAST_PIX__ENABLED
 *
 * @BRIEF        DMA enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_LAST_PIX__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_LAST_PIX__ENABLE
 *
 * @BRIEF        Enable DMA - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_LAST_PIX__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW0__DISABLED
 *
 * @BRIEF        DMA disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW0__ENABLED
 *
 * @BRIEF        DMA enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW0__ENABLE
 *
 * @BRIEF        Enable DMA - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_DPC_RNEW0__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_HST__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_HST__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_HST__DISABLED
 *
 * @BRIEF        DMA disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_HST__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_HST__ENABLED
 *
 * @BRIEF        DMA enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_HST__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_HST__ENABLE
 *
 * @BRIEF        Enable DMA - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_HST__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_BSC__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_BSC__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_BSC__DISABLED
 *
 * @BRIEF        DMA disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_BSC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_BSC__ENABLED
 *
 * @BRIEF        DMA enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_BSC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_BSC__ENABLE
 *
 * @BRIEF        Enable DMA - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_SET__IPIPE_INT_BSC__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW1__DISABLED
 *
 * @BRIEF        DMA disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW1__ENABLED
 *
 * @BRIEF        DMA enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW1__DISABLE
 *
 * @BRIEF        Disable DMA - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW1__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_LAST_PIX__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_LAST_PIX__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_LAST_PIX__DISABLED
 *
 * @BRIEF        DMA disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_LAST_PIX__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_LAST_PIX__ENABLED
 *
 * @BRIEF        DMA enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_LAST_PIX__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_LAST_PIX__DISABLE
 *
 * @BRIEF        Disable DMA - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_LAST_PIX__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW0__DISABLED
 *
 * @BRIEF        DMA disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW0__ENABLED
 *
 * @BRIEF        DMA enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW0__DISABLE
 *
 * @BRIEF        Disable DMA - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_DPC_RNEW0__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_HST__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_HST__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_HST__DISABLED
 *
 * @BRIEF        DMA disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_HST__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_HST__ENABLED
 *
 * @BRIEF        DMA enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_HST__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_HST__DISABLE
 *
 * @BRIEF        Disable DMA - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_HST__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_BSC__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_BSC__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_BSC__DISABLED
 *
 * @BRIEF        DMA disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_BSC__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_BSC__ENABLED
 *
 * @BRIEF        DMA enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_BSC__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_BSC__DISABLE
 *
 * @BRIEF        Disable DMA - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_DMAENABLE_CLR__IPIPE_INT_BSC__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__DMA3_CFG__NEWENUM1
 *
 * @BRIEF        No DMA request associated with ISP5_DMA_REQ[3]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__DMA3_CFG__NEWENUM1      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__DMA3_CFG__NEWENUM2
 *
 * @BRIEF        DPC DMA request associated with ISP5_DMA_REQ[3]. 
 *               Expected DMA transfer size is 2 KBytes in the range 
 *               0x8000-0x87FF. 
 *               DPC_EVT_INI shall be set to 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__DMA3_CFG__NEWENUM2      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__DMA3_CFG__NEWENUM3
 *
 * @BRIEF        GAMMA DMA request associated with ISP5_DMA_REQ[3]. 
 *               Expected DMA transfer size is 6 KBytes in the range 
 *               0xA800-0xBFFF. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__DMA3_CFG__NEWENUM3      0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__DMA3_CFG__NEWENUM4
 *
 * @BRIEF        DPC + GAMMA DMA request associated with ISP5_DMA_REQ[3]. 
 *               Expected DMA transfer size is 8 KBytes in the range 
 *               0x8000-0x87FF and 0xA800-0xBFFF. 
 *               DPC_EVT_INI shall be set to 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__DMA3_CFG__NEWENUM4      0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__DPC_EVT_INI__NEWENUM1
 *
 * @BRIEF        IPIPE_INT_LAST_PIX event is selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__DPC_EVT_INI__NEWENUM1   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__DPC_EVT_INI__NEWENUM2
 *
 * @BRIEF        IPIPE_INT_DPC_INI event is selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__DPC_EVT_INI__NEWENUM2   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__MSTANDBY__NEWENUM1
 *
 * @BRIEF        De-assert MStandby signal. May not be immediate due to power 
 *               management handshaking btw the MStandby and Wait signals. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__MSTANDBY__NEWENUM1      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__MSTANDBY__NEWENUM2
 *
 * @BRIEF        Assert MStandby signal - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__MSTANDBY__NEWENUM2      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VD_PULSE_EXT__NEWENUM1
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VD_PULSE_EXT__NEWENUM1  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VD_PULSE_EXT__NEWENUM2
 *
 * @BRIEF        Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VD_PULSE_EXT__NEWENUM2  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__PCLK_INV__NEWENUM1
 *
 * @BRIEF        Normal - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__PCLK_INV__NEWENUM1      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__PCLK_INV__NEWENUM2
 *
 * @BRIEF        Inversed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__PCLK_INV__NEWENUM2      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__MSTANDDBY_WAIT__NEWENUM1
 *
 * @BRIEF        Wait signal is de-asserted = normal operations. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__MSTANDDBY_WAIT__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__MSTANDDBY_WAIT__NEWENUM2
 *
 * @BRIEF        Wait signal is asserted. Software shall make sure not to 
 *               enable any traffic on the L3 as long as wait is asserted. - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__MSTANDDBY_WAIT__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__BL_CLK_ENABLE__NEWENUM1
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__BL_CLK_ENABLE__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__BL_CLK_ENABLE__NEWENUM2
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__BL_CLK_ENABLE__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__ISIF_CLK_ENABLE__NEWENUM1
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__ISIF_CLK_ENABLE__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__ISIF_CLK_ENABLE__NEWENUM2
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__ISIF_CLK_ENABLE__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__H3A_CLK_ENABLE__NEWENUM1
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__H3A_CLK_ENABLE__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__H3A_CLK_ENABLE__NEWENUM2
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__H3A_CLK_ENABLE__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__RSZ_CLK_ENABLE__NEWENUM1
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__RSZ_CLK_ENABLE__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__RSZ_CLK_ENABLE__NEWENUM2
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__RSZ_CLK_ENABLE__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__IPIPE_CLK_ENABLE__NEWENUM1
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__IPIPE_CLK_ENABLE__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__IPIPE_CLK_ENABLE__NEWENUM2
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__IPIPE_CLK_ENABLE__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__IPIPEIF_CLK_ENABLE__NEWENUM1
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__IPIPEIF_CLK_ENABLE__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__IPIPEIF_CLK_ENABLE__NEWENUM2
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__IPIPEIF_CLK_ENABLE__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__SYNC_ENABLE__NEWENUM1
 *
 * @BRIEF        Disable. Shall be used when the video port is receiving 
 *               data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__SYNC_ENABLE__NEWENUM1   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__SYNC_ENABLE__NEWENUM2
 *
 * @BRIEF        Enable. Shall only be used when the video port is not 
 *               receiving data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__SYNC_ENABLE__NEWENUM2   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__PSYNC_CLK_SEL__NEWENUM1
 *
 * @BRIEF        MMR_CLK. Can be used if the input pixel clock is always 
 *               lower than 100 MHz. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__PSYNC_CLK_SEL__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__PSYNC_CLK_SEL__NEWENUM2
 *
 * @BRIEF        DMA_CLK. Shall be used if the pixel clock is higher than 100 
 *               MHz. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__PSYNC_CLK_SEL__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM1
 *
 * @BRIEF        High Priority 
 *               VBUSM cpriority[2:0] = 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM2
 *
 * @BRIEF        High Priority 
 *               VBUSM cpriority[2:0] = 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM3
 *
 * @BRIEF        Medium Priority 
 *               VBUSM cpriority[2:0] = 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM4
 *
 * @BRIEF        Medium Priority 
 *               VBUSM cpriority[2:0] = 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM5
 *
 * @BRIEF        Normal Priority 
 *               VBUSM cpriority[2:0] = 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM5 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM6
 *
 * @BRIEF        Normal Priority 
 *               VBUSM cpriority[2:0] = 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM6 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM7
 *
 * @BRIEF        Normal Priority 
 *               VBUSM cpriority[2:0] = 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM7 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM8
 *
 * @BRIEF        Normal Priority 
 *               VBUSM cpriority[2:0] = 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__VBUSM_CPRIORITY__NEWENUM8 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__OCP_WRNP__NEWENUM1
 *
 * @BRIEF        All writes are non posted. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__OCP_WRNP__NEWENUM1      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_CTRL__OCP_WRNP__NEWENUM2
 *
 * @BRIEF        All writes are posted. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_CTRL__OCP_WRNP__NEWENUM2      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__SRC_SEL__NEWENUM1
 *
 * @BRIEF        ISP5 video port is selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__SRC_SEL__NEWENUM1         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__SRC_SEL__NEWENUM2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__SRC_SEL__NEWENUM2         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__SRC_SEL__NEWENUM3
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__SRC_SEL__NEWENUM3         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__SRC_SEL__NEWENUM4
 *
 * @BRIEF        Pattern generator is selected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__SRC_SEL__NEWENUM4         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__EN__NEWENUM1
 *
 * @BRIEF        Pattern generator off - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__EN__NEWENUM1              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__EN__NEWENUM2
 *
 * @BRIEF        Enable pattern generator - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__EN__NEWENUM2              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__WEN__NEWENUM1
 *
 * @BRIEF        WEN is always activated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__WEN__NEWENUM1             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__WEN__NEWENUM2
 *
 * @BRIEF        WEN is on 8 cycles and off 8 cycles - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__WEN__NEWENUM2             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__HDPOL__NEWENUM1
 *
 * @BRIEF        Active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__HDPOL__NEWENUM1           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__HDPOL__NEWENUM2
 *
 * @BRIEF        Active low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__HDPOL__NEWENUM2           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__VDPOL__NEWENUM1
 *
 * @BRIEF        Active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__VDPOL__NEWENUM1           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_PG__VDPOL__NEWENUM2
 *
 * @BRIEF        Active low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_PG__VDPOL__NEWENUM2           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GAMMA_RGB_COPY__NEWENUM1
 *
 * @BRIEF        Copy disable 
 *               Independent RGB gamma table - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GAMMA_RGB_COPY__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GAMMA_RGB_COPY__NEWENUM2
 *
 * @BRIEF        Copy enable 
 *               Common RGB Gamma table - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GAMMA_RGB_COPY__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB1__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB1__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB1__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB1__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB0__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB0__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB0__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_BSC_TB0__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB3__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB3__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB3__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB3__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB2__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB2__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB2__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB2__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB1__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB1__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB1__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB1__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB0__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB0__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB0__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_HST_TB0__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB3__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB3__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB3__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB3__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB2__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB2__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB2__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB2__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB1__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB1__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB1__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB1__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB0__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB0__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB0__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_D3L_TB0__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GBC_TB__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GBC_TB__NEWENUM1  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GBC_TB__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GBC_TB__NEWENUM2  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_YEE_TB__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_YEE_TB__NEWENUM1  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_YEE_TB__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_YEE_TB__NEWENUM2  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBR__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBR__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBR__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBR__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBG__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBG__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBG__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBG__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBB__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBB__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBB__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_GMM_TBB__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_DPC_TB__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_DPC_TB__NEWENUM1  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__IPIPE_DPC_TB__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__IPIPE_DPC_TB__NEWENUM2  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_DCLAMP__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_DCLAMP__NEWENUM1   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_DCLAMP__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_DCLAMP__NEWENUM2   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB1__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB1__NEWENUM1  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB1__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB1__NEWENUM2  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB0__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB0__NEWENUM1  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB0__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_LSC_TB0__NEWENUM2  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_LIN_TB__NEWENUM1
 *
 * @BRIEF        MODULE access has higher priority - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_LIN_TB__NEWENUM1   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ISP5_SYS1__ISP5_MPSR__ISIF_LIN_TB__NEWENUM2
 *
 * @BRIEF        CPU access has higher priority. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ISP5_SYS1__ISP5_MPSR__ISIF_LIN_TB__NEWENUM2   0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __ISP5_SYS1_CRED_H 
                                                            */
