// Seed: 1996850471
`default_nettype wire
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  type_7(
      1 * id_0 + 1 - id_0, id_1, 1'b0
  );
endmodule
