{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702510334140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702510334141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 01:31:54 2023 " "Processing started: Thu Dec 14 01:31:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702510334141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510334141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dcsk_modem -c dcsk_modem " "Command: quartus_map --read_settings_files=on --write_settings_files=off dcsk_modem -c dcsk_modem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510334172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702510335281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702510335304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/dcsk_modem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/dcsk_modem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dcsk_modem " "Found entity 1: dcsk_modem" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/logistic_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/logistic_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logistic_map " "Found entity 1: logistic_map" {  } { { "../hdl/tx/chaos_gen/logistic_map.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/logistic_map.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_xpander.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_xpander.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chaos_xpander " "Found entity 1: chaos_xpander" {  } { { "../hdl/tx/chaos_gen/chaos_xpander.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_xpander.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chaos_gen " "Found entity 1: chaos_gen" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "../hdl/tx/tx_fsm.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx_fsm.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342703 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "modulator.sv(41) " "Verilog HDL warning at modulator.sv(41): extended using \"x\" or \"z\"" {  } { { "../hdl/tx/modulator.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/modulator.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1702510342704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/modulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/modulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Found entity 1: modulator" {  } { { "../hdl/tx/modulator.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/modulator.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chip_bit_ctr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chip_bit_ctr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chip_bit_ctr " "Found entity 1: chip_bit_ctr" {  } { { "../hdl/tx/chip_bit_ctr.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chip_bit_ctr.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/rx/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/rx/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../hdl/rx/FSM.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/FSM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/rx/demod_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/rx/demod_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Demod_Top " "Found entity 1: Demod_Top" {  } { { "../hdl/rx/Demod_Top.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/Demod_Top.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/rx/demod_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/rx/demod_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Demod_TB " "Found entity 1: Demod_TB" {  } { { "../hdl/rx/Demod_TB.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/Demod_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/rx/demod_dp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/rx/demod_dp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Demod_DP " "Found entity 1: Demod_DP" {  } { { "../hdl/rx/Demod_DP.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/Demod_DP.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/pkgs/wire_shuffler_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/pkgs/wire_shuffler_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wire_shuffler_pkg (SystemVerilog) " "Found design unit 1: wire_shuffler_pkg (SystemVerilog)" {  } { { "../hdl/pkgs/wire_shuffler_pkg.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/pkgs/wire_shuffler_pkg.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/pkgs/spreading_factors_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/pkgs/spreading_factors_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spreading_factors_pkg (SystemVerilog) " "Found design unit 1: spreading_factors_pkg (SystemVerilog)" {  } { { "../hdl/pkgs/spreading_factors_pkg.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/pkgs/spreading_factors_pkg.sv" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/wait_then_high.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/wait_then_high.sv" { { "Info" "ISGN_ENTITY_NAME" "1 st_trigger " "Found entity 1: st_trigger" {  } { { "../hdl/misc/wait_then_high.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/wait_then_high.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/ro_sig_tap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/ro_sig_tap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ro_sig_tap " "Found entity 1: ro_sig_tap" {  } { { "../hdl/misc/ro_sig_tap.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/ro_sig_tap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/piso.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/piso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piso " "Found entity 1: piso" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/negedge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/negedge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negedge_detector " "Found entity 1: negedge_detector" {  } { { "../hdl/misc/negedge_detector.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/negedge_detector.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/interfaces/tx_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/interfaces/tx_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_if " "Found entity 1: tx_if" {  } { { "../hdl/interfaces/tx_if.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/interfaces/tx_if.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/booth/calc_partial_product.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/booth/calc_partial_product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calc_partial_product " "Found entity 1: calc_partial_product" {  } { { "../hdl/booth/calc_partial_product.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/calc_partial_product.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/booth/booth_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/booth/booth_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 booth_mul " "Found entity 1: booth_mul" {  } { { "../hdl/booth/booth_mul.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/booth_mul.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510342721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510342721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dcsk_modem " "Elaborating entity \"dcsk_modem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702510342945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx tx:U_TX " "Elaborating entity \"tx\" for hierarchy \"tx:U_TX\"" {  } { { "../hdl/dcsk_modem.sv" "U_TX" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fsm tx:U_TX\|tx_fsm:U_tx_fsm " "Elaborating entity \"tx_fsm\" for hierarchy \"tx:U_TX\|tx_fsm:U_tx_fsm\"" {  } { { "../hdl/tx/tx.sv" "U_tx_fsm" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negedge_detector tx:U_TX\|tx_fsm:U_tx_fsm\|negedge_detector:U_negedge_detector " "Elaborating entity \"negedge_detector\" for hierarchy \"tx:U_TX\|tx_fsm:U_tx_fsm\|negedge_detector:U_negedge_detector\"" {  } { { "../hdl/tx/tx_fsm.sv" "U_negedge_detector" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx_fsm.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chaos_gen tx:U_TX\|chaos_gen:U_chaos_gen " "Elaborating entity \"chaos_gen\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\"" {  } { { "../hdl/tx/tx.sv" "U_chaos_gen" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logistic_map tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map " "Elaborating entity \"logistic_map\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\"" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "U_logistic_map" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_mul tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul " "Elaborating entity \"booth_mul\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul\"" {  } { { "../hdl/tx/chaos_gen/logistic_map.sv" "U_booth_mul" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/logistic_map.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_partial_product tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul\|calc_partial_product:gen_partial_products\[0\].U_partial_product " "Elaborating entity \"calc_partial_product\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul\|calc_partial_product:gen_partial_products\[0\].U_partial_product\"" {  } { { "../hdl/booth/booth_mul.sv" "gen_partial_products\[0\].U_partial_product" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/booth_mul.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 calc_partial_product.sv(55) " "Verilog HDL assignment warning at calc_partial_product.sv(55): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/booth/calc_partial_product.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/calc_partial_product.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702510343322 "|dcsk_modem|tx:U_TX|chaos_gen:U_chaos_gen|logistic_map:U_logistic_map|booth_mul:U_booth_mul|calc_partial_product:gen_partial_products[0].U_partial_product"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chaos_xpander tx:U_TX\|chaos_gen:U_chaos_gen\|chaos_xpander:U_chaos_xpander " "Elaborating entity \"chaos_xpander\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\|chaos_xpander:U_chaos_xpander\"" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "U_chaos_xpander" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso tx:U_TX\|chaos_gen:U_chaos_gen\|piso:U_chaos_piso " "Elaborating entity \"piso\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\|piso:U_chaos_piso\"" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "U_chaos_piso" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343348 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(30) " "Verilog HDL error at piso.sv(30): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702510343350 "|dcsk_modem|tx:U_TX|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 piso.sv(30) " "Verilog HDL assignment warning at piso.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702510343350 "|dcsk_modem|tx:U_TX|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 piso.sv(34) " "Verilog HDL assignment warning at piso.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702510343351 "|dcsk_modem|tx:U_TX|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(38) " "Verilog HDL error at piso.sv(38): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 38 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702510343351 "|dcsk_modem|tx:U_TX|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_bit_ctr tx:U_TX\|chip_bit_ctr:U_chip_bit_ctr " "Elaborating entity \"chip_bit_ctr\" for hierarchy \"tx:U_TX\|chip_bit_ctr:U_chip_bit_ctr\"" {  } { { "../hdl/tx/tx.sv" "U_chip_bit_ctr" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso tx:U_TX\|piso:U_msg_buffer " "Elaborating entity \"piso\" for hierarchy \"tx:U_TX\|piso:U_msg_buffer\"" {  } { { "../hdl/tx/tx.sv" "U_msg_buffer" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343374 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(30) " "Verilog HDL error at piso.sv(30): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702510343375 "|dcsk_modem|tx:U_TX|piso:U_msg_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 piso.sv(30) " "Verilog HDL assignment warning at piso.sv(30): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702510343375 "|dcsk_modem|tx:U_TX|piso:U_msg_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 piso.sv(34) " "Verilog HDL assignment warning at piso.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702510343375 "|dcsk_modem|tx:U_TX|piso:U_msg_buffer"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(38) " "Verilog HDL error at piso.sv(38): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 38 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702510343375 "|dcsk_modem|tx:U_TX|piso:U_msg_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator tx:U_TX\|modulator:U_modulator " "Elaborating entity \"modulator\" for hierarchy \"tx:U_TX\|modulator:U_modulator\"" {  } { { "../hdl/tx/tx.sv" "U_modulator" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demod_Top Demod_Top:U_RX " "Elaborating entity \"Demod_Top\" for hierarchy \"Demod_Top:U_RX\"" {  } { { "../hdl/dcsk_modem.sv" "U_RX" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demod_DP Demod_Top:U_RX\|Demod_DP:Demod " "Elaborating entity \"Demod_DP\" for hierarchy \"Demod_Top:U_RX\|Demod_DP:Demod\"" {  } { { "../hdl/rx/Demod_Top.sv" "Demod" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/Demod_Top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Demod_Top:U_RX\|FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"Demod_Top:U_RX\|FSM:FSM\"" {  } { { "../hdl/rx/Demod_Top.sv" "FSM" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/Demod_Top.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510343402 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "tx_if.o_is_sending " "Inserted always-enabled tri-state buffer between \"tx_if.o_is_sending\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "tx_if.o_tx " "Inserted always-enabled tri-state buffer between \"tx_if.o_tx\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510345938 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1702510345938 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_sf\[0\] " "bidirectional pin \"tx_if.i_sf\[0\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_sf\[1\] " "bidirectional pin \"tx_if.i_sf\[1\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_load_seed " "bidirectional pin \"tx_if.i_load_seed\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[0\] " "bidirectional pin \"tx_if.i_seed\[0\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[1\] " "bidirectional pin \"tx_if.i_seed\[1\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[2\] " "bidirectional pin \"tx_if.i_seed\[2\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[3\] " "bidirectional pin \"tx_if.i_seed\[3\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[4\] " "bidirectional pin \"tx_if.i_seed\[4\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[5\] " "bidirectional pin \"tx_if.i_seed\[5\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[6\] " "bidirectional pin \"tx_if.i_seed\[6\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[7\] " "bidirectional pin \"tx_if.i_seed\[7\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_send " "bidirectional pin \"tx_if.i_send\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[0\] " "bidirectional pin \"tx_if.i_msg\[0\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[1\] " "bidirectional pin \"tx_if.i_msg\[1\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[2\] " "bidirectional pin \"tx_if.i_msg\[2\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[3\] " "bidirectional pin \"tx_if.i_msg\[3\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[4\] " "bidirectional pin \"tx_if.i_msg\[4\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[5\] " "bidirectional pin \"tx_if.i_msg\[5\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[6\] " "bidirectional pin \"tx_if.i_msg\[6\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[7\] " "bidirectional pin \"tx_if.i_msg\[7\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[8\] " "bidirectional pin \"tx_if.i_msg\[8\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[9\] " "bidirectional pin \"tx_if.i_msg\[9\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[10\] " "bidirectional pin \"tx_if.i_msg\[10\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[11\] " "bidirectional pin \"tx_if.i_msg\[11\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[12\] " "bidirectional pin \"tx_if.i_msg\[12\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[13\] " "bidirectional pin \"tx_if.i_msg\[13\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[14\] " "bidirectional pin \"tx_if.i_msg\[14\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[15\] " "bidirectional pin \"tx_if.i_msg\[15\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[16\] " "bidirectional pin \"tx_if.i_msg\[16\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[17\] " "bidirectional pin \"tx_if.i_msg\[17\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[18\] " "bidirectional pin \"tx_if.i_msg\[18\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[19\] " "bidirectional pin \"tx_if.i_msg\[19\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[20\] " "bidirectional pin \"tx_if.i_msg\[20\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[21\] " "bidirectional pin \"tx_if.i_msg\[21\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[22\] " "bidirectional pin \"tx_if.i_msg\[22\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[23\] " "bidirectional pin \"tx_if.i_msg\[23\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[24\] " "bidirectional pin \"tx_if.i_msg\[24\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[25\] " "bidirectional pin \"tx_if.i_msg\[25\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[26\] " "bidirectional pin \"tx_if.i_msg\[26\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[27\] " "bidirectional pin \"tx_if.i_msg\[27\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[28\] " "bidirectional pin \"tx_if.i_msg\[28\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[29\] " "bidirectional pin \"tx_if.i_msg\[29\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[30\] " "bidirectional pin \"tx_if.i_msg\[30\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[31\] " "bidirectional pin \"tx_if.i_msg\[31\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_arst_n " "bidirectional pin \"tx_if.i_arst_n\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_clk " "bidirectional pin \"tx_if.i_clk\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510345938 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1702510345938 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tx_if.o_is_sending~synth " "Node \"tx_if.o_is_sending~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510348455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tx_if.o_tx~synth " "Node \"tx_if.o_tx~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510348455 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702510348455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702510348643 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702510349475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Projects/DCSK/DCSK/DCSK/modem_synth/output_files/dcsk_modem.map.smsg " "Generated suppressed messages file G:/Projects/DCSK/DCSK/DCSK/modem_synth/output_files/dcsk_modem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510350036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702510350797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510350797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "798 " "Implemented 798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702510352567 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702510352567 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1702510352567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "711 " "Implemented 711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702510352567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702510352567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702510352587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 01:32:32 2023 " "Processing ended: Thu Dec 14 01:32:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702510352587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702510352587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702510352587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510352587 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702510378706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702510378706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 01:32:36 2023 " "Processing started: Thu Dec 14 01:32:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702510378706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702510378706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dcsk_modem -c dcsk_modem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dcsk_modem -c dcsk_modem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702510378706 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702510381738 ""}
{ "Info" "0" "" "Project  = dcsk_modem" {  } {  } 0 0 "Project  = dcsk_modem" 0 0 "Fitter" 0 0 1702510381751 ""}
{ "Info" "0" "" "Revision = dcsk_modem" {  } {  } 0 0 "Revision = dcsk_modem" 0 0 "Fitter" 0 0 1702510381752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702510381919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702510381919 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dcsk_modem 5CSEBA6U19I7DK " "Selected device 5CSEBA6U19I7DK for design \"dcsk_modem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702510381984 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702510382185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702510382185 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702510383280 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702510384134 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702510385785 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "87 87 " "No exact pin location assignment(s) for 87 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702510386383 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "87 66 " "Design requires 87 user-specified I/O pins -- too many to fit in the 66 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "87 87 0 " "Current design requires 87 user-specified I/O pins -- 87 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1702510396064 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "66 38 28 " "Targeted device has 66 I/O pin locations available for user I/O -- 38 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1702510396064 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1702510396064 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1702510396088 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702510396126 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.o_is_sending a permanently enabled " "Pin tx_if.o_is_sending has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.o_is_sending } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.o_tx a permanently enabled " "Pin tx_if.o_tx has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.o_tx } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_sf\[0\] a permanently disabled " "Pin tx_if.i_sf\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_sf\[1\] a permanently disabled " "Pin tx_if.i_sf\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_load_seed a permanently disabled " "Pin tx_if.i_load_seed has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_load_seed } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[0\] a permanently disabled " "Pin tx_if.i_seed\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[1\] a permanently disabled " "Pin tx_if.i_seed\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[2\] a permanently disabled " "Pin tx_if.i_seed\[2\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[2] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[3\] a permanently disabled " "Pin tx_if.i_seed\[3\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[3] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[4\] a permanently disabled " "Pin tx_if.i_seed\[4\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[4] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[5\] a permanently disabled " "Pin tx_if.i_seed\[5\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[5] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[6\] a permanently disabled " "Pin tx_if.i_seed\[6\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[6] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[7\] a permanently disabled " "Pin tx_if.i_seed\[7\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[7] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_send a permanently disabled " "Pin tx_if.i_send has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_send } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[0\] a permanently disabled " "Pin tx_if.i_msg\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[1\] a permanently disabled " "Pin tx_if.i_msg\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[2\] a permanently disabled " "Pin tx_if.i_msg\[2\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[2] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[3\] a permanently disabled " "Pin tx_if.i_msg\[3\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[3] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[4\] a permanently disabled " "Pin tx_if.i_msg\[4\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[4] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[5\] a permanently disabled " "Pin tx_if.i_msg\[5\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[5] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[6\] a permanently disabled " "Pin tx_if.i_msg\[6\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[6] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[7\] a permanently disabled " "Pin tx_if.i_msg\[7\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[7] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[8\] a permanently disabled " "Pin tx_if.i_msg\[8\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[8] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[9\] a permanently disabled " "Pin tx_if.i_msg\[9\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[9] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[10\] a permanently disabled " "Pin tx_if.i_msg\[10\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[10] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[11\] a permanently disabled " "Pin tx_if.i_msg\[11\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[11] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[12\] a permanently disabled " "Pin tx_if.i_msg\[12\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[12] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[13\] a permanently disabled " "Pin tx_if.i_msg\[13\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[13] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[14\] a permanently disabled " "Pin tx_if.i_msg\[14\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[14] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[15\] a permanently disabled " "Pin tx_if.i_msg\[15\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[15] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[16\] a permanently disabled " "Pin tx_if.i_msg\[16\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[16] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[17\] a permanently disabled " "Pin tx_if.i_msg\[17\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[17] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[18\] a permanently disabled " "Pin tx_if.i_msg\[18\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[18] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[19\] a permanently disabled " "Pin tx_if.i_msg\[19\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[19] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[20\] a permanently disabled " "Pin tx_if.i_msg\[20\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[20] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[21\] a permanently disabled " "Pin tx_if.i_msg\[21\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[21] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[22\] a permanently disabled " "Pin tx_if.i_msg\[22\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[22] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[23\] a permanently disabled " "Pin tx_if.i_msg\[23\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[23] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[24\] a permanently disabled " "Pin tx_if.i_msg\[24\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[24] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[25\] a permanently disabled " "Pin tx_if.i_msg\[25\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[25] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[26\] a permanently disabled " "Pin tx_if.i_msg\[26\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[26] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[27\] a permanently disabled " "Pin tx_if.i_msg\[27\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[27] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[28\] a permanently disabled " "Pin tx_if.i_msg\[28\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[28] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[29\] a permanently disabled " "Pin tx_if.i_msg\[29\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[29] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[30\] a permanently disabled " "Pin tx_if.i_msg\[30\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[30] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[31\] a permanently disabled " "Pin tx_if.i_msg\[31\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[31] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_arst_n a permanently disabled " "Pin tx_if.i_arst_n has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_arst_n } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_clk a permanently disabled " "Pin tx_if.i_clk has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_clk } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702510396609 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1702510396609 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "46 " "Following 46 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_sf\[0\] VCC " "Pin tx_if.i_sf\[0\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_sf\[1\] VCC " "Pin tx_if.i_sf\[1\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_load_seed VCC " "Pin tx_if.i_load_seed has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_load_seed } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[0\] VCC " "Pin tx_if.i_seed\[0\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[1\] VCC " "Pin tx_if.i_seed\[1\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[2\] VCC " "Pin tx_if.i_seed\[2\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[2] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[3\] VCC " "Pin tx_if.i_seed\[3\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[3] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[4\] VCC " "Pin tx_if.i_seed\[4\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[4] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[5\] VCC " "Pin tx_if.i_seed\[5\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[5] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[6\] VCC " "Pin tx_if.i_seed\[6\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[6] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_seed\[7\] VCC " "Pin tx_if.i_seed\[7\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[7] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_send VCC " "Pin tx_if.i_send has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_send } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[0\] VCC " "Pin tx_if.i_msg\[0\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[0] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[1\] VCC " "Pin tx_if.i_msg\[1\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[1] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[2\] VCC " "Pin tx_if.i_msg\[2\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[2] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[3\] VCC " "Pin tx_if.i_msg\[3\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[3] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[4\] VCC " "Pin tx_if.i_msg\[4\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[4] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[5\] VCC " "Pin tx_if.i_msg\[5\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[5] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[6\] VCC " "Pin tx_if.i_msg\[6\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[6] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[7\] VCC " "Pin tx_if.i_msg\[7\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[7] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[8\] VCC " "Pin tx_if.i_msg\[8\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[8] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[9\] VCC " "Pin tx_if.i_msg\[9\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[9] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[10\] VCC " "Pin tx_if.i_msg\[10\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[10] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[11\] VCC " "Pin tx_if.i_msg\[11\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[11] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[12\] VCC " "Pin tx_if.i_msg\[12\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[12] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[13\] VCC " "Pin tx_if.i_msg\[13\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[13] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[14\] VCC " "Pin tx_if.i_msg\[14\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[14] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[15\] VCC " "Pin tx_if.i_msg\[15\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[15] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[16\] VCC " "Pin tx_if.i_msg\[16\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[16] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[17\] VCC " "Pin tx_if.i_msg\[17\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[17] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[18\] VCC " "Pin tx_if.i_msg\[18\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[18] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[19\] VCC " "Pin tx_if.i_msg\[19\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[19] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[20\] VCC " "Pin tx_if.i_msg\[20\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[20] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[21\] VCC " "Pin tx_if.i_msg\[21\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[21] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[22\] VCC " "Pin tx_if.i_msg\[22\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[22] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[23\] VCC " "Pin tx_if.i_msg\[23\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[23] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[24\] VCC " "Pin tx_if.i_msg\[24\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[24] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[25\] VCC " "Pin tx_if.i_msg\[25\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[25] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[26\] VCC " "Pin tx_if.i_msg\[26\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[26] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[27\] VCC " "Pin tx_if.i_msg\[27\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[27] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[28\] VCC " "Pin tx_if.i_msg\[28\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[28] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[29\] VCC " "Pin tx_if.i_msg\[29\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[29] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[30\] VCC " "Pin tx_if.i_msg\[30\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[30] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_msg\[31\] VCC " "Pin tx_if.i_msg\[31\] has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[31] } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_arst_n VCC " "Pin tx_if.i_arst_n has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_arst_n } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "tx_if.i_clk VCC " "Pin tx_if.i_clk has VCC driving its datain port" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_clk } } } { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/modem_synth/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1702510396611 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1702510396611 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1702510396651 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5465 " "Peak virtual memory: 5465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702510401930 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 14 01:33:21 2023 " "Processing ended: Thu Dec 14 01:33:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702510401930 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702510401930 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702510401930 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702510401930 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 69 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 69 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702510403514 ""}
