0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/escar/OneDrive/Documentos/GitHub/xup_fpga_vivado_flow/vivado_tutorial/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/xup_fpga_vivado_flow/vivado_tutorial/lab1/lab1.srcs/sim_1/imports/lab1/lab1_tb.v,1689755263,verilog,,,,lab1_tb,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/xup_fpga_vivado_flow/vivado_tutorial/lab1/lab1.srcs/sources_1/imports/lab1/lab1.v,1689756666,verilog,,C:/Users/escar/OneDrive/Documentos/GitHub/xup_fpga_vivado_flow/vivado_tutorial/lab1/lab1.srcs/sim_1/imports/lab1/lab1_tb.v,,lab1,,,,,,,,
