<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="Variables" />
<meta name="abstract" content="The modelsim.ini variables are listed in order alphabetically. The following information is given for each variable." />
<meta name="description" content="The modelsim.ini variables are listed in order alphabetically. The following information is given for each variable." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id35abeb80-3650-4b68-959e-865fe9973512" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Variables</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Variables" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id35abeb80-3650-4b68-959e-865fe9973512">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Variables</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">The<span class="ph filepath"> modelsim.ini</span> variables
are listed in order alphabetically. The following information is
given for each variable.</span>
</div>
<ul class="ul"><li class="li" id="id35abeb80-3650-4b68-959e-865fe9973512__ida158f44b-0577-429a-9ee4-0a06acb32db9"><p class="p">A short description of how the
variable functions.</p>
</li>
<li class="li" id="id35abeb80-3650-4b68-959e-865fe9973512__id77107086-b25c-4348-8598-db010ccd522b"><p class="p">The location of the variable, by
section, in the <span class="ph filepath">modelsim.ini</span> file. </p>
</li>
<li class="li" id="id35abeb80-3650-4b68-959e-865fe9973512__id2ccbbe1a-b9d0-4eff-b1b7-3d67379f75a0"><p class="p">The syntax for the variable.</p>
</li>
<li class="li" id="id35abeb80-3650-4b68-959e-865fe9973512__idc1fa0d84-09ba-454a-9887-8f6fbeb586b8"><p class="p">A listing of all values and the
default value where applicable.</p>
</li>
<li class="li" id="id35abeb80-3650-4b68-959e-865fe9973512__id26a0fa74-d709-4345-9f9e-9bf7157c6dab"><p class="p">Related arguments that are entered
on the command line to override variable settings. Commands entered
at the command line always take precedence over <span class="ph filepath">modelsim.ini</span> settings.
Not all variables have related command arguments.</p>
</li>
<li class="li" id="id35abeb80-3650-4b68-959e-865fe9973512__id392f1925-a03c-461d-ad1d-fa946c1a485f"><p class="p">Related topics and links to further
information about the variable.</p>
</li>
</ul>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Command_Acceptlowercasepragmaonly_id67b3edb1.html" title="This variable instructs the Verilog compiler to accept only lower case pragmas in Verilog source files.">AcceptLowerCasePragmaOnly</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Accessobjdebug_idacd46db4.html" title="This variable enables logging a VHDL access variable—both the variable value and any access object that the variable points to during the simulation. ">AccessObjDebug</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Addpragmaprefix_ida0df7594.html" title="This variable enables recognition of synthesis and coverage pragmas with a user specified prefix. If this argument is not specified, pragmas are treated as comments and the previously excluded statements included in the synthesized design. All regular synthesis and coverage pragmas are honored.">AddPragmaPrefix</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Allowcheckpointcpp_id8dc1813f.html" title="This variable enables/disables support for checkpointing foreign C++ libraries.">AllowCheckpointCpp</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Amsstandard_id2773734f.html" title="This variable specifies whether vcom adds the declaration of REAL_VECTOR to the STANDARD package. This is useful for designers using VHDL-AMS to test digital parts of their model.">AmsStandard</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Appendclose_idf9a26f4b.html" title="This variable immediately closes files previously opened in the APPEND mode as soon as there is either an explicit call to file_close, or when the file variable's scope is closed. You can override this variable by specifying vsim -noappendclose at the command line.">AppendClose</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertfile_id7df6dfed.html" title="This variable specifies an alternative file for storing VHDL/PSL/SVA assertion messages. ">AssertFile</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertionactivethreadmonitor_id0dda5527.html" title="This variable enables tracking of currently active assertion threads for a given instance.">AssertionActiveThreadMonitor</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertionactivethreadmonitorlimit_idd12c7505.html" title="This variable limits the number of active assertion threads displayed for a given instance.">AssertionActiveThreadMonitorLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertioncover_id24c5467d.html" title="This variable enables extended count information for assertions. ">AssertionCover</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertiondebug_idd1b34448.html" title="This variable specifies that assertion passes are reported and enables debug options such as assertion thread viewing (ATV), HDL failed expression analysis, extended count information, and causality traceback.">AssertionDebug</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertionenable_idd7d50e74.html" title="This variable enables VHDL/PSL/SVA assertions.">AssertionEnable</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertionenablevacuouspassactionblock_id91c0c245.html" title="This variable enables execution of assertion pass actions for vacuous passes in action blocks.">AssertionEnableVacuousPassActionBlock</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertionfailaction_id386d00f9.html" title="This variable sets an action for a PSL/SVA failure event.">AssertionFailAction</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertionfaillocalvarlog_id4f3c8e15.html" title="This variable prints SVA concurrent assertion local variable values corresponding to failed assertion threads when you run vsim -assertdebug.">AssertionFailLocalVarLog</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertionfaillog_idc3d99b27.html" title="This variable enables transcript logging for PSL assertion failure events.">AssertionFailLog</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertionlimit_id5511c79a.html" title="This variable sets a limit for the number of times Questa SIM responds to a VHDL/PSL/SVA assertion failure event. Questa SIM disables an assertion after reaching the limit.">AssertionLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertionpasslog_ida8518759.html" title="This variable enables logging of SystemVerilog and PSL assertion pass events.">AssertionPassLog</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertionthreadlimit_id7ad97c40.html" title="This variable sets a limit on the number of threads logged for each assertion. If the number of threads logged for an assert directive exceeds the limit, the assertion is either killed or switched off as specified by the AssertionThreadLimitAction variable. ">AssertionThreadLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Assertionthreadlimitaction_idefe49b2f.html" title="This variable controls the action taken once the assert limit set by the AssertionThreadLimit variable has been reached. ">AssertionThreadLimitAction</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Atvstarttimekeepcount_id56bce53e.html" title="This variable controls how many thread start times will be preserved for ATV viewing for a given assertion instance. ">ATVStartTimeKeepCount</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Autoexclusionsdisable_ide1441808.html" title="This variable is used to control automatic code coverage exclusions. By default, assertions and FSMs are excluded from the code coverage. For FSMs, all transitions to and from excluded states are also automatically excluded. When “all” is selected, code coverage is enabled for both assertions and FSMs.">AutoExclusionsDisable</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Autolibmapping_idb30f0f6e.html" title="Automatically perform logical-to-physical mapping for physical libraries that appear in -L/-Lf options with file system path delimiters (for example, '.' or '/'). The tail of the file system path name will be the logical library name. ">AutoLibMapping</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Batchmode_idab5dc34b.html" title="This variable runs batch (non-GUI) simulations. The simulations are executed via scripted files from a Windows command prompt or UNIX terminal and do not provide for interaction with the design during simulation. The BatchMode variable will be ignored if you use the -batch, -c, -gui, or -i options to vsim. Refer to BatchMode for more information about running batch simulations.">BatchMode</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Batchtranscriptfile_ida9cf8d83.html" title="This variable enables automatic creation of a transcript file when the simulator runs in batch mode. All transcript data is sent to stdout when this variable is disabled and the simulator is run in batch mode (BatchMode = 1, or vsim -batch). ">BatchTranscriptFile</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Bindatcompile_id4e897382.html" title="This variable instructs Questa SIM to perform VHDL default binding at compile time rather than load time. ">BindAtCompile</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Breakonassertion_ida0b6c1a5.html" title="This variable stops the simulator when the severity of a VHDL assertion message or a SystemVerilog severity system task is equal to or higher than the value set for the variable. ">BreakOnAssertion</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_BreakOnMessage_id83f3a0ef.html" title="This variable stops the simulator when the severity of a tool message is equal to or higher than the value set for the variable. ">BreakOnMessage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Checkplusargs_idb22046e9.html" title="This variable defines the simulator’s behavior when encountering unrecognized plusargs. The simulator checks the syntax of all system-defined plusargs to ensure they conform to the syntax defined in the Reference Manual. By default, the simulator does not check syntax or issue warnings for unrecognized plusargs (including accidentally misspelled, system-defined plusargs), because there is no way to distinguish them from a user-defined plusarg. ">CheckPlusargs</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Checkpointcompressmode_ida75f228e.html" title="This variable specifies that checkpoint files are written in compressed format.">CheckpointCompressMode</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Checksynthesis_id994d6c36.html" title="This variable turns on limited synthesis rule compliance checking, which includes checking only signals used (read) by a process and understanding only combinational logic, not clocked logic.">CheckSynthesis</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Classdebug_id644bb7aa.html" title="This variable enables visibility into and tracking of class instances.">ClassDebug</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Codecoverage_id43d803de.html" title="This variable enables code coverage.">CodeCoverage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Codelinkautoload_id802b62b9.html" title="This variable adds the contents of the $CODELINK_HOME/sim/ms.cmd file to the vsim command line. This file contains information required by Questa Codelink during the loading of a simulation. If you do not have $CODELINK_HOME set, a warning will be issued and the simulation will continue. ">CodeLinkAutoLoad</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Commandhistory_idf7c991d6.html" title="This variable specifies the name of a file in which to store the Main window command history.">CommandHistory</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Common_id3ee0c228.html" title="Specifies a file of common encryption directives for the vencrypt and vhencrypt commands.">common</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Compilertempdir_id7698a377.html" title="This variable specifies a directory for compiler temporary files instead of “work/_temp.”">CompilerTempDir</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Concurrentfilelimit_ide09c7987.html" title="This variable controls the number of VHDL files open concurrently. This number should be less than the current limit setting for maximum file descriptors.">ConcurrentFileLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverage_idf57c0c88.html" title="This variable enables coverage statistic collection.">Coverage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coveragesaveparam_id66c35517.html" title="Enables or disables storage of elaborated parameter overrides to each instance in the UCDB.">CoverageSaveParam</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coveratleast_idf3e37961.html" title="This variable specifies the minimum number of times a functional coverage directive must evaluate to true.">CoverAtLeast</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Covercells_idfe0ff077.html" title="This variable enables code coverage of Verilog modules defined by `celldefine and `endcelldefine compiler directives.">CoverCells</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverclkoptbuiltins_id711453a2.html" title="This variable enables clock optimization builtins for code coverage. When these clock optimizations are enabled, some branches of VHDL code may be excluded from code coverage, and given a code of ECOP (when not hit). ">CoverClkOptBuiltins</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverconstruct_iddbf968e4.html" title="This variable controls the set of HDL cover constructs that will be considered for coverage collection.">CoverConstruct</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverdeglitchon_idf27e50d7.html" title="This variable enables deglitching of statement, branch, condition, and expression code coverage in combinatorial, non-clocked processes. ">CoverDeglitchOn</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverdeglitchperiod_id8b2becd4.html" title="This variable controls the period of statement, branch, condition, and expression code coverage deglitching in combinatorial, non-clocked processes. If a process is entered more than once during any period of length “&lt;n&gt; &lt;time_unit&gt;”, only the last execution during that period will be added into the coverage data for that process. For a new pass to be counted, it must occur at a time greater than the previous pass plus the deglitch period.">CoverDeglitchPeriod</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverenable_idf64aad4e.html" title="This variable specifies that all PSL/SVA coverage directives in the current simulation are enabled.">CoverEnable</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverexcludedefault_id19562eeb.html" title="This variable excludes VHDL code coverage data collection from the OTHERS branch in both Case statements and Selected Signal Assignment statements.">CoverExcludeDefault</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverfec_idae122a79.html" title="This variable controls the collection of code coverage for focused expression and condition coverage statistics.">CoverFEC</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverlimit_id1c184263.html" title="This variable specifies the number of cover directive hits before the directive is auto disabled.">CoverLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverlog_id3384cf2a.html" title="This variable enables transcript logging for functional coverage directive messages.">CoverLog</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Covermode_id3a9d6085.html" title="This variable controls the set of cover constructs that are being considered for coverage collection.">CoverMode</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coveropt_id191340de.html" title="This variable controls the default level of optimizations for compilations with code coverage. ">CoverOpt</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverrec_id3b77dc89.html" title="This variable controls the collection of code coverage for rapid expression and condition coverage statistics. Disabling (0) REC collection converts non-masking conditions in FEC tables to matching input patterns. ">CoverREC</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverrespecthandl_id6b298ed6.html" title="This variable specifies whether you want the VHDL 'H' and 'L' input values on conditions and expressions to be automatically converted to ‘1’ and ‘0’, respectively.">CoverRespectHandL</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverreportcancelled_idfe07c0d4.html" title="This variable Enables code coverage reporting of branch conditions that have been optimized away due to a static or null condition. The line of code is labeled EA in the Source Window and EBCS in the hits column in a Coverage Report. ">CoverReportCancelled</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Covershortcircuit_id324eae41.html" title="This variable enables short-circuiting of expressions when coverage is enabled.">CoverShortCircuit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coversub_ide2c99147.html" title="This variable controls the collection of code coverage statistics in VHDL subprograms.">CoverSub</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverthreadlimit_id94960c1b.html" title="This variable sets a limit on the number of threads logged for each cover directive. If the number of threads logged for a cover directive exceeds the limit, the assertion is either killed or switched off as specified by the CoverThreadLimitAction variable. ">CoverThreadLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverthreadlimitaction_id288459a5.html" title="This variable controls the action taken once the cover directive limit set by the CoverThreadLimit variable has been reached. ">CoverThreadLimitAction</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Coverweight_id1aae64fb.html" title="This variable specifies the relative weighting for functional coverage directives.">CoverWeight</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Cppinstall_id131665e4.html" title="This variable specifies the version of the desired GNU compiler supported and distributed by Questa SIM, such as with the entry:">CppInstall</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Cppoptions_id3d91c77c.html" title="This variable adds any specified C++ compiler options to the sccom command line at the time of invocation.">CppOptions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Cpppath_id9bc76725.html" title="This variable should point directly to the location of the g++ executable, such as:">CppPath</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Createdirforfileaccess_ide8831b55.html" title="This variable controls whether the Verilog system task $fopen or vpi_mcd_open() will create a non-existent directory when opening a file in append (a), or write (w) modes.">CreateDirForFileAccess</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Createlib_id7b372651.html" title="This variable enables automatic creation of missing work libraries. ">CreateLib</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Cvgzwnocollect_id0c9a1a12.html" title="This variable controls coverage collection for any coverage item (coverpoint, cross, or the entire covergroup) when 0 is assigned as its option.weight. ">CvgZWNoCollect</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_DataMethod_id0fb692a8.html" title="Specifies the length of the symmetric session key used by the encryption commands vencrypt and vhencrypt.">data_method</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Datasetseparator_id98be2d7c.html" title="This variable specifies the dataset separator for fully-rooted contexts, for example:">DatasetSeparator</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Defaultforcekind_id68543210.html" title="This variable defines the kind of force used when not otherwise specified.">DefaultForceKind</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Defaultlibtype_idd4b706e2.html" title="This variable determines the default type for a library created with the vlib command.">DefaultLibType</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Defaultradix_id48843bc8.html" title="This variable allows a numeric radix to be specified as a name or number. For example, you can specify binary as “binary” or “2” or octal as “octal” or “8”.">DefaultRadix</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Defaultradixflags_id426aa0dc.html" title="This variable controls the display of enumeric radices.">DefaultRadixFlags</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Defaultrestartoptions_idcd2344ea.html" title="This variable sets the default behavior for the restart command.">DefaultRestartOptions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Delayfileopen_idfb729453.html" title="This variable instructs Questa SIM to open VHDL87 files on first read or write, else open files when elaborated.">DelayFileOpen</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Displaymsgmode_ide3fb48f8.html" title="This variable controls where the simulator outputs system task messages. The display system tasks displayed with this functionality include: $display, $strobe, $monitor, $write as well as the analogous file I/O tasks that write to STDOUT, such as $fwrite or $fdisplay.">displaymsgmode</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Dpicppinstall_id85281b65.html" title="This variable specifies the compiler version from the list of support GNU compilers (i.e., 4.5.0, 4.7.4).">DpiCppInstall</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Dpicpppath_id85730b1f.html" title="This variable specifies an explicit location to a gcc compiler for use with automatically generated DPI export wrappers.">DpiCppPath</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Dpioutoftheblue_ida55845a0.html" title="This variable enables DPI out-of-the-blue Verilog function calls. It is also used to enable debugging support for a SystemC thread. The C functions must not be declared as import tasks or functions.">DpiOutOfTheBlue</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Dumpportscollapse_id41ecc6d3.html" title="This variable collapses vectors (VCD id entries) in dumpports output.">DumpportsCollapse</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Embeddedpsl_id76783650.html" title="This variable enables the parsing of embedded PSL statements in VHDL files.">EmbeddedPsl</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Enabledpisoscb_idf261ab5b.html" title="Enables DPI export calls from the SystemC start_of_simualtion() callback. ">EnableDpiSosCb</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Enablesvcoverpointexprvariable_idb1bd733b.html" title="This variable, used in conjunction with the SVCoverpointExprVariablePrefix variable, creates variables containing the effective values of Coverpoint expressions. The current settings for both expression variables are displayed in the Object view.">EnableSVCoverpointExprVariable</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Enabletypeof_idc9c22ba7.html" title="This variable enables support of SystemVerilog 3.1a $typeof() function. This variable has no impact on Verilog 1364-2005 designs.">EnableTypeOf</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Enumbaseinit_ida515daaf.html" title="This variable initializes enum variables in SystemVerilog using either the default value of the base type or the leftmost value. ">EnumBaseInit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Error_id97bb4649.html" title="This variable changes the severity of the listed message numbers to “error.”">error</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Errorfile_id5aa3a989.html" title="This variable specifies an alternative file for storing error messages. By default, error messages are output to the file specified by the TranscriptFile variable in the modelsim.ini file. If the ErrorFile variable is specified, all error messages will be stored in the specified file, not in the transcript.">ErrorFile</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Explicit_id4753892b.html" title="This variable enables the resolving of ambiguous function overloading in favor of the “explicit” function declaration (not the one automatically created by the compiler for each type declaration). Using this variable makes Questa Sim compatible with common industry practice.">Explicit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Extendedtogglemode_id3806a633.html" title="This variable specifies one of three modes for extended toggle coverage. ">ExtendedToggleMode</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Fatal_id097881f8.html" title="This variable changes the severity of the listed message numbers to “fatal”. ">fatal</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Feccountlimit_idab227061.html" title="This variable limits the number of counts that are tracked for Focused Expression Coverage. Specifically, when a bin has reached the specified count, coverage will ignore further tracking of the inputs linked to the bin.">FecCountLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Feceffort_idcc57a801.html" title="This variable increases or decreases the limit on the size of FEC expressions and conditions considered for coverage. A higher FecEffort value allows more expressions/conditions to be considered for coverage, though as a result, the compile, optimization and simulation times may increase.">FecEffort</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Fecudpeffort_id6c13d069.html" title="This variable increases or decreases the limit on the size of FEC/UDP expressions and conditions considered for coverage. A higher FecUdpEffort value allows more expressions/conditions to be considered for coverage, though as a result, the compile, optimization and simulation times may increase.">FecUdpEffort</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Flatlibpagesize_id1fe7110e.html" title="This variable sets the size in bytes for flat library file pages. Very large libraries may benefit from a larger value, at the expense of disk space.">FlatLibPageSize</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Flatlibpagedeletepercentage_idaac9a6f7.html" title="This variable sets the percentage of total pages deleted before library cleanup can occur. This setting is applied together with FlatLibPageDeleteThreshold.">FlatLibPageDeletePercentage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Flatlibpagedeletethreshold_id66e269a9.html" title="Set the number of pages deleted before library cleanup can occur. This setting is applied together with FlatLibPageDeletePercentage.">FlatLibPageDeleteThreshold</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Floatfixlib_id1c31be06.html" title="This variable sets the path to the library containing VHDL floating and fixed point packages.">floatfixlib</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Forcesignextiter_id70d738c0.html" title="This variable controls the iteration of events when a VHDL signal is forced to a value.">ForceSigNextIter</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Forceunsignedintegertovhdlinteger_id4c333e35.html" title="This variable controls whether untyped Verilog parameters in mixed-language designs that are initialized with unsigned values between 2*31-1 and 2*32 are converted to VHDL generics of type INTEGER or ignored. If mapped to VHDL Integers, Verilog values greater than 2*31-1 (2147483647) are mapped to negative values. Default is to map these parameter to generic of type INTEGER. ">ForceUnsignedIntegerToVHDLInteger</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Fsmimplicittrans_id1ec07dea.html" title="This variable controls recognition of FSM Implicit Transitions.">FsmImplicitTrans</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Fsmresettrans_id0bd94852.html" title="This variable controls the recognition of asynchronous reset transitions in FSMs.">FsmResetTrans</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Fsmsingle_id9e89ea05.html" title="This variable controls the recognition of FSMs with a single-bit current state variable.">FsmSingle</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Fsmxassign_id35977fc6.html" title="This variable controls the recognition of FSMs where a current-state or next-state variable has been assigned “X” in a case statement.">FsmXAssign</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Gcthreshold_id79893c68.html" title="This variable sets the memory threshold for SystemVerilog garbage collection. ">GCThreshold</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Gcthresholdclassdebug_idbec9d7ec.html" title="This variable sets the memory threshold for SystemVerilog garbage collection when class debug mode is enabled with vsim -classdebug. ">GCThresholdClassDebug</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Generateformat_ided3144ad.html" title="This variable controls the format of the old-style VHDL for … generate statement region name for each iteration. ">GenerateFormat</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Generateloopiterationmax_id7d5c2f99.html" title="This variable specifies the maximum number of iterations permitted for a generate loop; restricting this permits the implementation to recognize infinite generate loops.">GenerateLoopIterationMax</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Generaterecursiondepthmax_id0327cd46.html" title="This variable specifies the maximum depth permitted for a recursive generate instantiation; restricting this permits the implementation to recognize infinite recursions.">GenerateRecursionDepthMax</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Generousidentifierparsing_id9e8d8197.html" title="Controls parsing of identifiers input to the simulator. If this variable is on (value = 1), either VHDL extended identifiers or Verilog escaped identifier syntax may be used for objects of either language kind. This provides backward compatibility with older .do files, which often contain pure VHDL extended identifier syntax, even for escaped identifiers in Verilog design regions.">GenerousIdentifierParsing</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Globalsharedobjectlist_id1e2bb960.html" title="For the vopt flow, this variable instructs Questa SIM to load the specified shared objects library with global symbol visibility. Essentially, setting this variable is required if the SystemC top is elaborated in vopt and is depending on the symbols from a common library being loaded with the GlobalSharedObjectList variable for vsim (or using vsim -gblso).  For vsim, this variable instructs Questa SIM to load the specified PLI/FLI shared objects with global symbol visibility. Essentially, setting this variable exports the local data and function symbols from each shared object as global symbols so they become visible among all other shared objects. Exported symbol names must be unique across all shared objects.">GlobalSharedObjectList</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Hazard_id06c02019.html" title="This variable turns on Verilog hazard checking (order-dependent accessing of global variables).">Hazard</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ieee_id1899f8ad.html" title="This variable sets the path to the library containing IEEE and Synopsys arithmetic packages.">ieee</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ignoreerror_idbeb960b3.html" title="This variable instructs Questa SIM to disable runtime error messages.">IgnoreError</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ignorefailure_id412bfeab.html" title="This variable instructs Questa SIM to disable runtime failure messages.">IgnoreFailure</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ignorenote_id509ab0b6.html" title="This variable instructs Questa SIM to disable runtime note messages.">IgnoreNote</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ignorepragmaprefix_idef434eb6.html" title="This variable instructs the compiler to ignore synthesis and coverage pragmas with the specified prefix name. The affected pragmas will be treated as regular comments.">IgnorePragmaPrefix</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ignorestandardrealvector_id57ae4997.html" title="This variable instructs ModelSim to ignore the REAL_VECTOR declaration in package STANDARD when compiling with vcom -2008. For more information refer to the REAL_VECTOR section in Help &gt; Technotes &gt; vhdl2008migration technote.">ignoreStandardRealVector</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ignoresvaerror_idf8e7b732.html" title="This variable instructs Questa SIM to disable SystemVerilog assertion messages for Error severity and suppresses output of elaboration system $error tasks.">IgnoreSVAError</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ignoresvafatal_id47bb8784.html" title="This variable instructs Questa SIM to disable SystemVerilog assertion messages for Fatal severity (for vsim command) and suppresses output of elaboration system $fatal tasks (for vsim and vopt commands). ">IgnoreSVAFatal</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ignoresvainfo_id7a16ad1f.html" title="This variable instructs Questa SIM to disable SystemVerilog assertion messages for Info severity and suppresses output of elaboration system $info tasks.">IgnoreSVAInfo</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ignoresvawarning_id66a6178c.html" title="This variable instructs Questa SIM to disable SystemVerilog assertion messages for Warning severity and suppresses output of elaboration system $warning tasks.">IgnoreSVAWarning</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ignorevitalerrors_idad6b45d8.html" title="This variable instructs Questa SIM to ignore VITAL compliance checking errors.">IgnoreVitalErrors</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ignorewarning_id67bd7dc5.html" title="This variable instructs Questa SIM to disable runtime warning messages.">IgnoreWarning</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Immediatecontinuousassign_id76cf45f0.html" title="This variable instructs Questa SIM to run continuous assignments before other normal priority processes that are scheduled in the same iteration. This event ordering minimizes race differences between optimized and non-optimized designs and is the default behavior. ">ImmediateContinuousAssign</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Includerecursiondepthmax_id8defe604.html" title="This variable limits the number of times an include file can be called during compilation. This prevents cases where an include file could be called repeatedly.">IncludeRecursionDepthMax</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Initoutcompositeparam_idacd4df66.html" title="This variable controls how subprogram output parameters of array and record types are treated.">InitOutCompositeParam</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Iterationlimit_ida079e36e.html" title="This variable specifies a limit on simulation kernel iterations allowed without advancing time.">IterationLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Keyring_id234cc037.html" title="Specifies the location of the common and toolblock files used by the vencrypt and vhencrypt commands.">keyring</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Largeobjectsilent_idcdd90556.html" title="This variable controls whether “large object” warning messages are issued or not. Warning messages are issued when the limit specified in the variable LargeObjectSize is reached.">LargeObjectSilent</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Largeobjectsize_id19479831.html" title="This variable specifies the relative size of log, wave, or list objects in bytes that will trigger “large object” messages. This size value is an approximation of the number of bytes needed to store the value of the object before compression and optimization.">LargeObjectSize</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Librarysearchpath_id3703fcf1.html" title="This variable specifies the location of one or more resource libraries containing a precompiled package. The behavior of this variable is identical to specifying the -L &lt;libname&gt; command line option with vlog or vsim. ">LibrarySearchPath</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_License_id0846f837.html" title="This variable controls the license file search.">License</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Maxreportrhscrossproducts_idefa7eaae.html" title="This variable specifies a maximum limit for the number of Cross (bin) products reported against a Cross when a XML or UCDB report is generated. The warning is issued if the limit is crossed.">MaxReportRhsCrossProducts</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Maxreportrhssvcrossproducts_idf191c8d8.html" title="This variable limits the number of “bin_rhs” values associated with cross bins in the XML version of the coverage report for a SystemVerilog design. It also limits the values saved to a UCDB.">MaxReportRhsSVCrossProducts</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Maxsvcoverpointbinsdesign_idb1820511.html" title="This variable limits the maximum number of Coverpoint bins allowed in the whole design.">MaxSVCoverpointBinsDesign</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Maxsvcoverpointbinsinst_idf8fa57d8.html" title="This variable limits the maximum number of Coverpoint bins allowed in any instance of a Covergroup.">MaxSVCoverpointBinsInst</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Maxsvcrossbinsdesign_id7318e4d3.html" title="This variable issues a warning when the number of Coverpoint bins in the design exceeds the value specified by &lt;n&gt;.">MaxSVCrossBinsDesign</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Maxsvcrossbinsinst_id9c416b36.html" title="This variable issues a warning when the number of Coverpoint bins in any instance of a Covergroup exceeds the value specified by &lt;n&gt;.">MaxSVCrossBinsInst</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Messageformat_idf533ab30.html" title="This variable defines the format of VHDL/PSL/SVA assertion messages as well as normal error messages.">MessageFormat</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Messageformatbreak_idf11ed625.html" title="This variable defines the format of messages for VHDL/PSL/SVA assertions that trigger a breakpoint.">MessageFormatBreak</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Messageformatbreakline_id78377095.html" title="This variable defines the format of messages for VHDL/PSL/SVA assertions that trigger a breakpoint.">MessageFormatBreakLine</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Messageformaterror_id5e608ae3.html" title="This variable defines the format of all error messages. If undefined, MessageFormat is used unless the error causes a breakpoint in which case MessageFormatBreak is used.">MessageFormatError</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Messageformatfail_id65c2faf6.html" title="This variable defines the format of messages for VHDL/PSL/SVA Fail assertions.">MessageFormatFail</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Messageformatfatal_idea4ba3cf.html" title="This variable defines the format of messages for VHDL/PSL/SVA Fatal assertions.">MessageFormatFatal</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Messageformatnote_id95a21607.html" title="This variable defines the format of messages for VHDL/PSL/SVA Note assertions.">MessageFormatNote</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Messageformatwarning_id8911c5c3.html" title="This variable defines the format of messages for VHDL/PSL/SVA Warning assertions.">MessageFormatWarning</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Mixedansiports_id24662f56.html" title="This variable supports mixed ANSI and non-ANSI port declarations and task/function declarations. ">MixedAnsiPorts</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_ModelsimLib_id6eadb5af.html" title="This variable sets the path to the library containing Mentor Graphics VHDL utilities such as Signal Spy.">modelsim_lib</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Msglimitcount_id7c28b58b.html" title="This variable limits the number of times warning messages will be displayed. The default limit value is five.">MsgLimitCount</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Msgmode_idf4be3a6b.html" title="This variable controls where the simulator outputs elaboration and runtime messages. ">msgmode</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Mtiavm_id9d39b1c3.html" title="This variable sets the path to the location of the Advanced Verification Methodology libraries.">mtiAvm</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Mtiovm_id6cd52b38.html" title="This variable sets the path to the location of the Open Verification Methodology libraries.">mtiOvm</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Mtipa_id861bf742.html" title="This variable sets the path to the location of Power Aware libraries.">mtiPA</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Mtiupf_id2637d635.html" title="This variable sets the path to the location of Unified Power Format (UPF) libraries.">mtiUPF</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Mtiuvm_ida93826bc.html" title="This variable sets the path to the location of the Universal Verification Methodology libraries.">mtiUvm</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Multifilecompilationunit_idf43a931d.html" title="This variable controls whether Verilog files are compiled separately or concatenated into a single compilation unit.">MultiFileCompilationUnit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Mvchome_id6f45d3b7.html" title="This variable specifies the location of the installation of Questa Verification IPs (which previously were known as Multi-View Verification Components (MVC)).">MvcHome</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Nocasestaticerror_id9312c6de.html" title="This variable changes case statement static errors to warnings.">NoCaseStaticError</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Nodebug_id895cdf87.html" title="This variable controls inclusion of debugging info within design units.">NoDebug</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Nodefersubpgmcheck_id2f45db3d.html" title="This variable controls the reporting of range and length violations detected within subprograms as errors (instead of as warnings). ">NoDeferSubpgmCheck</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Noindexcheck_idad8d9e03.html" title="This variable controls run time index checks.">NoIndexCheck</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Noothersstaticerror_id5e6fb2f0.html" title="This variable disables errors caused by aggregates that are not locally static.">NoOthersStaticError</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Norangecheck_id79bf546c.html" title="This variable disables run time range checking. In some designs this results in a 2x speed increase.">NoRangeCheck</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Note_id5aa36c5c.html" title="This variable changes the severity of the listed message numbers to “note”.">note</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Novital_id66694c7e.html" title="This variable disables acceleration of the VITAL packages.">NoVital</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Novitalcheck_idf6319bc1.html" title="This variable disables VITAL level 0 and VITAL level 1 compliance checking.">NoVitalCheck</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Numericstdnowarnings_idb9261927.html" title="This variable disables warnings generated within the accelerated numeric_std and numeric_bit packages.">NumericStdNoWarnings</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Oldvhdlconfigurationvisibility_id8770b516.html" title="Controls visibility of VHDL component configurations during compile. ">OldVHDLConfigurationVisibility</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Oldvhdlforgennames_idaafed38d.html" title="This variable instructs the simulator to use a previous style of naming (pre-6.6) for VHDL for … generate statement iteration names in the design hierarchy.">OldVhdlForGenNames</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Onfinish_id4ca09d37.html" title="This variable controls the behavior of Questa SIM when it encounters either an assertion failure, a $finish, or an sc_stop() in the design code. Stopping can aid post-simulation debug by allowing you to examine the state of the design prior to exiting.">OnFinish</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Onfinishpendingassert_idd3126c7a.html" title="This variable prints pending deferred assertion messages. Deferred assertion messages may be scheduled after the $finish in the same time step. Deferred assertions scheduled to print after the $finish are printed to the Transcript before exiting. They are printed with severity level NOTE because it is not known whether the assertion is still valid due to being printed in the active region instead of the reactive region where they are normally printed.">OnFinishPendingAssert</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Optimize1164_id59c73274.html" title="This variable disables optimization for the IEEE std_logic_1164 package.">Optimize_1164</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Osvvm_id1e3c77cd.html" title="This variable sets the path to the location of the pre-compiled Open Source VHDL Verification Methodology library.">osvvm</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Paralleljobs_idc2464e7f.html" title="This variable may be set to zero (0) to disable parallel processing during vopt code generation phase. Normally a heuristic is used to set this value.">ParallelJobs</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Pathseparator_id5b608f5c.html" title="This variable specifies the character used for hierarchical boundaries of HDL modules. This variable does not affect file system paths. The argument to PathSeparator must not be the same character as DatasetSeparator. This variable setting is also the default for the SignalSpyPathSeparator variable.">PathSeparator</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Pedanticerrors_idf947d3ab.html" title="This variable forces display of an error message (rather than a warning) on a variety of conditions. It overrides the NoCaseStaticError and NoOthersStaticError variables.">PedanticErrors</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Plicompatdefault_id4b09c564.html" title="This variable specifies the VPI object model behavior within vsim.">PliCompatDefault</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Preservecase_id0742a27c.html" title="This variable instructs the VHDL compiler either to preserve the case of letters in basic VHDL identifiers or to convert uppercase letters to lowercase.">PreserveCase</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Printsimstats_idbffd3d22.html" title="This variable instructs the simulator to print out simulation statistics at the end of the simulation before it exits. Statistics are printed with relevant units in separate lines. The Stats variable overrides the PrintSimStats if the two are both enabled.">PrintSimStats</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Printsvpackageloadingattribute_idc13222ba.html" title="This variable prints the attribute placed upon SV packages during package import when true (1). The attribute will be ignored when this variable entry is false (0). The attribute name is “package_load_message.” The value of this attribute is a string literal.">PrintSVPackageLoadingAttribute</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Protect_id703aff04.html" title="This variable enables protect directive processing.">Protect</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Psloneattempt_id93236e65.html" title="This variable affects PSL directives with top level “always/never” properties. As per strict IEEE Std 1850-2005, an always/never property can either pass or fail. However, by default, Questa SIM reports multiple passes and/or failures, which corresponds to multiple attempts made while executing a top level “always/never” property. With this variable, you can force a single attempt to start at the beginning of simulation. The directive will either match (pass), fail, or vacuously-match (provided it is not disabled/aborted). If the “always/never” property fails, the directive is immediately considered a failure and the simulation will not go further. If there is no failure (or disable/abort) until end of simulation then a match (pass) is reported. By default, this feature is off and can only be explicitly turned on using this variable or vsim ‑psloneattempt.">PslOneAttempt</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Pslinfinitythreshold_idfa828b0b.html" title="This variable allows you to specify the number of clock ticks that will represent infinite clock ticks. It only affects PSL strong operators, namely eventually!, until! and until_!. If at End of Simulation an active strong-property has not clocked this number of clock ticks, neither pass nor fail (that is, vacuous match) is returned; else, respective fail/pass is returned. The default value is '0' (zero) which effectively does not check for clock tick condition. This feature can only be explicitly turned on using this variable or vsim ‑pslinfinitethreshold.">PslInfinityThreshold</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Quiet_idf456ed38.html" title="This variable turns off “loading…” messages.">Quiet</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Requireconfigforalldefaultbinding_idf19b24be.html" title="This variable instructs the compiler to not generate any default bindings when compiling with vcom and when elaborating with vsim. All instances are left unbound unless you specifically write a configuration specification or a component configuration that applies to the instance. You must explicitly bind all components in the design through either configuration specifications or configurations. If an explicit binding is not fully specified, defaults for the architecture, port maps, and generic maps will be used as needed. ">RequireConfigForAllDefaultBinding</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Resolution_idd6eb8585.html" title="This variable specifies the simulator resolution. The argument must be less than or equal to the UserTimeUnit and must not contain a space between value and units.">Resolution</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Runlength_idc56a8a97.html" title="This variable specifies the default simulation length in units specified by the UserTimeUnit variable.">RunLength</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Scalaropts_id723168b5.html" title="This variable activates optimizations on expressions that do not involve signals, waits, or function/procedure/task invocations.">ScalarOpts</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Sccomlogfile_id0cfeb6bd.html" title="This variable creates a log file for sccom.">SccomLogfile</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Sccomverbose_id74440fa5.html" title="This variable prints the name of each sc_module encountered during compilation.">SccomVerbose</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Scenablescsignalwritecheck_id24c3f92a.html" title="This variable enables a check for multiple writers on a SystemC signal.">ScEnableScSignalWriteCheck</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Scmainfinishonquit_idce71beb1.html" title="This variable determines when the sc_main thread exits. This variable is used to turn off the execution of remainder of sc_main upon quitting the current simulation session. Disabling this variable (0) has the following effect: If the cumulative length of sc_main() in simulation time units is less than the length of the current simulation run upon quit or restart, sc_main() is aborted in the middle of execution. This can cause the simulator to crash if the code in sc_main is dependent on a particular simulation state.  On the other hand, one drawback of not running sc_main until the end is potential memory leaks for objects created by sc_main. By default, the remainder of sc_main is executed regardless of delays. ">ScMainFinishOnQuit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Scmainstacksize_id3ea45216.html" title="This variable sets the stack size for the sc_main() thread process.">ScMainStackSize</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Scstacksize_id6339439a.html" title="This variable sets the stack size for the sc_thread process and the implicitly created DPI-SC thread.">ScStackSize</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Scshowieeedeprecationwarnings_idc0440e91.html" title="This variable displays warning messages for many of the deprecated features in Annex C of the IEEE Std 1666-2005, and Std 1666-2011, Standard SystemC Language Reference Manual.">ScShowIeeeDeprecationWarnings</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Sctimeunit_id0c44336d.html" title="This variable sets the default time unit for SystemC simulations.">ScTimeUnit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Scvphaserelationname_id570d8569.html" title="This variable changes the precise name used by SCV to specify “phase” transactions in the WLF file. ">ScvPhaseRelationName</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Separateconfiglibrary_id6bf0ef3f.html" title="This variable allows the declaration of a VHDL configuration to occur in a different library than the entity being configured. Strict conformance to the VHDL standard (LRM) requires that they be in the same library.">SeparateConfigLibrary</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_ShowBadoptionwarning_idacb2a488.html" title="This variable instructs Questa SIM to generate a warning whenever an unknown plus argument is encountered.">Show_BadOptionWarning</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_ShowLint_idbdce494f.html" title="This variable instructs Questa SIM to display lint warning messages.">Show_Lint</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_ShowPslcheckswarnings_idabb3df45.html" title="This variable instructs Questa SIM to display PSL warning messages.">Show_PslChecksWarnings</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_ShowSource_id8e6134ee.html" title="This variable shows source line containing error.">Show_source</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_ShowVitalcheckswarnings_idbbb99fa1.html" title="This variable enables VITAL compliance-check warnings.">Show_VitalChecksWarnings</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_ShowWarning1_id7abdaa85.html" title="This variable enables unbound-component warnings.">Show_Warning1</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_ShowWarning2_id6e6f3ac4.html" title="This variable enables process-without-a-wait-statement warnings.">Show_Warning2</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_ShowWarning3_id2264423b.html" title="This variable enables null-range warnings.">Show_Warning3</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_ShowWarning4_id43f5ba8c.html" title="This variable enables no-space-in-time-literal warnings.">Show_Warning4</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_ShowWarning5_ide3b70ed5.html" title="This variable enables multiple-drivers-on-unresolved-signal warnings.">Show_Warning5</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Showconstantimmediateasserts_iddf8dc887.html" title="This variable controls the display of immediate assertions with constant expressions. By default, immediate assertions with constant expressions are displayed in the GUI, in reports, and in the UCDB.">ShowConstantImmediateAsserts</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Showfunctions_id631389d5.html" title="This variable sets the format for Breakpoint and Fatal error messages. When set to 1 (the default value), messages will display the name of the function, task, subprogram, module, or architecture where the condition occurred, in addition to the file and line number. Set to 0 to revert messages to the previous format.">ShowFunctions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Showunassociatedscnamewarning_id9dcc6fc8.html" title="This variable instructs Questa SIM to display unassociated SystemC name warnings.">ShowUnassociatedScNameWarning</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Showundebuggablesctypewarning_id2fddb56a.html" title="This variable instructs Questa SIM to display un-debuggable SystemC type warnings.">ShowUndebuggableScTypeWarning</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Shutdownfile_id6dac4d54.html" title="This variable calls the write format restart command upon exit and executes the .do file created by that command. This variable should be set to the name of the file to be written, or the value “‑‑disable-auto-save” to disable this feature. If the filename contains the pound sign character (#), then the filename will be sequenced with a number replacing the #. For example, if the file is “restart#.do”, then the first time it will create the file “restart1.do” and the second time it will create “restart2.do”, and so forth.">ShutdownFile</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Signalforcefunctionusedefaultradix_id6cae3c38.html" title="Set this variable to 1 cause the signal_force VHDL and Verilog functions use the default radix when processing the force value. Prior to 10.2 signal_force used the default radix and now it always uses symbolic unless the value explicitly indicates a base radix.">SignalForceFunctionUseDefaultRadix</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Signalspypathseparator_idb52157d3.html" title="This variable specifies a unique path separator for the Signal Spy functions. The argument to SignalSpyPathSeparator must not be the same character as the DatasetSeparator variable.">SignalSpyPathSeparator</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Simulateassumedirectives_id9f786f90.html" title="This variable instructs Questa SIM to assume directives are simulated as if they were assert directives. ">SimulateAssumeDirectives</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Simulateimmedasserts_idb0973194.html" title="This variable controls whether or not SVA and VHDL immediate assertion directives will be simulated.">SimulateImmedAsserts</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Simulatepsl_id0f74599c.html" title="This variable controls whether or not PSL assertion directives will be elaborated. ">SimulatePSL</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Simulatesva_idc3620de6.html" title="This variable controls whether or not SVA concurrent assertion directives will be elaborated.">SimulateSVA</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Smartdbgsym_idc62b60df.html" title="This variable reduces the size of design libraries by minimizing the amount of debugging symbol files generated at compile time. Default is to generate debugging symbol database file for all design-units.">SmartDbgSym</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Solvearrayresizemax_idbc4ea14a.html" title="This variable specifies the maximum size randomize() will allow a dynamic array to be resized. If randomize() attempts to resize a dynamic array to a value greater than SolveArrayResizeMax, an error will be displayed and randomize() will fail. ">SolveArrayResizeMax</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Solvebeforeerrorseverity_id8c15ba7e.html" title="This variable modifies the severity of suppressible index, out-of-bounds, null-dereference, solve/before constraint errors. ">SolveBeforeErrorSeverity</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Solveengine_id99b24b8e.html" title="This variable specifies which solver engine to use when evaluating randomize calls. ">SolveEngine</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Solvefaildebug_ide12b1484.html" title="This variable enables debugging SystemVerilog randomize() failures. By default, (SolveFailDebug - 1) Questa SIM generates a constraint contradiction report for randomize() calls that fail due to having no solutions when SolveFailSeverity is set to a non-zero value. The report displays the minimum set of constraints that caused the randomize() call to fail.">SolveFailDebug</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Solvefailseverity_idca9f19c6.html" title="Defines the severity of messages that result when a SystemVerilog call to randomize() and randomize(null) fails. When you specify a single argument, the severity applies to both randomize() and randomize(null). When you specify two arguments (no space between them), the first applies to randomize() and the second applies to randomize(null). ">SolveFailSeverity</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Solvegraphmaxeval_id3a16151b.html" title="This variable specifies the maximum number of evaluations that may be performed on the solution graph generated during randomize(). This value can be used to force randomize() to abort if the complexity of the constraint scenario (in time) exceeds the specified limit. The value is specified in 10000s of evaluations. ">SolveGraphMaxEval</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Solvegraphmaxsize_ida540e729.html" title="This variable specifies the maximum size of the solution graph that may be generated during a SystemVerilog call to randomize(). You can use this value to force randomize() to abort if the complexity of the constraint scenario exceeds the specified limit. The limit is specified in 1000s of nodes. ">SolveGraphMaxSize</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Solverev_ida0ae27d7.html" title="This variable allows you to specify random sequence generator compatibility with a prior letter release for the SystemVerilog solver. (It does not apply to the SystemC/SCV solver.) This option is used to get the same random sequences during simulation as a prior letter release.">SolveRev</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Solvetimeout_id21e01905.html" title="This variable allows you to specify the solver timeout threshold (in seconds), to improve the handling of randomize() timeouts. A randomize() call will fail if the CPU time required to evaluate any randset exceeds the specified timeout. ">SolveTimeout</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Sparsememthreshold_idc56a4192.html" title="This variable specifies the size at which memories will automatically be marked as sparse memory. A memory with depth equal to or more than the sparse memory threshold gets marked as sparse automatically, unless specified otherwise in source code or by vlog +nonsparse, or vopt +nonsparse.">SparseMemThreshold</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Stacktracedepth_id86208225.html" title="This variable specifies the depth of stack frames returned by the level argument to the $stacktrace() function call. The depth specified is used when the optional ‘level’ argument is not specified or its value is not a positive integer. ">StackTraceDepth</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Startup_idbe2e6b85.html" title="This variable specifies a simulation startup DO file.">Startup</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Stats_id0074383d.html" title="This variable controls the display of statistics messages in a logfile and stdout. Stats variable overrides PrintSimStats variable if both are enabled. ">Stats</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Std_idc1138388.html" title="This variable sets the path to the VHDL STD library.">std</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_StdDeveloperskit_id3701185e.html" title="This variable sets the path to the libraries for Mentor Graphics standard developer’s kit.">std_developerskit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Stdarithnowarnings_ide08cc9de.html" title="This variable suppresses warnings generated within the accelerated Synopsys std_arith packages.">StdArithNoWarnings</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Suppress_id32469436.html" title="This variable suppresses the listed message numbers and/or message code strings (displayed in square brackets).">suppress</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Suppressfiletypereg_idc9cff6a1.html" title="This variable suppresses a prompt from the GUI asking if ModelSim file types should be applied to the current version.">SuppressFileTypeReg</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_SvSeed_id7d21ce36.html" title="This is a read-only variable that shows the initial seed specified for the Random Number Generator (RNG) of the root thread in SystemVerilog. You cannot change its value directly in the  modelsim.ini file. ">Sv_Seed</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_SvStd_idf7c553b3.html" title="This variable sets the path to the SystemVerilog STD library.">sv_std</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svaprintonlyusermessage_iddc042b52.html" title="This variable controls the printing of user-defined assertion error messages along with severity information.">SVAPrintOnlyUserMessage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcovergroupgetinstcoveragedefault_idd5905daf.html" title="This variable allows you to specify an override for the default value of the “get_inst_coverage” option for Covergroup variables. This is a compile time option which forces “get_inst_coverage” to a user specified default value and supersedes the SystemVerilog specified default value of '0' (zero).">SVCovergroupGetInstCoverageDefault</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcovergroupgoal_idf9567f46.html" title="This variable is used to override both the default value of option.goal (100, unless otherwise set with the SVCovergroupGoalDefault compiler control variable), as well as any explicit assignments to covergroup, coverpoint, and cross option.goal placed in SystemVerilog.">SVCovergroupGoal</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcovergroupgoaldefault_id05f203a4.html" title="This variable is used in conjunction with the SVCovergroupGoal simulator control variable, and overrides the default value of the SystemVerilog covergroup, coverpoint, and cross option.goal (defined to be 100 in the IEEE Std 1800-2009). This variable does not override specific assignments in SystemVerilog source code. ">SVCovergroupGoalDefault</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcovergroupmergeinstancesdefault_id258510f6.html" title="This variable exists in the vsim sections of the modelsim.ini file.">SVCovergroupMergeInstancesDefault</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcovergroupperinstancedefault_iddaa67955.html" title="This variable is used to set the default value for SystemVerilog option.per_instance (defined to be 0 in the IEEE Std 1800-2009). It does not override explicit assignments to option.per_instance. ">SVCovergroupPerInstanceDefault</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcovergroupsampleinfo_id022521e8.html" title="This variable is used to enable generation of more detailed information about the sampling of covergroup, cross, and coverpoints. It provides details about the number of times the covergroup instance and type were sampled, as well as details about why covergroup, cross, and coverpoint were not covered.">SVCovergroupSampleInfo</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcovergroupstrobe_id60b520bf.html" title="This variable is used to override both the default value of type_option.strobe (0, unless otherwise set with the SVCovergroupStrobeDefault variable), as well as any user assignments for covergroup, coverpoint, and cross type_option.strobe, placed in SystemVerilog.">SVCovergroupStrobe</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcovergroupstrobedefault_id2c4ffc33.html" title="This variable is used in conjunction with the SVCovergroupStrobe variable, and overrides the SystemVerilog covergroup type_option.strobe (defined to be 0 in the IEEE Std 1800-2009). It does not override explicit assignments to type_option.strobe. ">SVCovergroupStrobeDefault</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcovergrouptypegoal_iddda9ec84.html" title="This variable is used to override both the default value of type_option.goal (100, unless otherwise set with the SVCovergroupTypeGoalDefault variable), as well as any user assignments for covergroup, coverpoint, and cross type_option.goal, placed in SystemVerilog. ">SVCovergroupTypeGoal</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcovergrouptypegoaldefault_idc9f4efee.html" title="This variable is used to override the default value of the SystemVerilog covergroup, coverpoint, and cross type_option.goal (defined to be 100 in the IEEE Std 1800-2009). It does not override specific assignments in SystemVerilog source code. ">SVCovergroupTypeGoalDefault</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcovergroupzwnocollect_idd1da0e22.html" title="This variable is used to disable coverage collection for any coverage item (coverpoint or cross or the entire covergroup), when 0 is assigned as its option.weight. Item will not be displayed in any coverage report, nor will it contribute to any coverage score computation.">SVCovergroupZWNoCollect</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcoverpointautobinmax_idf4f77388.html" title="This variable is used to override both the default value of option.auto_bin_max (64), as well as any explicit assignments in source code to SystemVerilog covergroup option.auto_bin_max.">SVCoverpointAutoBinMax</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcoverpointexprvariableprefix_id96c151f4.html" title="When GenerateLoopIterationMax = 1, this variable sets the prefix in the name of the user-visible variable generated for the coverpoint expression sampled value.">SVCoverpointExprVariablePrefix</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcoverpointwildcardbinvaluesizewarn_idcc9c99c6.html" title="This variable sets the threshold value range beyond which a warning for SV Coverpoint wildcard bin size is issued. The default threshold is 4096 (12 wildcard bits).">SVCoverpointWildCardBinValueSizeWarn</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcrossnumprintmissing_id72fafe14.html" title="This variable is used to override all other settings for the number of missing values that will be printed to the coverage report. It overrides both the default value (0, unless otherwise set with the SVCrossNumPrintMissingDefault variable), as well as any user assignments placed in SystemVerilog.">SVCrossNumPrintMissing</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svcrossnumprintmissingdefault_id9d22d97b.html" title="This variable is used in conjunction with SVCrossNumPrintMissing variable, and overrides the default value of the SystemVerilog covergroup option.cross_num_print_missing (defined to be 0 in the IEEE Std 1800-2009). ">SVCrossNumPrintMissingDefault</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svextensions_idb939e530.html" title="This variable enables SystemVerilog language extensions. The extensions enable non-LRM compliant behavior. ">SvExtensions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svfilesuffixes_id4414b10f.html" title="Defines one or more filename suffixes that identify a file as a SystemVerilog file. ">SVFileSuffixes</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svlog_id17611dda.html" title="This variable instructs the vlog compiler to compile in SystemVerilog mode. This variable does not exist in the default modelsim.ini file, but is added when you select Use SystemVerilog in the Compile Options dialog box &gt; Verilog and SystemVerilog tab.">Svlog</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svprettyprintflags_idf598b8d0.html" title="This variable controls the formatting of '%p' and '%P' conversion specifications used in $display and similar system tasks. ">SVPrettyPrintFlags</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Svrandextensions_id8276f554.html" title="Enables or disables non-LRM compliant SystemVerilog constrained random language extensions. ">SvRandExtensions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Synopsys_id8897d52c.html" title="This variable sets the path to the accelerated arithmetic packages.">synopsys</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Synccompilerfiles_idd7e8c4c8.html" title="This variable causes compilers to force data to be written to disk when files are closed. ">SyncCompilerFiles</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglecountlimit_id6c3c4d0a.html" title="This variable limits the toggle coverage count for a toggle node. After the limit is reached, further activity on the node will be ignored for toggle coverage. All possible transition edges must reach this count for the limit to take effect. For example, if you are collecting toggle data on 0-&gt;1 and 1-&gt;0 transitions, both transition counts must reach the limit. If you are collecting full data on 6 edge transitions, all 6 must reach the limit. If the limit is set to zero, then it is treated as unlimited.">ToggleCountLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Toggledeglitchperiod_id27ed12b5.html" title="This variable controls the period of toggle deglitching.">ToggleDeglitchPeriod</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglefixedsizearray_ide0ad502f.html" title="This variable is used to control whether Verilog fixed-size unpacked arrays, VHDL multi-dimensional arrays, and VHDL arrays-of-arrays are included for toggle coverage. ">ToggleFixedSizeArray</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglemaxfixedsizearray_idfa7b5407.html" title="This variable is used to control the limit on the size of Verilog fixed-size unpacked arrays, VHDL multi-dimensional arrays, and VHDL arrays-of-arrays that are included for toggle coverage. Increasing the size of the limit has the effect of increasing the size of the array that can be included for toggle coverage.">ToggleMaxFixedSizeArray</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglemaxintvalues_id44617ff6.html" title="This variable sets the maximum number of unique VHDL integer values to record with toggle coverage.">ToggleMaxIntValues</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglemaxrealvalues_idbf091f52.html" title="This variable sets the maximum number of unique SystemVerilog real values to record with toggle coverage.">ToggleMaxRealValues</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglenointegers_idbd360dc5.html" title="This variable controls the automatic inclusion of VHDL integer types in toggle coverage.">ToggleNoIntegers</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglepackedasvec_id5c9b74f8.html" title="This variable treats Verilog multi-dimensional packed vectors and packed structures as equivalently sized one_dimensional packed vectors for toggle coverage. ">TogglePackedAsVec</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Toggleportsonly_id1cfb6d37.html" title="This variable controls the inclusion into toggle coverage numbers of ports only; when enabled, all internal nodes are not included in the coverage numbers. When disabled, both ports and internal nodes are included. In order for this variable to function properly, you must also use “vopt +acc=p”. ">TogglePortsOnly</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglevhdlrecords_id529e0bfd.html" title="This variable controls the inclusion of VHDL records in toggle coverage metrics. By default, VHDL records are included in coverage.">ToggleVHDLRecords</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglevlogenumbits_idbd902ff0.html" title="This variable treats Verilog enumerated types as equivalently sized one-dimensional packed vectors for toggle coverage.">ToggleVlogEnumBits</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglevlogintegers_id0f0bdaa2.html" title="This variable controls toggle coverage for SystemVerilog integer types (that is, byte, shortint, int, longint, but not enumeration types).">ToggleVlogIntegers</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglevlogreal_idbfe051ec.html" title="This variable controls toggle coverage for SystemVerilog real value types.">ToggleVlogReal</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Togglewidthlimit_ideba4c86c.html" title="This variable limits the width of signals that are automatically added to toggle coverage with the +cover=t argument for vcom or vlog. The limit applies to Verilog registers and VHDL arrays. A value of 0 is taken as unlimited. ">ToggleWidthLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Toolblock_id5a88baa2.html" title="Specifies the file containing one or multiple toolblock directives to be used by the vencrypt and vhencrypt commands.">toolblock</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Transcriptfile_id983f8656.html" title="This variable specifies a file for saving a command transcript. You can specify environment variables in the pathname.">TranscriptFile</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ucdbfilename_idece49bc7.html" title="This variable specifies the default unified coverage database file name that is written at the end of the simulation. If this variable is set, the UCDB is saved automatically at the end of simulation. All coverage statistics are saved to the specified .ucdb file.">UCDBFilename</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Ucdbteststatusmessagefilter_id961550e0.html" title="This variable specifies a regular expression which, if matched when compared against all messages, prevents the status of that message from being propagated to the UCDB TESTSTATUS. If this variable is set, the matching regular expression is ignored for all messages which contain that match.">UCDBTestStatusMessageFilter</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Unattemptedimmediateassertions_id257b78ac.html" title="This variable controls the inclusion or exclusion of unattempted (un-executed) immediate assertions from the coverage calculations shown in the UCDB and coverage reports.">UnattemptedImmediateAssertions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Unbufferedoutput_id0ab0daa3.html" title="This variable controls VHDL files open for write.">UnbufferedOutput</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Undefsyms_id01a89801.html" title="This variable allows you to manage the undefined symbols in the shared libraries currently being loaded into the simulator.">UndefSyms</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Upcase_id01db01a4.html" title="This variable instructs Questa SIM to activate the conversion of regular Verilog identifiers to uppercase and allows case insensitivity for module names.">UpCase</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Usertimeunit_id7119d302.html" title="This variable specifies the multiplier for simulation time units and the default time units for commands such as force and run. Generally, you should set this variable to default, in which case it takes the value of the Resolution variable. ">UserTimeUnit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Usescv_idc9b41b49.html" title="This variable enables the use of SCV include files and verification library.">UseScv</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Usesvcrossnumprintmissing_ide92c2617.html" title="Specify whether to display and report the value of the “cross_num_print_missing” option for the Cross in Covergroups. If not specified then “cross_num_print_missing” is ignored for creating reports and displaying covergroups in GUI. Default is 0, which means ignore “cross_num_print_missing.” ">UseSVCrossNumPrintMissing</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Useuvmc_id4752a701.html" title="This variable controls automatic linking of the precompiled UVMC libraries shipped with Questa SIM. ">UseUvmc</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Uvmcontrol_id317159f9.html" title="This variable controls UVM-Aware debug features. These features work with either a standard Accelera-released open source toolkit or the pre-compiled UVM library package in Questa SIM.">UVMControl</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Verilog_idb3f993a5.html" title="This variable sets the path to the library containing VHDL/Verilog type mappings.">verilog</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Veriuser_idd45af427.html" title="This variable specifies a list of dynamically loadable objects for Verilog interface applications.">Veriuser</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Vhdl93_id0e633ccd.html" title="This variable enables support for VHDL language version.">VHDL93</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Vhdlseparatepdupackage_idc9e52936.html" title="This variable turns off sharing of a package from a library between two or more PDUs. Each PDU will have a separate copy of the package. By default PDUs calling the same package from a library share one copy of that package. ">VhdlSeparatePduPackage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Vhdlvariablelogging_id9d580c5c.html" title="This switch makes it possible for process variables to be recursively logged or added to the Wave and List windows (process variables can still be logged or added to the Wave and List windows explicitly with or without this switch). ">VhdlVariableLogging</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Vital2000_iddec30233.html" title="This variable sets the path to the VITAL 2000 library.">vital2000</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Vlog95compat_idca0fc923.html" title="This variable instructs Questa SIM to disable SystemVerilog and Verilog 2001 support, making the compiler revert to IEEE Std 1364-1995 syntax.">vlog95compat</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Warnconstantchange_idad39a3b4.html" title="This variable controls whether a warning is issued when the change command changes the value of a VHDL constant or generic.">WarnConstantChange</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Warning_idc2e28537.html" title="This variable changes the severity of the listed message numbers to “warning”.">warning</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wavesignalnamewidth_id8df6101f.html" title="This variable controls the number of visible hierarchical regions of a signal name shown in the Wave Window.">WaveSignalNameWidth</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wholefile_id1574bf44.html" title="Controls whether the encryption commands encrypt the entire file by either ignoring or using all pragmas that are present in the input.">wholefile</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wildcardfilter_id9c29c580.html" title="This variable sets the default list of object types that are excluded when performing wildcard matches with simulator commands. The default WildcardFilter variables are loaded every time you invoke the simulator. ">WildcardFilter</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wildcardsizethreshold_id89231cd6.html" title="This variable prevents logging of very large non-dynamic objects when performing wildcard matches with simulator commands, for example, “log -r*” and “add wave *”. Objects of size equal to or greater than the WildcardSizeThreshold setting will be filtered out of wildcard matches. The size is a simple calculation of the number of bits or items in the object.">WildcardSizeThreshold</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wildcardsizethresholdverbose_idb5316a85.html" title="This variable controls whether warning messages are output when objects are filtered out due to the WildcardSizeThreshold variable.">WildcardSizeThresholdVerbose</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlfcachesize_id2eeae798.html" title="This variable sets the number of megabytes for the WLF reader cache. WLF reader caching caches blocks of the WLF file to reduce redundant file I/O.">WLFCacheSize</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlfcollapsemode_id2b16dbe4.html" title="This variable controls when the WLF file records values.">WLFCollapseMode</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlfcompress_id22dd7356.html" title="This variable enables WLF file compression.">WLFCompress</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlfdeleteonquit_id1be48bba.html" title="This variable specifies whether a WLF file should be deleted when the simulation ends.">WLFDeleteOnQuit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlffilelock_idee7efb36.html" title="This variable controls overwrite permission for the WLF file. ">WLFFileLock</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlffilename_ida70d6794.html" title="This variable specifies the default WLF file name.">WLFFilename</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlfoptimize_id9a27b871.html" title="This variable specifies whether the viewing of waveforms is optimized.">WLFOptimize</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlfsaveallregions_ideffb89a8.html" title="This variable specifies the regions to save in the WLF file.">WLFSaveAllRegions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlfsimcachesize_idf3c8330a.html" title="This variable sets the number of megabytes for the WLF reader cache for the current simulation dataset only. WLF reader caching caches blocks of the WLF file to reduce redundant file I/O. This makes it easier to set different sizes for the WLF reader cache used during simulation, and those used during post-simulation debug. If the WLFSimCacheSize variable is not specified, the WLFCacheSize variable is used.">WLFSimCacheSize</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlfsizelimit_idf3ab60ea.html" title="This variable limits the WLF file by size (as closely as possible) to the specified number of megabytes; if both size (WLFSizeLimit) and time (WLFTimeLimit) limits are specified the most restrictive is used.">WLFSizeLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlftimelimit_id40033e31.html" title="This variable limits the WLF file by time (as closely as possible) to the specified amount of time. If both time and size limits are specified the most restrictive is used. ">WLFTimeLimit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlfupdateinterval_id5e71d809.html" title="This variable specifies the update interval for the WLF file. After the interval has elapsed, the live data is flushed to the .wlf file, providing an up to date view of the live simulation. If you specify 0, the live view of the wlf file is correct, however the file update lags behind the live simulation.">WLFUpdateInterval</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wlfusethreads_id4bba68df.html" title="This variable specifies whether the logging of information to the WLF file is performed using multithreading.">WLFUseThreads</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wrapcolumn_id76284c51.html" title="This variable defines the column width when wrapping output lines in the transcript file.">WrapColumn</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wrapmode_id64390227.html" title="This variable controls wrapping of output lines in the transcript file.">WrapMode</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Wrapwscolumn_idbd662314.html" title="This variable defines the column width when wrapping output lines in the transcript file.">WrapWSColumn</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Command_Xpropassertionlimit_idf8ce8598.html" title="This variable sets the default fail count limit of X propagated assertions. ">XpropAssertionLimit</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCAppe_ModelsimIniVariables_id074e042a.html" title="The modelsim.ini file is the default initialization file and contains control variables that specify reference library paths, optimization, compiler and simulator settings, and various other functions. This chapter covers the contents and modification of the modelsim.ini file.">modelsim.ini Variables</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Variables"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_Variables_id35abeb80.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>