=== User constraints ===


=== Auto constraints ===
Fmax report
  User constraint:   1.000MHz, Fmax: 330.903MHz, Clock: Internal_generated_clock_Blinky|clk

Clock transfer report:
  Worst setup: 996.978, with clock Internal_generated_clock_Blinky|clk


Coverage report
  User constraints covered 0 connections out of 79 total, coverage: 0.0%
  Auto constraints covered 47 connections out of 79 total, coverage: 59.5%


Setup from syn__45_ to syn__47_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 996.978
    Arrival Time:    4.567
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__45_|Clk =>                               syn__45_|Q D
        3.413    0.541   RR                               syn__45_|Q =>                               syn__07_|A 
        4.021    0.608   RR                               syn__07_|A =>                          syn__07_|LutOut 
        4.567    0.546   RR                          syn__07_|LutOut =>                               syn__47_|A E
    Required Time: 1001.545
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      1001.537   -1.034   R                                     Setup
      1001.545    0.008                               Clock Variation

Setup from syn__45_ to syn__48_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 996.978
    Arrival Time:    4.567
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__45_|Clk =>                               syn__45_|Q D
        3.413    0.541   RR                               syn__45_|Q =>                               syn__07_|A 
        4.021    0.608   RR                               syn__07_|A =>                          syn__07_|LutOut 
        4.567    0.546   RR                          syn__07_|LutOut =>                               syn__48_|A E
    Required Time: 1001.545
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
      1001.537   -1.034   R                                     Setup
      1001.545    0.008                               Clock Variation

Setup from syn__45_ to syn__49_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 996.978
    Arrival Time:    4.567
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__45_|Clk =>                               syn__45_|Q D
        3.413    0.541   RR                               syn__45_|Q =>                               syn__07_|A 
        4.021    0.608   RR                               syn__07_|A =>                          syn__07_|LutOut 
        4.567    0.546   RR                          syn__07_|LutOut =>                               syn__49_|A E
    Required Time: 1001.545
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
      1001.537   -1.034   R                                     Setup
      1001.545    0.008                               Clock Variation

Setup from syn__45_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.759
    Arrival Time:    4.184
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__45_|Clk =>                               syn__45_|Q D
        4.184    1.312   RR                               syn__45_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[7] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from syn__44_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.761
    Arrival Time:    4.182
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__44_|Clk =>                               syn__44_|Q D
        4.182    1.310   RR                               syn__44_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[6] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
      1001.943   -0.200   R                                     Setup

Setup from syn__45_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.759
    Arrival Time:    4.184
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__45_|Clk =>                               syn__45_|Q D
        4.184    1.312   RR                               syn__45_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[7] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
      1001.943   -0.200   R                                     Setup

Setup from syn__46_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.729
    Arrival Time:    4.214
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__46_|Clk =>                               syn__46_|Q D
        4.214    1.342   RR                               syn__46_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[8] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
      1001.943   -0.200   R                                     Setup

Setup from syn__43_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.761
    Arrival Time:    4.182
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__43_|Clk =>                               syn__43_|Q D
        4.182    1.310   RR                               syn__43_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[5] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
      1001.943   -0.200   R                                     Setup

Setup from syn__48_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.759
    Arrival Time:    4.184
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__48_|Clk =>                               syn__48_|Q D
        4.184    1.312   RR                               syn__48_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[10] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from syn__46_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.729
    Arrival Time:    4.214
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__46_|Clk =>                               syn__46_|Q D
        4.214    1.342   RR                               syn__46_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[8] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from syn__49_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.759
    Arrival Time:    4.184
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__49_|Clk =>                               syn__49_|Q D
        4.184    1.312   RR                               syn__49_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[11] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
      1001.943   -0.200   R                                     Setup

Setup from syn__49_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.759
    Arrival Time:    4.184
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__49_|Clk =>                               syn__49_|Q D
        4.184    1.312   RR                               syn__49_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[11] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from syn__48_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.759
    Arrival Time:    4.184
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__48_|Clk =>                               syn__48_|Q D
        4.184    1.312   RR                               syn__48_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[10] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
      1001.943   -0.200   R                                     Setup

Setup from syn__47_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 997.813
    Arrival Time:    4.130
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__47_|Clk =>                               syn__47_|Q D
        4.130    1.258   RR                               syn__47_|Q => mem.prom_0_6526DEFE.ram_inst|AddressB[9] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk1 
      1001.943   -0.200   R                                     Setup

Setup from syn__44_ to syn__45_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.127
    Arrival Time:    3.418
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__44_|Clk =>                               syn__44_|Q D
        3.418    0.546   RR                               syn__44_|Q =>                               syn__45_|A E
    Required Time: 1001.545
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      1001.537   -1.034   R                                     Setup
      1001.545    0.008                               Clock Variation

Setup from syn__44_ to syn__46_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.127
    Arrival Time:    3.418
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__44_|Clk =>                               syn__44_|Q D
        3.418    0.546   RR                               syn__44_|Q =>                               syn__46_|A E
    Required Time: 1001.545
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
      1001.537   -1.034   R                                     Setup
      1001.545    0.008                               Clock Variation

Setup from syn__48_ to syn__49_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.176
    Arrival Time:    3.410
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__48_|Clk =>                               syn__48_|Q D
        3.410    0.538   RR                               syn__48_|Q =>                               syn__49_|B E
    Required Time: 1001.586
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
      1001.578   -0.993   R                                     Setup
      1001.586    0.008                               Clock Variation

Setup from syn__47_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.187
    Arrival Time:    3.756
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__47_|Clk =>                               syn__47_|Q D
        3.756    0.884   RR                               syn__47_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[9] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from syn__44_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.187
    Arrival Time:    3.756
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__44_|Clk =>                               syn__44_|Q D
        3.756    0.884   RR                               syn__44_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[6] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from syn__45_ to syn__46_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.173
    Arrival Time:    3.413
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__45_|Clk =>                               syn__45_|Q D
        3.413    0.541   RR                               syn__45_|Q =>                               syn__46_|B E
    Required Time: 1001.586
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
      1001.578   -0.993   R                                     Setup
      1001.586    0.008                               Clock Variation

Setup from syn__43_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.187
    Arrival Time:    3.756
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__43_|Clk =>                               syn__43_|Q D
        3.756    0.884   RR                               syn__43_|Q => mem.prom_0_6526DEFE.ram_inst|AddressA[5] E
    Required Time: 1001.943
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.143    1.496   RR                         syn__42_|combout =>        mem.prom_0_6526DEFE.ram_inst|Clk0 
      1001.943   -0.200   R                                     Setup

Setup from syn__47_ to syn__49_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.589
    Arrival Time:    3.413
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__47_|Clk =>                               syn__47_|Q D
        3.413    0.541   RR                               syn__47_|Q =>                               syn__49_|D E
    Required Time: 1002.002
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
      1001.994   -0.577   R                                     Setup
      1002.002    0.008                               Clock Variation

Setup from syn__43_ to syn__44_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.578
    Arrival Time:    3.424
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__43_|Clk =>                               syn__43_|Q D
        3.424    0.552   RR                               syn__43_|Q =>                               syn__44_|D E
    Required Time: 1002.002
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      1001.994   -0.577   R                                     Setup
      1002.002    0.008                               Clock Variation

Setup from syn__43_ to syn__45_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.578
    Arrival Time:    3.424
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__43_|Clk =>                               syn__43_|Q D
        3.424    0.552   RR                               syn__43_|Q =>                               syn__45_|D E
    Required Time: 1002.002
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      1001.994   -0.577   R                                     Setup
      1002.002    0.008                               Clock Variation

Setup from syn__43_ to syn__46_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.578
    Arrival Time:    3.424
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__43_|Clk =>                               syn__43_|Q D
        3.424    0.552   RR                               syn__43_|Q =>                               syn__46_|D E
    Required Time: 1002.002
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
      1001.994   -0.577   R                                     Setup
      1002.002    0.008                               Clock Variation

Setup from syn__47_ to syn__48_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.589
    Arrival Time:    3.413
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__47_|Clk =>                               syn__47_|Q D
        3.413    0.541   RR                               syn__47_|Q =>                               syn__48_|D E
    Required Time: 1002.002
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
      1001.994   -0.577   R                                     Setup
      1002.002    0.008                               Clock Variation

Setup from syn__49_ to syn__49_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.872
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__49_|Clk =>                               syn__49_|Q D
        2.872    0.000   RR                               syn__49_|Q =>                             syn__49_|Qin E
    Required Time: 1001.650
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__49_|Clk 
      1001.642   -0.929   R                                     Setup
      1001.650    0.008                               Clock Variation

Setup from syn__43_ to syn__43_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.872
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__43_|Clk =>                               syn__43_|Q D
        2.872    0.000   RR                               syn__43_|Q =>                             syn__43_|Qin E
    Required Time: 1001.650
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__43_|Clk 
      1001.642   -0.929   R                                     Setup
      1001.650    0.008                               Clock Variation

Setup from syn__47_ to syn__47_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.872
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__47_|Clk =>                               syn__47_|Q D
        2.872    0.000   RR                               syn__47_|Q =>                             syn__47_|Qin E
    Required Time: 1001.650
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__47_|Clk 
      1001.642   -0.929   R                                     Setup
      1001.650    0.008                               Clock Variation

Setup from syn__44_ to syn__44_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.872
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__44_|Clk =>                               syn__44_|Q D
        2.872    0.000   RR                               syn__44_|Q =>                             syn__44_|Qin E
    Required Time: 1001.650
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__44_|Clk 
      1001.642   -0.929   R                                     Setup
      1001.650    0.008                               Clock Variation

Setup from syn__46_ to syn__46_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.872
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__46_|Clk =>                               syn__46_|Q D
        2.872    0.000   RR                               syn__46_|Q =>                             syn__46_|Qin E
    Required Time: 1001.650
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__46_|Clk 
      1001.642   -0.929   R                                     Setup
      1001.650    0.008                               Clock Variation

Setup from syn__48_ to syn__48_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.872
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__48_|Clk =>                               syn__48_|Q D
        2.872    0.000   RR                               syn__48_|Q =>                             syn__48_|Qin E
    Required Time: 1001.650
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__48_|Clk 
      1001.642   -0.929   R                                     Setup
      1001.650    0.008                               Clock Variation

Setup from syn__45_ to syn__45_, clock Internal_generated_clock_Blinky|clk, constraint 1000.000
  Slack: 998.778
    Arrival Time:    2.872
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
        0.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
        2.228    1.581   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.447    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.579    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      Data Path:
        2.872    0.293   RR                             syn__45_|Clk =>                               syn__45_|Q D
        2.872    0.000   RR                               syn__45_|Q =>                             syn__45_|Qin E
    Required Time: 1001.650
      1000.000  1000.000   R                          Latch Clock Edge
      Latch Clock Path:
      1000.000    0.000   RR                               Blinky|clk =>                           syn__42_|padio 
      1000.647    0.647   RR                           syn__42_|padio =>                         syn__42_|combout 
      1002.224    1.577   RR                         syn__42_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
      1002.439    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
      1002.571    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                             syn__45_|Clk 
      1001.642   -0.929   R                                     Setup
      1001.650    0.008                               Clock Variation

