
atz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059a0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08005a60  08005a60  00006a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b2c  08005b2c  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005b2c  08005b2c  00006b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b34  08005b34  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b34  08005b34  00006b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005b38  08005b38  00006b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005b3c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  20000060  08005b9c  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00002404  2000039c  08005b9c  0000739c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011705  00000000  00000000  00007088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f44  00000000  00000000  0001878d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f30  00000000  00000000  0001b6d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bb3  00000000  00000000  0001c608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a23  00000000  00000000  0001d1bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001484a  00000000  00000000  00033bde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000865e2  00000000  00000000  00048428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cea0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003898  00000000  00000000  000cea50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000d22e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005a48 	.word	0x08005a48

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08005a48 	.word	0x08005a48

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	@ (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	@ (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			@ (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			@ (mov r8, r8)

08000270 <__udivmoddi4>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	4657      	mov	r7, sl
 8000274:	464e      	mov	r6, r9
 8000276:	4645      	mov	r5, r8
 8000278:	46de      	mov	lr, fp
 800027a:	b5e0      	push	{r5, r6, r7, lr}
 800027c:	0004      	movs	r4, r0
 800027e:	000d      	movs	r5, r1
 8000280:	4692      	mov	sl, r2
 8000282:	4699      	mov	r9, r3
 8000284:	b083      	sub	sp, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d830      	bhi.n	80002ec <__udivmoddi4+0x7c>
 800028a:	d02d      	beq.n	80002e8 <__udivmoddi4+0x78>
 800028c:	4649      	mov	r1, r9
 800028e:	4650      	mov	r0, sl
 8000290:	f000 f8ba 	bl	8000408 <__clzdi2>
 8000294:	0029      	movs	r1, r5
 8000296:	0006      	movs	r6, r0
 8000298:	0020      	movs	r0, r4
 800029a:	f000 f8b5 	bl	8000408 <__clzdi2>
 800029e:	1a33      	subs	r3, r6, r0
 80002a0:	4698      	mov	r8, r3
 80002a2:	3b20      	subs	r3, #32
 80002a4:	d434      	bmi.n	8000310 <__udivmoddi4+0xa0>
 80002a6:	469b      	mov	fp, r3
 80002a8:	4653      	mov	r3, sl
 80002aa:	465a      	mov	r2, fp
 80002ac:	4093      	lsls	r3, r2
 80002ae:	4642      	mov	r2, r8
 80002b0:	001f      	movs	r7, r3
 80002b2:	4653      	mov	r3, sl
 80002b4:	4093      	lsls	r3, r2
 80002b6:	001e      	movs	r6, r3
 80002b8:	42af      	cmp	r7, r5
 80002ba:	d83b      	bhi.n	8000334 <__udivmoddi4+0xc4>
 80002bc:	42af      	cmp	r7, r5
 80002be:	d100      	bne.n	80002c2 <__udivmoddi4+0x52>
 80002c0:	e079      	b.n	80003b6 <__udivmoddi4+0x146>
 80002c2:	465b      	mov	r3, fp
 80002c4:	1ba4      	subs	r4, r4, r6
 80002c6:	41bd      	sbcs	r5, r7
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da00      	bge.n	80002ce <__udivmoddi4+0x5e>
 80002cc:	e076      	b.n	80003bc <__udivmoddi4+0x14c>
 80002ce:	2200      	movs	r2, #0
 80002d0:	2300      	movs	r3, #0
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	465a      	mov	r2, fp
 80002da:	4093      	lsls	r3, r2
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2301      	movs	r3, #1
 80002e0:	4642      	mov	r2, r8
 80002e2:	4093      	lsls	r3, r2
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	e029      	b.n	800033c <__udivmoddi4+0xcc>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	d9cf      	bls.n	800028c <__udivmoddi4+0x1c>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2300      	movs	r3, #0
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <__udivmoddi4+0x8e>
 80002fa:	601c      	str	r4, [r3, #0]
 80002fc:	605d      	str	r5, [r3, #4]
 80002fe:	9800      	ldr	r0, [sp, #0]
 8000300:	9901      	ldr	r1, [sp, #4]
 8000302:	b003      	add	sp, #12
 8000304:	bcf0      	pop	{r4, r5, r6, r7}
 8000306:	46bb      	mov	fp, r7
 8000308:	46b2      	mov	sl, r6
 800030a:	46a9      	mov	r9, r5
 800030c:	46a0      	mov	r8, r4
 800030e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000310:	4642      	mov	r2, r8
 8000312:	469b      	mov	fp, r3
 8000314:	2320      	movs	r3, #32
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	4652      	mov	r2, sl
 800031a:	40da      	lsrs	r2, r3
 800031c:	4641      	mov	r1, r8
 800031e:	0013      	movs	r3, r2
 8000320:	464a      	mov	r2, r9
 8000322:	408a      	lsls	r2, r1
 8000324:	0017      	movs	r7, r2
 8000326:	4642      	mov	r2, r8
 8000328:	431f      	orrs	r7, r3
 800032a:	4653      	mov	r3, sl
 800032c:	4093      	lsls	r3, r2
 800032e:	001e      	movs	r6, r3
 8000330:	42af      	cmp	r7, r5
 8000332:	d9c3      	bls.n	80002bc <__udivmoddi4+0x4c>
 8000334:	2200      	movs	r2, #0
 8000336:	2300      	movs	r3, #0
 8000338:	9200      	str	r2, [sp, #0]
 800033a:	9301      	str	r3, [sp, #4]
 800033c:	4643      	mov	r3, r8
 800033e:	2b00      	cmp	r3, #0
 8000340:	d0d8      	beq.n	80002f4 <__udivmoddi4+0x84>
 8000342:	07fb      	lsls	r3, r7, #31
 8000344:	0872      	lsrs	r2, r6, #1
 8000346:	431a      	orrs	r2, r3
 8000348:	4646      	mov	r6, r8
 800034a:	087b      	lsrs	r3, r7, #1
 800034c:	e00e      	b.n	800036c <__udivmoddi4+0xfc>
 800034e:	42ab      	cmp	r3, r5
 8000350:	d101      	bne.n	8000356 <__udivmoddi4+0xe6>
 8000352:	42a2      	cmp	r2, r4
 8000354:	d80c      	bhi.n	8000370 <__udivmoddi4+0x100>
 8000356:	1aa4      	subs	r4, r4, r2
 8000358:	419d      	sbcs	r5, r3
 800035a:	2001      	movs	r0, #1
 800035c:	1924      	adds	r4, r4, r4
 800035e:	416d      	adcs	r5, r5
 8000360:	2100      	movs	r1, #0
 8000362:	3e01      	subs	r6, #1
 8000364:	1824      	adds	r4, r4, r0
 8000366:	414d      	adcs	r5, r1
 8000368:	2e00      	cmp	r6, #0
 800036a:	d006      	beq.n	800037a <__udivmoddi4+0x10a>
 800036c:	42ab      	cmp	r3, r5
 800036e:	d9ee      	bls.n	800034e <__udivmoddi4+0xde>
 8000370:	3e01      	subs	r6, #1
 8000372:	1924      	adds	r4, r4, r4
 8000374:	416d      	adcs	r5, r5
 8000376:	2e00      	cmp	r6, #0
 8000378:	d1f8      	bne.n	800036c <__udivmoddi4+0xfc>
 800037a:	9800      	ldr	r0, [sp, #0]
 800037c:	9901      	ldr	r1, [sp, #4]
 800037e:	465b      	mov	r3, fp
 8000380:	1900      	adds	r0, r0, r4
 8000382:	4169      	adcs	r1, r5
 8000384:	2b00      	cmp	r3, #0
 8000386:	db24      	blt.n	80003d2 <__udivmoddi4+0x162>
 8000388:	002b      	movs	r3, r5
 800038a:	465a      	mov	r2, fp
 800038c:	4644      	mov	r4, r8
 800038e:	40d3      	lsrs	r3, r2
 8000390:	002a      	movs	r2, r5
 8000392:	40e2      	lsrs	r2, r4
 8000394:	001c      	movs	r4, r3
 8000396:	465b      	mov	r3, fp
 8000398:	0015      	movs	r5, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	db2a      	blt.n	80003f4 <__udivmoddi4+0x184>
 800039e:	0026      	movs	r6, r4
 80003a0:	409e      	lsls	r6, r3
 80003a2:	0033      	movs	r3, r6
 80003a4:	0026      	movs	r6, r4
 80003a6:	4647      	mov	r7, r8
 80003a8:	40be      	lsls	r6, r7
 80003aa:	0032      	movs	r2, r6
 80003ac:	1a80      	subs	r0, r0, r2
 80003ae:	4199      	sbcs	r1, r3
 80003b0:	9000      	str	r0, [sp, #0]
 80003b2:	9101      	str	r1, [sp, #4]
 80003b4:	e79e      	b.n	80002f4 <__udivmoddi4+0x84>
 80003b6:	42a3      	cmp	r3, r4
 80003b8:	d8bc      	bhi.n	8000334 <__udivmoddi4+0xc4>
 80003ba:	e782      	b.n	80002c2 <__udivmoddi4+0x52>
 80003bc:	4642      	mov	r2, r8
 80003be:	2320      	movs	r3, #32
 80003c0:	2100      	movs	r1, #0
 80003c2:	1a9b      	subs	r3, r3, r2
 80003c4:	2200      	movs	r2, #0
 80003c6:	9100      	str	r1, [sp, #0]
 80003c8:	9201      	str	r2, [sp, #4]
 80003ca:	2201      	movs	r2, #1
 80003cc:	40da      	lsrs	r2, r3
 80003ce:	9201      	str	r2, [sp, #4]
 80003d0:	e785      	b.n	80002de <__udivmoddi4+0x6e>
 80003d2:	4642      	mov	r2, r8
 80003d4:	2320      	movs	r3, #32
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	002a      	movs	r2, r5
 80003da:	4646      	mov	r6, r8
 80003dc:	409a      	lsls	r2, r3
 80003de:	0023      	movs	r3, r4
 80003e0:	40f3      	lsrs	r3, r6
 80003e2:	4644      	mov	r4, r8
 80003e4:	4313      	orrs	r3, r2
 80003e6:	002a      	movs	r2, r5
 80003e8:	40e2      	lsrs	r2, r4
 80003ea:	001c      	movs	r4, r3
 80003ec:	465b      	mov	r3, fp
 80003ee:	0015      	movs	r5, r2
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	dad4      	bge.n	800039e <__udivmoddi4+0x12e>
 80003f4:	4642      	mov	r2, r8
 80003f6:	002f      	movs	r7, r5
 80003f8:	2320      	movs	r3, #32
 80003fa:	0026      	movs	r6, r4
 80003fc:	4097      	lsls	r7, r2
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	40de      	lsrs	r6, r3
 8000402:	003b      	movs	r3, r7
 8000404:	4333      	orrs	r3, r6
 8000406:	e7cd      	b.n	80003a4 <__udivmoddi4+0x134>

08000408 <__clzdi2>:
 8000408:	b510      	push	{r4, lr}
 800040a:	2900      	cmp	r1, #0
 800040c:	d103      	bne.n	8000416 <__clzdi2+0xe>
 800040e:	f000 f807 	bl	8000420 <__clzsi2>
 8000412:	3020      	adds	r0, #32
 8000414:	e002      	b.n	800041c <__clzdi2+0x14>
 8000416:	0008      	movs	r0, r1
 8000418:	f000 f802 	bl	8000420 <__clzsi2>
 800041c:	bd10      	pop	{r4, pc}
 800041e:	46c0      	nop			@ (mov r8, r8)

08000420 <__clzsi2>:
 8000420:	211c      	movs	r1, #28
 8000422:	2301      	movs	r3, #1
 8000424:	041b      	lsls	r3, r3, #16
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0xe>
 800042a:	0c00      	lsrs	r0, r0, #16
 800042c:	3910      	subs	r1, #16
 800042e:	0a1b      	lsrs	r3, r3, #8
 8000430:	4298      	cmp	r0, r3
 8000432:	d301      	bcc.n	8000438 <__clzsi2+0x18>
 8000434:	0a00      	lsrs	r0, r0, #8
 8000436:	3908      	subs	r1, #8
 8000438:	091b      	lsrs	r3, r3, #4
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0x22>
 800043e:	0900      	lsrs	r0, r0, #4
 8000440:	3904      	subs	r1, #4
 8000442:	a202      	add	r2, pc, #8	@ (adr r2, 800044c <__clzsi2+0x2c>)
 8000444:	5c10      	ldrb	r0, [r2, r0]
 8000446:	1840      	adds	r0, r0, r1
 8000448:	4770      	bx	lr
 800044a:	46c0      	nop			@ (mov r8, r8)
 800044c:	02020304 	.word	0x02020304
 8000450:	01010101 	.word	0x01010101
	...

0800045c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000462:	4b0c      	ldr	r3, [pc, #48]	@ (8000494 <MX_DMA_Init+0x38>)
 8000464:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000466:	4b0b      	ldr	r3, [pc, #44]	@ (8000494 <MX_DMA_Init+0x38>)
 8000468:	2101      	movs	r1, #1
 800046a:	430a      	orrs	r2, r1
 800046c:	631a      	str	r2, [r3, #48]	@ 0x30
 800046e:	4b09      	ldr	r3, [pc, #36]	@ (8000494 <MX_DMA_Init+0x38>)
 8000470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000472:	2201      	movs	r2, #1
 8000474:	4013      	ands	r3, r2
 8000476:	607b      	str	r3, [r7, #4]
 8000478:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800047a:	2200      	movs	r2, #0
 800047c:	2100      	movs	r1, #0
 800047e:	200a      	movs	r0, #10
 8000480:	f000 ff16 	bl	80012b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000484:	200a      	movs	r0, #10
 8000486:	f000 ff28 	bl	80012da <HAL_NVIC_EnableIRQ>

}
 800048a:	46c0      	nop			@ (mov r8, r8)
 800048c:	46bd      	mov	sp, r7
 800048e:	b002      	add	sp, #8
 8000490:	bd80      	pop	{r7, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)
 8000494:	40021000 	.word	0x40021000

08000498 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000498:	b590      	push	{r4, r7, lr}
 800049a:	b089      	sub	sp, #36	@ 0x24
 800049c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800049e:	240c      	movs	r4, #12
 80004a0:	193b      	adds	r3, r7, r4
 80004a2:	0018      	movs	r0, r3
 80004a4:	2314      	movs	r3, #20
 80004a6:	001a      	movs	r2, r3
 80004a8:	2100      	movs	r1, #0
 80004aa:	f005 fa01 	bl	80058b0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ae:	4b28      	ldr	r3, [pc, #160]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004b2:	4b27      	ldr	r3, [pc, #156]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004b4:	2104      	movs	r1, #4
 80004b6:	430a      	orrs	r2, r1
 80004b8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004ba:	4b25      	ldr	r3, [pc, #148]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004be:	2204      	movs	r2, #4
 80004c0:	4013      	ands	r3, r2
 80004c2:	60bb      	str	r3, [r7, #8]
 80004c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c6:	4b22      	ldr	r3, [pc, #136]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004ca:	4b21      	ldr	r3, [pc, #132]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004cc:	2101      	movs	r1, #1
 80004ce:	430a      	orrs	r2, r1
 80004d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004d6:	2201      	movs	r2, #1
 80004d8:	4013      	ands	r3, r2
 80004da:	607b      	str	r3, [r7, #4]
 80004dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004de:	4b1c      	ldr	r3, [pc, #112]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004e4:	2102      	movs	r1, #2
 80004e6:	430a      	orrs	r2, r1
 80004e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004ea:	4b19      	ldr	r3, [pc, #100]	@ (8000550 <MX_GPIO_Init+0xb8>)
 80004ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004ee:	2202      	movs	r2, #2
 80004f0:	4013      	ands	r3, r2
 80004f2:	603b      	str	r3, [r7, #0]
 80004f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_RESET);
 80004f6:	4b17      	ldr	r3, [pc, #92]	@ (8000554 <MX_GPIO_Init+0xbc>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	2120      	movs	r1, #32
 80004fc:	0018      	movs	r0, r3
 80004fe:	f001 fad3 	bl	8001aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DBG_LED_Pin */
  GPIO_InitStruct.Pin = DBG_LED_Pin;
 8000502:	193b      	adds	r3, r7, r4
 8000504:	2220      	movs	r2, #32
 8000506:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000508:	193b      	adds	r3, r7, r4
 800050a:	2200      	movs	r2, #0
 800050c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050e:	193b      	adds	r3, r7, r4
 8000510:	2200      	movs	r2, #0
 8000512:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DBG_LED_GPIO_Port, &GPIO_InitStruct);
 8000514:	193a      	adds	r2, r7, r4
 8000516:	23a0      	movs	r3, #160	@ 0xa0
 8000518:	05db      	lsls	r3, r3, #23
 800051a:	0011      	movs	r1, r2
 800051c:	0018      	movs	r0, r3
 800051e:	f001 f945 	bl	80017ac <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C_ENABLE_Pin */
  GPIO_InitStruct.Pin = I2C_ENABLE_Pin;
 8000522:	0021      	movs	r1, r4
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2220      	movs	r2, #32
 8000528:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2201      	movs	r2, #1
 800052e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2200      	movs	r2, #0
 8000534:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2200      	movs	r2, #0
 800053a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(I2C_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800053c:	187b      	adds	r3, r7, r1
 800053e:	4a05      	ldr	r2, [pc, #20]	@ (8000554 <MX_GPIO_Init+0xbc>)
 8000540:	0019      	movs	r1, r3
 8000542:	0010      	movs	r0, r2
 8000544:	f001 f932 	bl	80017ac <HAL_GPIO_Init>

}
 8000548:	46c0      	nop			@ (mov r8, r8)
 800054a:	46bd      	mov	sp, r7
 800054c:	b009      	add	sp, #36	@ 0x24
 800054e:	bd90      	pop	{r4, r7, pc}
 8000550:	40021000 	.word	0x40021000
 8000554:	50000400 	.word	0x50000400

08000558 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800055c:	4b1b      	ldr	r3, [pc, #108]	@ (80005cc <MX_I2C1_Init+0x74>)
 800055e:	4a1c      	ldr	r2, [pc, #112]	@ (80005d0 <MX_I2C1_Init+0x78>)
 8000560:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000202;
 8000562:	4b1a      	ldr	r3, [pc, #104]	@ (80005cc <MX_I2C1_Init+0x74>)
 8000564:	4a1b      	ldr	r2, [pc, #108]	@ (80005d4 <MX_I2C1_Init+0x7c>)
 8000566:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000568:	4b18      	ldr	r3, [pc, #96]	@ (80005cc <MX_I2C1_Init+0x74>)
 800056a:	2200      	movs	r2, #0
 800056c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800056e:	4b17      	ldr	r3, [pc, #92]	@ (80005cc <MX_I2C1_Init+0x74>)
 8000570:	2201      	movs	r2, #1
 8000572:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000574:	4b15      	ldr	r3, [pc, #84]	@ (80005cc <MX_I2C1_Init+0x74>)
 8000576:	2200      	movs	r2, #0
 8000578:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800057a:	4b14      	ldr	r3, [pc, #80]	@ (80005cc <MX_I2C1_Init+0x74>)
 800057c:	2200      	movs	r2, #0
 800057e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000580:	4b12      	ldr	r3, [pc, #72]	@ (80005cc <MX_I2C1_Init+0x74>)
 8000582:	2200      	movs	r2, #0
 8000584:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000586:	4b11      	ldr	r3, [pc, #68]	@ (80005cc <MX_I2C1_Init+0x74>)
 8000588:	2200      	movs	r2, #0
 800058a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800058c:	4b0f      	ldr	r3, [pc, #60]	@ (80005cc <MX_I2C1_Init+0x74>)
 800058e:	2200      	movs	r2, #0
 8000590:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000592:	4b0e      	ldr	r3, [pc, #56]	@ (80005cc <MX_I2C1_Init+0x74>)
 8000594:	0018      	movs	r0, r3
 8000596:	f001 faa5 	bl	8001ae4 <HAL_I2C_Init>
 800059a:	1e03      	subs	r3, r0, #0
 800059c:	d001      	beq.n	80005a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800059e:	f000 fb1b 	bl	8000bd8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005a2:	4b0a      	ldr	r3, [pc, #40]	@ (80005cc <MX_I2C1_Init+0x74>)
 80005a4:	2100      	movs	r1, #0
 80005a6:	0018      	movs	r0, r3
 80005a8:	f001 fb42 	bl	8001c30 <HAL_I2CEx_ConfigAnalogFilter>
 80005ac:	1e03      	subs	r3, r0, #0
 80005ae:	d001      	beq.n	80005b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80005b0:	f000 fb12 	bl	8000bd8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005b4:	4b05      	ldr	r3, [pc, #20]	@ (80005cc <MX_I2C1_Init+0x74>)
 80005b6:	2100      	movs	r1, #0
 80005b8:	0018      	movs	r0, r3
 80005ba:	f001 fb85 	bl	8001cc8 <HAL_I2CEx_ConfigDigitalFilter>
 80005be:	1e03      	subs	r3, r0, #0
 80005c0:	d001      	beq.n	80005c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80005c2:	f000 fb09 	bl	8000bd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005c6:	46c0      	nop			@ (mov r8, r8)
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	2000007c 	.word	0x2000007c
 80005d0:	40005400 	.word	0x40005400
 80005d4:	00000202 	.word	0x00000202

080005d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b089      	sub	sp, #36	@ 0x24
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	240c      	movs	r4, #12
 80005e2:	193b      	adds	r3, r7, r4
 80005e4:	0018      	movs	r0, r3
 80005e6:	2314      	movs	r3, #20
 80005e8:	001a      	movs	r2, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	f005 f960 	bl	80058b0 <memset>
  if(i2cHandle->Instance==I2C1)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a17      	ldr	r2, [pc, #92]	@ (8000654 <HAL_I2C_MspInit+0x7c>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d128      	bne.n	800064c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fa:	4b17      	ldr	r3, [pc, #92]	@ (8000658 <HAL_I2C_MspInit+0x80>)
 80005fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80005fe:	4b16      	ldr	r3, [pc, #88]	@ (8000658 <HAL_I2C_MspInit+0x80>)
 8000600:	2102      	movs	r1, #2
 8000602:	430a      	orrs	r2, r1
 8000604:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000606:	4b14      	ldr	r3, [pc, #80]	@ (8000658 <HAL_I2C_MspInit+0x80>)
 8000608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800060a:	2202      	movs	r2, #2
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000612:	0021      	movs	r1, r4
 8000614:	187b      	adds	r3, r7, r1
 8000616:	22c0      	movs	r2, #192	@ 0xc0
 8000618:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800061a:	187b      	adds	r3, r7, r1
 800061c:	2212      	movs	r2, #18
 800061e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000620:	187b      	adds	r3, r7, r1
 8000622:	2201      	movs	r2, #1
 8000624:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000626:	187b      	adds	r3, r7, r1
 8000628:	2203      	movs	r2, #3
 800062a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800062c:	187b      	adds	r3, r7, r1
 800062e:	2201      	movs	r2, #1
 8000630:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000632:	187b      	adds	r3, r7, r1
 8000634:	4a09      	ldr	r2, [pc, #36]	@ (800065c <HAL_I2C_MspInit+0x84>)
 8000636:	0019      	movs	r1, r3
 8000638:	0010      	movs	r0, r2
 800063a:	f001 f8b7 	bl	80017ac <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800063e:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <HAL_I2C_MspInit+0x80>)
 8000640:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000642:	4b05      	ldr	r3, [pc, #20]	@ (8000658 <HAL_I2C_MspInit+0x80>)
 8000644:	2180      	movs	r1, #128	@ 0x80
 8000646:	0389      	lsls	r1, r1, #14
 8000648:	430a      	orrs	r2, r1
 800064a:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800064c:	46c0      	nop			@ (mov r8, r8)
 800064e:	46bd      	mov	sp, r7
 8000650:	b009      	add	sp, #36	@ 0x24
 8000652:	bd90      	pop	{r4, r7, pc}
 8000654:	40005400 	.word	0x40005400
 8000658:	40021000 	.word	0x40021000
 800065c:	50000400 	.word	0x50000400

08000660 <HARDWARE_PWR_SleepOptimisation>:
;	Description:	Set Unused Pins for Low Power Optimization
;	Inputs: 	 	Nothing
;	Returns:		Nothing
*********************************************************************************************/
void HARDWARE_PWR_SleepOptimisation( void )
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af00      	add	r7, sp, #0

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000666:	1d3b      	adds	r3, r7, #4
 8000668:	0018      	movs	r0, r3
 800066a:	2314      	movs	r3, #20
 800066c:	001a      	movs	r2, r3
 800066e:	2100      	movs	r1, #0
 8000670:	f005 f91e 	bl	80058b0 <memset>
	// Enable GPIOB clock
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000674:	4b2f      	ldr	r3, [pc, #188]	@ (8000734 <HARDWARE_PWR_SleepOptimisation+0xd4>)
 8000676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000678:	4b2e      	ldr	r3, [pc, #184]	@ (8000734 <HARDWARE_PWR_SleepOptimisation+0xd4>)
 800067a:	2102      	movs	r1, #2
 800067c:	430a      	orrs	r2, r1
 800067e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000680:	4b2c      	ldr	r3, [pc, #176]	@ (8000734 <HARDWARE_PWR_SleepOptimisation+0xd4>)
 8000682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000684:	2202      	movs	r2, #2
 8000686:	4013      	ands	r3, r2
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	683b      	ldr	r3, [r7, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_5  ;
 800068c:	1d3b      	adds	r3, r7, #4
 800068e:	2223      	movs	r2, #35	@ 0x23
 8000690:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000692:	1d3b      	adds	r3, r7, #4
 8000694:	2201      	movs	r2, #1
 8000696:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069e:	1d3b      	adds	r3, r7, #4
 80006a0:	2200      	movs	r2, #0
 80006a2:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a4:	1d3b      	adds	r3, r7, #4
 80006a6:	4a24      	ldr	r2, [pc, #144]	@ (8000738 <HARDWARE_PWR_SleepOptimisation+0xd8>)
 80006a8:	0019      	movs	r1, r3
 80006aa:	0010      	movs	r0, r2
 80006ac:	f001 f87e 	bl	80017ac <HAL_GPIO_Init>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_5 , GPIO_PIN_RESET);
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <HARDWARE_PWR_SleepOptimisation+0xd8>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	2123      	movs	r1, #35	@ 0x23
 80006b6:	0018      	movs	r0, r3
 80006b8:	f001 f9f6 	bl	8001aa8 <HAL_GPIO_WritePin>


	/* Set Pins as Analog Inputs */
	GPIO_InitStruct.Pin 			= GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7  | GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10  | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_15;
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	4a1f      	ldr	r2, [pc, #124]	@ (800073c <HARDWARE_PWR_SleepOptimisation+0xdc>)
 80006c0:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode 			= GPIO_MODE_ANALOG;
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	2203      	movs	r2, #3
 80006c6:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull 			= GPIO_NOPULL;
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed 			= GPIO_SPEED_FREQ_LOW;
 80006ce:	1d3b      	adds	r3, r7, #4
 80006d0:	2200      	movs	r2, #0
 80006d2:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d4:	1d3a      	adds	r2, r7, #4
 80006d6:	23a0      	movs	r3, #160	@ 0xa0
 80006d8:	05db      	lsls	r3, r3, #23
 80006da:	0011      	movs	r1, r2
 80006dc:	0018      	movs	r0, r3
 80006de:	f001 f865 	bl	80017ac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin 			= GPIO_PIN_2 |GPIO_PIN_3 | GPIO_PIN_4  | GPIO_PIN_6 | GPIO_PIN_7  | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12  | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	4a16      	ldr	r2, [pc, #88]	@ (8000740 <HARDWARE_PWR_SleepOptimisation+0xe0>)
 80006e6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode 			= GPIO_MODE_ANALOG;
 80006e8:	1d3b      	adds	r3, r7, #4
 80006ea:	2203      	movs	r2, #3
 80006ec:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull 			= GPIO_NOPULL;
 80006ee:	1d3b      	adds	r3, r7, #4
 80006f0:	2200      	movs	r2, #0
 80006f2:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed 			= GPIO_SPEED_FREQ_LOW;
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	2200      	movs	r2, #0
 80006f8:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	4a0e      	ldr	r2, [pc, #56]	@ (8000738 <HARDWARE_PWR_SleepOptimisation+0xd8>)
 80006fe:	0019      	movs	r1, r3
 8000700:	0010      	movs	r0, r2
 8000702:	f001 f853 	bl	80017ac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin 			= GPIO_PIN_0 | GPIO_PIN_1 |  GPIO_PIN_2 |GPIO_PIN_3 | GPIO_PIN_4  | GPIO_PIN_5  |  GPIO_PIN_6 | GPIO_PIN_7  | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12  | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	4a0e      	ldr	r2, [pc, #56]	@ (8000744 <HARDWARE_PWR_SleepOptimisation+0xe4>)
 800070a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode 			= GPIO_MODE_ANALOG;
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	2203      	movs	r2, #3
 8000710:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull 			= GPIO_NOPULL;
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed 			= GPIO_SPEED_FREQ_LOW;
 8000718:	1d3b      	adds	r3, r7, #4
 800071a:	2200      	movs	r2, #0
 800071c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	4a09      	ldr	r2, [pc, #36]	@ (8000748 <HARDWARE_PWR_SleepOptimisation+0xe8>)
 8000722:	0019      	movs	r1, r3
 8000724:	0010      	movs	r0, r2
 8000726:	f001 f841 	bl	80017ac <HAL_GPIO_Init>

}
 800072a:	46c0      	nop			@ (mov r8, r8)
 800072c:	46bd      	mov	sp, r7
 800072e:	b006      	add	sp, #24
 8000730:	bd80      	pop	{r7, pc}
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	40021000 	.word	0x40021000
 8000738:	50000400 	.word	0x50000400
 800073c:	00009fff 	.word	0x00009fff
 8000740:	0000ffdc 	.word	0x0000ffdc
 8000744:	0000ffff 	.word	0x0000ffff
 8000748:	50000800 	.word	0x50000800

0800074c <HAL_RTCEx_WakeUpTimerEventCallback>:

/* Add RTC wake-up interrupt handler */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  /* Clear wake-up flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	68db      	ldr	r3, [r3, #12]
 800075a:	22ff      	movs	r2, #255	@ 0xff
 800075c:	401a      	ands	r2, r3
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4906      	ldr	r1, [pc, #24]	@ (800077c <HAL_RTCEx_WakeUpTimerEventCallback+0x30>)
 8000764:	430a      	orrs	r2, r1
 8000766:	60da      	str	r2, [r3, #12]
  device_state = DEVICE_COLLECT_DATA;
 8000768:	4b05      	ldr	r3, [pc, #20]	@ (8000780 <HAL_RTCEx_WakeUpTimerEventCallback+0x34>)
 800076a:	2201      	movs	r2, #1
 800076c:	701a      	strb	r2, [r3, #0]
  exit_low_power_mode();
 800076e:	f000 f86d 	bl	800084c <exit_low_power_mode>
}
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	b002      	add	sp, #8
 8000778:	bd80      	pop	{r7, pc}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	fffffb7f 	.word	0xfffffb7f
 8000780:	20000000 	.word	0x20000000

08000784 <cb_WAKE>:


/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void cb_WAKE(const char* str)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  __NOP();
 800078c:	46c0      	nop			@ (mov r8, r8)
}
 800078e:	46c0      	nop			@ (mov r8, r8)
 8000790:	46bd      	mov	sp, r7
 8000792:	b002      	add	sp, #8
 8000794:	bd80      	pop	{r7, pc}

08000796 <cb_OK>:
void cb_OK(const char* str)
{
 8000796:	b580      	push	{r7, lr}
 8000798:	b082      	sub	sp, #8
 800079a:	af00      	add	r7, sp, #0
 800079c:	6078      	str	r0, [r7, #4]
  __NOP();
 800079e:	46c0      	nop			@ (mov r8, r8)
}
 80007a0:	46c0      	nop			@ (mov r8, r8)
 80007a2:	46bd      	mov	sp, r7
 80007a4:	b002      	add	sp, #8
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <cb_JOIN>:
void cb_JOIN(const char* str)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	switch (str[7]) {
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	3307      	adds	r3, #7
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b46      	cmp	r3, #70	@ 0x46
 80007b8:	d008      	beq.n	80007cc <cb_JOIN+0x24>
 80007ba:	2b4f      	cmp	r3, #79	@ 0x4f
 80007bc:	d10a      	bne.n	80007d4 <cb_JOIN+0x2c>
		case 'O':
			joined = true;
 80007be:	4b0a      	ldr	r3, [pc, #40]	@ (80007e8 <cb_JOIN+0x40>)
 80007c0:	2201      	movs	r2, #1
 80007c2:	701a      	strb	r2, [r3, #0]
			device_state = DEVICE_COLLECT_DATA;
 80007c4:	4b09      	ldr	r3, [pc, #36]	@ (80007ec <cb_JOIN+0x44>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	701a      	strb	r2, [r3, #0]
			break;
 80007ca:	e004      	b.n	80007d6 <cb_JOIN+0x2e>
		case 'F':
			joined = false;
 80007cc:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <cb_JOIN+0x40>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	701a      	strb	r2, [r3, #0]
			break;
 80007d2:	e000      	b.n	80007d6 <cb_JOIN+0x2e>
		default:
			__NOP();
 80007d4:	46c0      	nop			@ (mov r8, r8)
	}
	HAL_Delay(500);
 80007d6:	23fa      	movs	r3, #250	@ 0xfa
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 fc98 	bl	8001110 <HAL_Delay>
}
 80007e0:	46c0      	nop			@ (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	b002      	add	sp, #8
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	2000010c 	.word	0x2000010c
 80007ec:	20000000 	.word	0x20000000

080007f0 <enter_low_power_mode>:
};



void enter_low_power_mode(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0

	HARDWARE_PWR_SleepOptimisation();
 80007f4:	f7ff ff34 	bl	8000660 <HARDWARE_PWR_SleepOptimisation>

	if (HAL_RTCEx_DeactivateWakeUpTimer(&hrtc) != HAL_OK)
 80007f8:	4b13      	ldr	r3, [pc, #76]	@ (8000848 <enter_low_power_mode+0x58>)
 80007fa:	0018      	movs	r0, r3
 80007fc:	f002 fdec 	bl	80033d8 <HAL_RTCEx_DeactivateWakeUpTimer>
 8000800:	1e03      	subs	r3, r0, #0
 8000802:	d001      	beq.n	8000808 <enter_low_power_mode+0x18>
	    {
	        Error_Handler();
 8000804:	f000 f9e8 	bl	8000bd8 <Error_Handler>
	    }

	    /* Configure RTC wake‑up timer for 60 seconds */
	    if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 59, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8000808:	4b0f      	ldr	r3, [pc, #60]	@ (8000848 <enter_low_power_mode+0x58>)
 800080a:	2204      	movs	r2, #4
 800080c:	213b      	movs	r1, #59	@ 0x3b
 800080e:	0018      	movs	r0, r3
 8000810:	f002 fd0a 	bl	8003228 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000814:	1e03      	subs	r3, r0, #0
 8000816:	d001      	beq.n	800081c <enter_low_power_mode+0x2c>
	    {
	        Error_Handler();
 8000818:	f000 f9de 	bl	8000bd8 <Error_Handler>
	    }

	/* Configure RTC wake-up timer for 60 seconds */
	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 59, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 800081c:	4b0a      	ldr	r3, [pc, #40]	@ (8000848 <enter_low_power_mode+0x58>)
 800081e:	2204      	movs	r2, #4
 8000820:	213b      	movs	r1, #59	@ 0x3b
 8000822:	0018      	movs	r0, r3
 8000824:	f002 fd00 	bl	8003228 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000828:	1e03      	subs	r3, r0, #0
 800082a:	d001      	beq.n	8000830 <enter_low_power_mode+0x40>
	{
	Error_Handler();
 800082c:	f000 f9d4 	bl	8000bd8 <Error_Handler>
	}

	// Enter Stop Mode with low power regulator
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8000830:	2101      	movs	r1, #1
 8000832:	2001      	movs	r0, #1
 8000834:	f001 fa94 	bl	8001d60 <HAL_PWR_EnterSTOPMode>

	// When we wake up, execution continues here
	SystemClock_Config();
 8000838:	f000 f91e 	bl	8000a78 <SystemClock_Config>
	exit_low_power_mode();
 800083c:	f000 f806 	bl	800084c <exit_low_power_mode>
}
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	20000110 	.word	0x20000110

0800084c <exit_low_power_mode>:

void exit_low_power_mode(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af00      	add	r7, sp, #0
    // Re-enable peripheral clocks
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	4b31      	ldr	r3, [pc, #196]	@ (8000918 <exit_low_power_mode+0xcc>)
 8000854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000856:	4b30      	ldr	r3, [pc, #192]	@ (8000918 <exit_low_power_mode+0xcc>)
 8000858:	2101      	movs	r1, #1
 800085a:	430a      	orrs	r2, r1
 800085c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800085e:	4b2e      	ldr	r3, [pc, #184]	@ (8000918 <exit_low_power_mode+0xcc>)
 8000860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000862:	2201      	movs	r2, #1
 8000864:	4013      	ands	r3, r2
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800086a:	4b2b      	ldr	r3, [pc, #172]	@ (8000918 <exit_low_power_mode+0xcc>)
 800086c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800086e:	4b2a      	ldr	r3, [pc, #168]	@ (8000918 <exit_low_power_mode+0xcc>)
 8000870:	2102      	movs	r1, #2
 8000872:	430a      	orrs	r2, r1
 8000874:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000876:	4b28      	ldr	r3, [pc, #160]	@ (8000918 <exit_low_power_mode+0xcc>)
 8000878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800087a:	2202      	movs	r2, #2
 800087c:	4013      	ands	r3, r2
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000882:	4b25      	ldr	r3, [pc, #148]	@ (8000918 <exit_low_power_mode+0xcc>)
 8000884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000886:	4b24      	ldr	r3, [pc, #144]	@ (8000918 <exit_low_power_mode+0xcc>)
 8000888:	2104      	movs	r1, #4
 800088a:	430a      	orrs	r2, r1
 800088c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800088e:	4b22      	ldr	r3, [pc, #136]	@ (8000918 <exit_low_power_mode+0xcc>)
 8000890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000892:	2204      	movs	r2, #4
 8000894:	4013      	ands	r3, r2
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_I2C1_CLK_ENABLE();
 800089a:	4b1f      	ldr	r3, [pc, #124]	@ (8000918 <exit_low_power_mode+0xcc>)
 800089c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800089e:	4b1e      	ldr	r3, [pc, #120]	@ (8000918 <exit_low_power_mode+0xcc>)
 80008a0:	2180      	movs	r1, #128	@ 0x80
 80008a2:	0389      	lsls	r1, r1, #14
 80008a4:	430a      	orrs	r2, r1
 80008a6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80008a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000918 <exit_low_power_mode+0xcc>)
 80008aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000918 <exit_low_power_mode+0xcc>)
 80008ae:	2180      	movs	r1, #128	@ 0x80
 80008b0:	02c9      	lsls	r1, r1, #11
 80008b2:	430a      	orrs	r2, r1
 80008b4:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_DMA1_CLK_ENABLE();
 80008b6:	4b18      	ldr	r3, [pc, #96]	@ (8000918 <exit_low_power_mode+0xcc>)
 80008b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008ba:	4b17      	ldr	r3, [pc, #92]	@ (8000918 <exit_low_power_mode+0xcc>)
 80008bc:	2101      	movs	r1, #1
 80008be:	430a      	orrs	r2, r1
 80008c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80008c2:	4b15      	ldr	r3, [pc, #84]	@ (8000918 <exit_low_power_mode+0xcc>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c6:	2201      	movs	r2, #1
 80008c8:	4013      	ands	r3, r2
 80008ca:	603b      	str	r3, [r7, #0]
 80008cc:	683b      	ldr	r3, [r7, #0]
    
    // Reinitialize GPIOs (this will restore PB5 to its normal configuration)
    MX_GPIO_Init();
 80008ce:	f7ff fde3 	bl	8000498 <MX_GPIO_Init>
    MX_DMA_Init();                              // I did this because it is in the same order as it was generated
 80008d2:	f7ff fdc3 	bl	800045c <MX_DMA_Init>
    MX_I2C1_Init();
 80008d6:	f7ff fe3f 	bl	8000558 <MX_I2C1_Init>
    MX_LPUART1_UART_Init();
 80008da:	f000 faab 	bl	8000e34 <MX_LPUART1_UART_Init>
    MX_RTC_Init();
 80008de:	f000 f981 	bl	8000be4 <MX_RTC_Init>
    ATC_Init(&lora, &hlpuart1, 512, "LoRaWAN"); // this SHOULD make the ATC serial commands workagain
 80008e2:	4b0e      	ldr	r3, [pc, #56]	@ (800091c <exit_low_power_mode+0xd0>)
 80008e4:	2280      	movs	r2, #128	@ 0x80
 80008e6:	0092      	lsls	r2, r2, #2
 80008e8:	490d      	ldr	r1, [pc, #52]	@ (8000920 <exit_low_power_mode+0xd4>)
 80008ea:	480e      	ldr	r0, [pc, #56]	@ (8000924 <exit_low_power_mode+0xd8>)
 80008ec:	f004 fcac 	bl	8005248 <ATC_Init>
    ATC_SetEvents(&lora, events);               // Setup all async events again
 80008f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000928 <exit_low_power_mode+0xdc>)
 80008f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000924 <exit_low_power_mode+0xd8>)
 80008f4:	0011      	movs	r1, r2
 80008f6:	0018      	movs	r0, r3
 80008f8:	f004 fd5d 	bl	80053b6 <ATC_SetEvents>
    device_state = DEVICE_COLLECT_DATA;
 80008fc:	4b0b      	ldr	r3, [pc, #44]	@ (800092c <exit_low_power_mode+0xe0>)
 80008fe:	2201      	movs	r2, #1
 8000900:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_SET);
 8000902:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <exit_low_power_mode+0xe4>)
 8000904:	2201      	movs	r2, #1
 8000906:	2120      	movs	r1, #32
 8000908:	0018      	movs	r0, r3
 800090a:	f001 f8cd 	bl	8001aa8 <HAL_GPIO_WritePin>
}
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	46bd      	mov	sp, r7
 8000912:	b004      	add	sp, #16
 8000914:	bd80      	pop	{r7, pc}
 8000916:	46c0      	nop			@ (mov r8, r8)
 8000918:	40021000 	.word	0x40021000
 800091c:	08005a74 	.word	0x08005a74
 8000920:	20000138 	.word	0x20000138
 8000924:	200000d0 	.word	0x200000d0
 8000928:	08005aa0 	.word	0x08005aa0
 800092c:	20000000 	.word	0x20000000
 8000930:	50000400 	.word	0x50000400

08000934 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000934:	b590      	push	{r4, r7, lr}
 8000936:	b087      	sub	sp, #28
 8000938:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800093a:	f000 fb79 	bl	8001030 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800093e:	f000 f89b 	bl	8000a78 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000942:	f7ff fda9 	bl	8000498 <MX_GPIO_Init>
  MX_DMA_Init();
 8000946:	f7ff fd89 	bl	800045c <MX_DMA_Init>
  MX_I2C1_Init();
 800094a:	f7ff fe05 	bl	8000558 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 800094e:	f000 fa71 	bl	8000e34 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 8000952:	f000 f947 	bl	8000be4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  // Initialize the ATC handle before using it
  ATC_Init(&lora, &hlpuart1, 512, "LoRaWAN"); // Adjust buffer size as needed
 8000956:	4b3c      	ldr	r3, [pc, #240]	@ (8000a48 <main+0x114>)
 8000958:	2280      	movs	r2, #128	@ 0x80
 800095a:	0092      	lsls	r2, r2, #2
 800095c:	493b      	ldr	r1, [pc, #236]	@ (8000a4c <main+0x118>)
 800095e:	483c      	ldr	r0, [pc, #240]	@ (8000a50 <main+0x11c>)
 8000960:	f004 fc72 	bl	8005248 <ATC_Init>
  ATC_SetEvents(&lora, events);
 8000964:	4a3b      	ldr	r2, [pc, #236]	@ (8000a54 <main+0x120>)
 8000966:	4b3a      	ldr	r3, [pc, #232]	@ (8000a50 <main+0x11c>)
 8000968:	0011      	movs	r1, r2
 800096a:	0018      	movs	r0, r3
 800096c:	f004 fd23 	bl	80053b6 <ATC_SetEvents>


  HAL_Delay(10000); // This makes it easier to debug, don't remove
 8000970:	4b39      	ldr	r3, [pc, #228]	@ (8000a58 <main+0x124>)
 8000972:	0018      	movs	r0, r3
 8000974:	f000 fbcc 	bl	8001110 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char* ATSEND_Result = NULL;
 8000978:	2300      	movs	r3, #0
 800097a:	603b      	str	r3, [r7, #0]
  uint32_t last_command_time = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	607b      	str	r3, [r7, #4]

  while(1)
  {
      ATC_Loop(&lora);
 8000980:	4b33      	ldr	r3, [pc, #204]	@ (8000a50 <main+0x11c>)
 8000982:	0018      	movs	r0, r3
 8000984:	f004 fd4f 	bl	8005426 <ATC_Loop>
      
      switch (device_state)
 8000988:	4b34      	ldr	r3, [pc, #208]	@ (8000a5c <main+0x128>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	b2db      	uxtb	r3, r3
 800098e:	2b02      	cmp	r3, #2
 8000990:	d005      	beq.n	800099e <main+0x6a>
 8000992:	dcf5      	bgt.n	8000980 <main+0x4c>
 8000994:	2b00      	cmp	r3, #0
 8000996:	d032      	beq.n	80009fe <main+0xca>
 8000998:	2b01      	cmp	r3, #1
 800099a:	d033      	beq.n	8000a04 <main+0xd0>
 800099c:	e053      	b.n	8000a46 <main+0x112>
      {
      case LORAWAN_JOIN:
          if (HAL_GetTick() - last_command_time > 10000 && !joined)
 800099e:	f000 fbad 	bl	80010fc <HAL_GetTick>
 80009a2:	0002      	movs	r2, r0
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	1ad3      	subs	r3, r2, r3
 80009a8:	4a2b      	ldr	r2, [pc, #172]	@ (8000a58 <main+0x124>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d94a      	bls.n	8000a44 <main+0x110>
 80009ae:	4b2c      	ldr	r3, [pc, #176]	@ (8000a60 <main+0x12c>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	2201      	movs	r2, #1
 80009b4:	4053      	eors	r3, r2
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d043      	beq.n	8000a44 <main+0x110>
          {
        	  // this always works
        	  ATC_SendReceive(&lora, "AT\r\n", 1000, &ATSEND_Result, 3000, 1, "OK"); // This wakes the LoRa Module, it can be anything, so AT is best
 80009bc:	003c      	movs	r4, r7
 80009be:	23fa      	movs	r3, #250	@ 0xfa
 80009c0:	009a      	lsls	r2, r3, #2
 80009c2:	4928      	ldr	r1, [pc, #160]	@ (8000a64 <main+0x130>)
 80009c4:	4822      	ldr	r0, [pc, #136]	@ (8000a50 <main+0x11c>)
 80009c6:	4b28      	ldr	r3, [pc, #160]	@ (8000a68 <main+0x134>)
 80009c8:	9302      	str	r3, [sp, #8]
 80009ca:	2301      	movs	r3, #1
 80009cc:	9301      	str	r3, [sp, #4]
 80009ce:	4b27      	ldr	r3, [pc, #156]	@ (8000a6c <main+0x138>)
 80009d0:	9300      	str	r3, [sp, #0]
 80009d2:	0023      	movs	r3, r4
 80009d4:	f004 fd37 	bl	8005446 <ATC_SendReceive>
              ATC_SendReceive(&lora, "AT+JOIN\r\n", 1000, &ATSEND_Result, 3000, 1, "OK");
 80009d8:	003c      	movs	r4, r7
 80009da:	23fa      	movs	r3, #250	@ 0xfa
 80009dc:	009a      	lsls	r2, r3, #2
 80009de:	4924      	ldr	r1, [pc, #144]	@ (8000a70 <main+0x13c>)
 80009e0:	481b      	ldr	r0, [pc, #108]	@ (8000a50 <main+0x11c>)
 80009e2:	4b21      	ldr	r3, [pc, #132]	@ (8000a68 <main+0x134>)
 80009e4:	9302      	str	r3, [sp, #8]
 80009e6:	2301      	movs	r3, #1
 80009e8:	9301      	str	r3, [sp, #4]
 80009ea:	4b20      	ldr	r3, [pc, #128]	@ (8000a6c <main+0x138>)
 80009ec:	9300      	str	r3, [sp, #0]
 80009ee:	0023      	movs	r3, r4
 80009f0:	f004 fd29 	bl	8005446 <ATC_SendReceive>
              last_command_time = HAL_GetTick();
 80009f4:	f000 fb82 	bl	80010fc <HAL_GetTick>
 80009f8:	0003      	movs	r3, r0
 80009fa:	607b      	str	r3, [r7, #4]
          }
	  break;
 80009fc:	e022      	b.n	8000a44 <main+0x110>
	  case DEVICE_SLEEP:
		  enter_low_power_mode();
 80009fe:	f7ff fef7 	bl	80007f0 <enter_low_power_mode>
	  break;
 8000a02:	e020      	b.n	8000a46 <main+0x112>
	  case DEVICE_COLLECT_DATA:
		  // what sucks is when the device sleeps, I loose debugger session, so i can't get a break point here after sleep!
		  ATC_SendReceive(&lora, "AT\r\n", 1000, &ATSEND_Result, 3000, 1, "OK");
 8000a04:	003c      	movs	r4, r7
 8000a06:	23fa      	movs	r3, #250	@ 0xfa
 8000a08:	009a      	lsls	r2, r3, #2
 8000a0a:	4916      	ldr	r1, [pc, #88]	@ (8000a64 <main+0x130>)
 8000a0c:	4810      	ldr	r0, [pc, #64]	@ (8000a50 <main+0x11c>)
 8000a0e:	4b16      	ldr	r3, [pc, #88]	@ (8000a68 <main+0x134>)
 8000a10:	9302      	str	r3, [sp, #8]
 8000a12:	2301      	movs	r3, #1
 8000a14:	9301      	str	r3, [sp, #4]
 8000a16:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <main+0x138>)
 8000a18:	9300      	str	r3, [sp, #0]
 8000a1a:	0023      	movs	r3, r4
 8000a1c:	f004 fd13 	bl	8005446 <ATC_SendReceive>
		  ATC_SendReceive(&lora, "AT+SEND \"AA\"\r\n", 1000, &ATSEND_Result, 3000, 1, "OK");
 8000a20:	003c      	movs	r4, r7
 8000a22:	23fa      	movs	r3, #250	@ 0xfa
 8000a24:	009a      	lsls	r2, r3, #2
 8000a26:	4913      	ldr	r1, [pc, #76]	@ (8000a74 <main+0x140>)
 8000a28:	4809      	ldr	r0, [pc, #36]	@ (8000a50 <main+0x11c>)
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <main+0x134>)
 8000a2c:	9302      	str	r3, [sp, #8]
 8000a2e:	2301      	movs	r3, #1
 8000a30:	9301      	str	r3, [sp, #4]
 8000a32:	4b0e      	ldr	r3, [pc, #56]	@ (8000a6c <main+0x138>)
 8000a34:	9300      	str	r3, [sp, #0]
 8000a36:	0023      	movs	r3, r4
 8000a38:	f004 fd05 	bl	8005446 <ATC_SendReceive>
		  device_state = DEVICE_SLEEP;
 8000a3c:	4b07      	ldr	r3, [pc, #28]	@ (8000a5c <main+0x128>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	701a      	strb	r2, [r3, #0]
	  break;
 8000a42:	e000      	b.n	8000a46 <main+0x112>
	  break;
 8000a44:	46c0      	nop			@ (mov r8, r8)
      ATC_Loop(&lora);
 8000a46:	e79b      	b.n	8000980 <main+0x4c>
 8000a48:	08005a74 	.word	0x08005a74
 8000a4c:	20000138 	.word	0x20000138
 8000a50:	200000d0 	.word	0x200000d0
 8000a54:	08005aa0 	.word	0x08005aa0
 8000a58:	00002710 	.word	0x00002710
 8000a5c:	20000000 	.word	0x20000000
 8000a60:	2000010c 	.word	0x2000010c
 8000a64:	08005a7c 	.word	0x08005a7c
 8000a68:	08005a68 	.word	0x08005a68
 8000a6c:	00000bb8 	.word	0x00000bb8
 8000a70:	08005a84 	.word	0x08005a84
 8000a74:	08005a90 	.word	0x08005a90

08000a78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a78:	b590      	push	{r4, r7, lr}
 8000a7a:	b09f      	sub	sp, #124	@ 0x7c
 8000a7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7e:	2440      	movs	r4, #64	@ 0x40
 8000a80:	193b      	adds	r3, r7, r4
 8000a82:	0018      	movs	r0, r3
 8000a84:	2338      	movs	r3, #56	@ 0x38
 8000a86:	001a      	movs	r2, r3
 8000a88:	2100      	movs	r1, #0
 8000a8a:	f004 ff11 	bl	80058b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a8e:	232c      	movs	r3, #44	@ 0x2c
 8000a90:	18fb      	adds	r3, r7, r3
 8000a92:	0018      	movs	r0, r3
 8000a94:	2314      	movs	r3, #20
 8000a96:	001a      	movs	r2, r3
 8000a98:	2100      	movs	r1, #0
 8000a9a:	f004 ff09 	bl	80058b0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a9e:	1d3b      	adds	r3, r7, #4
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	2328      	movs	r3, #40	@ 0x28
 8000aa4:	001a      	movs	r2, r3
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	f004 ff02 	bl	80058b0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000aac:	4b30      	ldr	r3, [pc, #192]	@ (8000b70 <SystemClock_Config+0xf8>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a30      	ldr	r2, [pc, #192]	@ (8000b74 <SystemClock_Config+0xfc>)
 8000ab2:	401a      	ands	r2, r3
 8000ab4:	4b2e      	ldr	r3, [pc, #184]	@ (8000b70 <SystemClock_Config+0xf8>)
 8000ab6:	2180      	movs	r1, #128	@ 0x80
 8000ab8:	0109      	lsls	r1, r1, #4
 8000aba:	430a      	orrs	r2, r1
 8000abc:	601a      	str	r2, [r3, #0]
  
  // Change to Scale 3 for lowest power:
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000abe:	4b2c      	ldr	r3, [pc, #176]	@ (8000b70 <SystemClock_Config+0xf8>)
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	4b2b      	ldr	r3, [pc, #172]	@ (8000b70 <SystemClock_Config+0xf8>)
 8000ac4:	21c0      	movs	r1, #192	@ 0xc0
 8000ac6:	0149      	lsls	r1, r1, #5
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	601a      	str	r2, [r3, #0]

  // Also change MSI range to match Scale 3 requirements
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0; // 65.536 kHz (matches your low power config)
 8000acc:	0021      	movs	r1, r4
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	625a      	str	r2, [r3, #36]	@ 0x24

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	2218      	movs	r2, #24
 8000ad8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	2201      	movs	r2, #1
 8000ade:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000ae6:	187b      	adds	r3, r7, r1
 8000ae8:	2200      	movs	r2, #0
 8000aea:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8000aec:	187b      	adds	r3, r7, r1
 8000aee:	2280      	movs	r2, #128	@ 0x80
 8000af0:	0212      	lsls	r2, r2, #8
 8000af2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000af4:	187b      	adds	r3, r7, r1
 8000af6:	2200      	movs	r2, #0
 8000af8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afa:	187b      	adds	r3, r7, r1
 8000afc:	0018      	movs	r0, r3
 8000afe:	f001 f98b 	bl	8001e18 <HAL_RCC_OscConfig>
 8000b02:	1e03      	subs	r3, r0, #0
 8000b04:	d001      	beq.n	8000b0a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000b06:	f000 f867 	bl	8000bd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b0a:	212c      	movs	r1, #44	@ 0x2c
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	220f      	movs	r2, #15
 8000b10:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000b12:	187b      	adds	r3, r7, r1
 8000b14:	2200      	movs	r2, #0
 8000b16:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b1e:	187b      	adds	r3, r7, r1
 8000b20:	2200      	movs	r2, #0
 8000b22:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b24:	187b      	adds	r3, r7, r1
 8000b26:	2200      	movs	r2, #0
 8000b28:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b2a:	187b      	adds	r3, r7, r1
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f001 fd46 	bl	80025c0 <HAL_RCC_ClockConfig>
 8000b34:	1e03      	subs	r3, r0, #0
 8000b36:	d001      	beq.n	8000b3c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000b38:	f000 f84e 	bl	8000bd8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	222c      	movs	r2, #44	@ 0x2c
 8000b40:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000b42:	1d3b      	adds	r3, r7, #4
 8000b44:	2200      	movs	r2, #0
 8000b46:	615a      	str	r2, [r3, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000b48:	1d3b      	adds	r3, r7, #4
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	619a      	str	r2, [r3, #24]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	2280      	movs	r2, #128	@ 0x80
 8000b52:	0292      	lsls	r2, r2, #10
 8000b54:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b56:	1d3b      	adds	r3, r7, #4
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f001 ff35 	bl	80029c8 <HAL_RCCEx_PeriphCLKConfig>
 8000b5e:	1e03      	subs	r3, r0, #0
 8000b60:	d001      	beq.n	8000b66 <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000b62:	f000 f839 	bl	8000bd8 <Error_Handler>
  }
}
 8000b66:	46c0      	nop			@ (mov r8, r8)
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	b01f      	add	sp, #124	@ 0x7c
 8000b6c:	bd90      	pop	{r4, r7, pc}
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	40007000 	.word	0x40007000
 8000b74:	ffffe7ff 	.word	0xffffe7ff

08000b78 <HAL_UARTEx_RxEventCallback>:
  __NOP();

}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	000a      	movs	r2, r1
 8000b82:	1cbb      	adds	r3, r7, #2
 8000b84:	801a      	strh	r2, [r3, #0]
  if (huart->Instance == LPUART1)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a07      	ldr	r2, [pc, #28]	@ (8000ba8 <HAL_UARTEx_RxEventCallback+0x30>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d106      	bne.n	8000b9e <HAL_UARTEx_RxEventCallback+0x26>
  {
    ATC_IdleLineCallback(&lora, Size);
 8000b90:	1cbb      	adds	r3, r7, #2
 8000b92:	881a      	ldrh	r2, [r3, #0]
 8000b94:	4b05      	ldr	r3, [pc, #20]	@ (8000bac <HAL_UARTEx_RxEventCallback+0x34>)
 8000b96:	0011      	movs	r1, r2
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f004 fd4e 	bl	800563a <ATC_IdleLineCallback>
  }
}
 8000b9e:	46c0      	nop			@ (mov r8, r8)
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	b002      	add	sp, #8
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	46c0      	nop			@ (mov r8, r8)
 8000ba8:	40004800 	.word	0x40004800
 8000bac:	200000d0 	.word	0x200000d0

08000bb0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  if (huart->Instance == LPUART1)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a05      	ldr	r2, [pc, #20]	@ (8000bd4 <HAL_UART_ErrorCallback+0x24>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d104      	bne.n	8000bcc <HAL_UART_ErrorCallback+0x1c>
  {
    // Handle UART errors
    __HAL_UART_CLEAR_FLAG(huart, 0xFFFFFFFF);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	4252      	negs	r2, r2
 8000bca:	621a      	str	r2, [r3, #32]
  }
}
 8000bcc:	46c0      	nop			@ (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	b002      	add	sp, #8
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	40004800 	.word	0x40004800

08000bd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000bdc:	46c0      	nop			@ (mov r8, r8)
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
	...

08000be4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b086      	sub	sp, #24
 8000be8:	af00      	add	r7, sp, #0

	RTC_TimeTypeDef sTime = {0};
 8000bea:	1d3b      	adds	r3, r7, #4
 8000bec:	0018      	movs	r0, r3
 8000bee:	2314      	movs	r3, #20
 8000bf0:	001a      	movs	r2, r3
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	f004 fe5c 	bl	80058b0 <memset>
	RTC_DateTypeDef sDate = {0};
 8000bf8:	003b      	movs	r3, r7
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]

	/* Initialize RTC */
	hrtc.Instance = RTC;
 8000bfe:	4b31      	ldr	r3, [pc, #196]	@ (8000cc4 <MX_RTC_Init+0xe0>)
 8000c00:	4a31      	ldr	r2, [pc, #196]	@ (8000cc8 <MX_RTC_Init+0xe4>)
 8000c02:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000c04:	4b2f      	ldr	r3, [pc, #188]	@ (8000cc4 <MX_RTC_Init+0xe0>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127; /* LSI ~32 kHz, 128 gives ~250 Hz */
 8000c0a:	4b2e      	ldr	r3, [pc, #184]	@ (8000cc4 <MX_RTC_Init+0xe0>)
 8000c0c:	227f      	movs	r2, #127	@ 0x7f
 8000c0e:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 249;  /* 250 Hz / 250 = 1 Hz */
 8000c10:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc4 <MX_RTC_Init+0xe0>)
 8000c12:	22f9      	movs	r2, #249	@ 0xf9
 8000c14:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c16:	4b2b      	ldr	r3, [pc, #172]	@ (8000cc4 <MX_RTC_Init+0xe0>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c1c:	4b29      	ldr	r3, [pc, #164]	@ (8000cc4 <MX_RTC_Init+0xe0>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c22:	4b28      	ldr	r3, [pc, #160]	@ (8000cc4 <MX_RTC_Init+0xe0>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	61da      	str	r2, [r3, #28]

	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c28:	4b26      	ldr	r3, [pc, #152]	@ (8000cc4 <MX_RTC_Init+0xe0>)
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f002 f86a 	bl	8002d04 <HAL_RTC_Init>
 8000c30:	1e03      	subs	r3, r0, #0
 8000c32:	d001      	beq.n	8000c38 <MX_RTC_Init+0x54>
	{
	Error_Handler();
 8000c34:	f7ff ffd0 	bl	8000bd8 <Error_Handler>
	}

	/* Set initial time and date (optional, for completeness) */
	sTime.Hours = 0;
 8000c38:	1d3b      	adds	r3, r7, #4
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	701a      	strb	r2, [r3, #0]
	sTime.Minutes = 0;
 8000c3e:	1d3b      	adds	r3, r7, #4
 8000c40:	2200      	movs	r2, #0
 8000c42:	705a      	strb	r2, [r3, #1]
	sTime.Seconds = 0;
 8000c44:	1d3b      	adds	r3, r7, #4
 8000c46:	2200      	movs	r2, #0
 8000c48:	709a      	strb	r2, [r3, #2]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c4a:	1d3b      	adds	r3, r7, #4
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	60da      	str	r2, [r3, #12]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	2200      	movs	r2, #0
 8000c54:	611a      	str	r2, [r3, #16]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000c56:	1d39      	adds	r1, r7, #4
 8000c58:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc4 <MX_RTC_Init+0xe0>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f002 f8ed 	bl	8002e3c <HAL_RTC_SetTime>
 8000c62:	1e03      	subs	r3, r0, #0
 8000c64:	d001      	beq.n	8000c6a <MX_RTC_Init+0x86>
	{
	Error_Handler();
 8000c66:	f7ff ffb7 	bl	8000bd8 <Error_Handler>
	}

	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000c6a:	003b      	movs	r3, r7
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	701a      	strb	r2, [r3, #0]
	sDate.Month = RTC_MONTH_JANUARY;
 8000c70:	003b      	movs	r3, r7
 8000c72:	2201      	movs	r2, #1
 8000c74:	705a      	strb	r2, [r3, #1]
	sDate.Date = 1;
 8000c76:	003b      	movs	r3, r7
 8000c78:	2201      	movs	r2, #1
 8000c7a:	709a      	strb	r2, [r3, #2]
	sDate.Year = 0;
 8000c7c:	003b      	movs	r3, r7
 8000c7e:	2200      	movs	r2, #0
 8000c80:	70da      	strb	r2, [r3, #3]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000c82:	0039      	movs	r1, r7
 8000c84:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc4 <MX_RTC_Init+0xe0>)
 8000c86:	2201      	movs	r2, #1
 8000c88:	0018      	movs	r0, r3
 8000c8a:	f002 f981 	bl	8002f90 <HAL_RTC_SetDate>
 8000c8e:	1e03      	subs	r3, r0, #0
 8000c90:	d001      	beq.n	8000c96 <MX_RTC_Init+0xb2>
	{
	Error_Handler();
 8000c92:	f7ff ffa1 	bl	8000bd8 <Error_Handler>
	}

	/* Enable wake-up timer for 60 seconds */
	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 59, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8000c96:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc4 <MX_RTC_Init+0xe0>)
 8000c98:	2204      	movs	r2, #4
 8000c9a:	213b      	movs	r1, #59	@ 0x3b
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f002 fac3 	bl	8003228 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000ca2:	1e03      	subs	r3, r0, #0
 8000ca4:	d001      	beq.n	8000caa <MX_RTC_Init+0xc6>
	{
	Error_Handler();
 8000ca6:	f7ff ff97 	bl	8000bd8 <Error_Handler>
	}

	/* Enable RTC interrupt in NVIC */
	HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000caa:	2200      	movs	r2, #0
 8000cac:	2100      	movs	r1, #0
 8000cae:	2002      	movs	r0, #2
 8000cb0:	f000 fafe 	bl	80012b0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000cb4:	2002      	movs	r0, #2
 8000cb6:	f000 fb10 	bl	80012da <HAL_NVIC_EnableIRQ>

}
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	b006      	add	sp, #24
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	46c0      	nop			@ (mov r8, r8)
 8000cc4:	20000110 	.word	0x20000110
 8000cc8:	40002800 	.word	0x40002800

08000ccc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a0a      	ldr	r2, [pc, #40]	@ (8000d04 <HAL_RTC_MspInit+0x38>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d10e      	bne.n	8000cfc <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000cde:	4b0a      	ldr	r3, [pc, #40]	@ (8000d08 <HAL_RTC_MspInit+0x3c>)
 8000ce0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000ce2:	4b09      	ldr	r3, [pc, #36]	@ (8000d08 <HAL_RTC_MspInit+0x3c>)
 8000ce4:	2180      	movs	r1, #128	@ 0x80
 8000ce6:	02c9      	lsls	r1, r1, #11
 8000ce8:	430a      	orrs	r2, r1
 8000cea:	651a      	str	r2, [r3, #80]	@ 0x50

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000cec:	2200      	movs	r2, #0
 8000cee:	2100      	movs	r1, #0
 8000cf0:	2002      	movs	r0, #2
 8000cf2:	f000 fadd 	bl	80012b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000cf6:	2002      	movs	r0, #2
 8000cf8:	f000 faef 	bl	80012da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000cfc:	46c0      	nop			@ (mov r8, r8)
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	b002      	add	sp, #8
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40002800 	.word	0x40002800
 8000d08:	40021000 	.word	0x40021000

08000d0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <HAL_MspInit+0x24>)
 8000d12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d14:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <HAL_MspInit+0x24>)
 8000d16:	2101      	movs	r1, #1
 8000d18:	430a      	orrs	r2, r1
 8000d1a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d1c:	4b04      	ldr	r3, [pc, #16]	@ (8000d30 <HAL_MspInit+0x24>)
 8000d1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d20:	4b03      	ldr	r3, [pc, #12]	@ (8000d30 <HAL_MspInit+0x24>)
 8000d22:	2180      	movs	r1, #128	@ 0x80
 8000d24:	0549      	lsls	r1, r1, #21
 8000d26:	430a      	orrs	r2, r1
 8000d28:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d2a:	46c0      	nop			@ (mov r8, r8)
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40021000 	.word	0x40021000

08000d34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d38:	46c0      	nop			@ (mov r8, r8)
 8000d3a:	e7fd      	b.n	8000d38 <NMI_Handler+0x4>

08000d3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d40:	46c0      	nop			@ (mov r8, r8)
 8000d42:	e7fd      	b.n	8000d40 <HardFault_Handler+0x4>

08000d44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d48:	46c0      	nop			@ (mov r8, r8)
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d52:	46c0      	nop			@ (mov r8, r8)
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d5c:	f000 f9bc 	bl	80010d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d60:	46c0      	nop			@ (mov r8, r8)
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
	...

08000d68 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000d6c:	4b03      	ldr	r3, [pc, #12]	@ (8000d7c <RTC_IRQHandler+0x14>)
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f002 fb96 	bl	80034a0 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000d74:	46c0      	nop			@ (mov r8, r8)
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	46c0      	nop			@ (mov r8, r8)
 8000d7c:	20000110 	.word	0x20000110

08000d80 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8000d84:	4b05      	ldr	r3, [pc, #20]	@ (8000d9c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000d86:	0018      	movs	r0, r3
 8000d88:	f000 fc29 	bl	80015de <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000d8c:	4b04      	ldr	r3, [pc, #16]	@ (8000da0 <DMA1_Channel2_3_IRQHandler+0x20>)
 8000d8e:	0018      	movs	r0, r3
 8000d90:	f000 fc25 	bl	80015de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000d94:	46c0      	nop			@ (mov r8, r8)
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	46c0      	nop			@ (mov r8, r8)
 8000d9c:	20000208 	.word	0x20000208
 8000da0:	200001c0 	.word	0x200001c0

08000da4 <RNG_LPUART1_IRQHandler>:

/**
  * @brief This function handles RNG and LPUART1 Interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void RNG_LPUART1_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_LPUART1_IRQn 0 */

  /* USER CODE END RNG_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000da8:	4b03      	ldr	r3, [pc, #12]	@ (8000db8 <RNG_LPUART1_IRQHandler+0x14>)
 8000daa:	0018      	movs	r0, r3
 8000dac:	f002 fda0 	bl	80038f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN RNG_LPUART1_IRQn 1 */

  /* USER CODE END RNG_LPUART1_IRQn 1 */
}
 8000db0:	46c0      	nop			@ (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	46c0      	nop			@ (mov r8, r8)
 8000db8:	20000138 	.word	0x20000138

08000dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc4:	4a14      	ldr	r2, [pc, #80]	@ (8000e18 <_sbrk+0x5c>)
 8000dc6:	4b15      	ldr	r3, [pc, #84]	@ (8000e1c <_sbrk+0x60>)
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dd0:	4b13      	ldr	r3, [pc, #76]	@ (8000e20 <_sbrk+0x64>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d102      	bne.n	8000dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd8:	4b11      	ldr	r3, [pc, #68]	@ (8000e20 <_sbrk+0x64>)
 8000dda:	4a12      	ldr	r2, [pc, #72]	@ (8000e24 <_sbrk+0x68>)
 8000ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dde:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <_sbrk+0x64>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	18d3      	adds	r3, r2, r3
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d207      	bcs.n	8000dfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dec:	f004 fda4 	bl	8005938 <__errno>
 8000df0:	0003      	movs	r3, r0
 8000df2:	220c      	movs	r2, #12
 8000df4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000df6:	2301      	movs	r3, #1
 8000df8:	425b      	negs	r3, r3
 8000dfa:	e009      	b.n	8000e10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dfc:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <_sbrk+0x64>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e02:	4b07      	ldr	r3, [pc, #28]	@ (8000e20 <_sbrk+0x64>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	18d2      	adds	r2, r2, r3
 8000e0a:	4b05      	ldr	r3, [pc, #20]	@ (8000e20 <_sbrk+0x64>)
 8000e0c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
}
 8000e10:	0018      	movs	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b006      	add	sp, #24
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20005000 	.word	0x20005000
 8000e1c:	00000400 	.word	0x00000400
 8000e20:	20000134 	.word	0x20000134
 8000e24:	200003a0 	.word	0x200003a0

08000e28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e2c:	46c0      	nop			@ (mov r8, r8)
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000e38:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <MX_LPUART1_UART_Init+0x54>)
 8000e3a:	4a14      	ldr	r2, [pc, #80]	@ (8000e8c <MX_LPUART1_UART_Init+0x58>)
 8000e3c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000e3e:	4b12      	ldr	r3, [pc, #72]	@ (8000e88 <MX_LPUART1_UART_Init+0x54>)
 8000e40:	22e1      	movs	r2, #225	@ 0xe1
 8000e42:	0252      	lsls	r2, r2, #9
 8000e44:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e46:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <MX_LPUART1_UART_Init+0x54>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <MX_LPUART1_UART_Init+0x54>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000e52:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <MX_LPUART1_UART_Init+0x54>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000e58:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <MX_LPUART1_UART_Init+0x54>)
 8000e5a:	220c      	movs	r2, #12
 8000e5c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <MX_LPUART1_UART_Init+0x54>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e64:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <MX_LPUART1_UART_Init+0x54>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e6a:	4b07      	ldr	r3, [pc, #28]	@ (8000e88 <MX_LPUART1_UART_Init+0x54>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000e70:	4b05      	ldr	r3, [pc, #20]	@ (8000e88 <MX_LPUART1_UART_Init+0x54>)
 8000e72:	0018      	movs	r0, r3
 8000e74:	f002 fb44 	bl	8003500 <HAL_UART_Init>
 8000e78:	1e03      	subs	r3, r0, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000e7c:	f7ff feac 	bl	8000bd8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000e80:	46c0      	nop			@ (mov r8, r8)
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	46c0      	nop			@ (mov r8, r8)
 8000e88:	20000138 	.word	0x20000138
 8000e8c:	40004800 	.word	0x40004800

08000e90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e90:	b590      	push	{r4, r7, lr}
 8000e92:	b089      	sub	sp, #36	@ 0x24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e98:	240c      	movs	r4, #12
 8000e9a:	193b      	adds	r3, r7, r4
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	2314      	movs	r3, #20
 8000ea0:	001a      	movs	r2, r3
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	f004 fd04 	bl	80058b0 <memset>
  if(uartHandle->Instance==LPUART1)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a45      	ldr	r2, [pc, #276]	@ (8000fc4 <HAL_UART_MspInit+0x134>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d000      	beq.n	8000eb4 <HAL_UART_MspInit+0x24>
 8000eb2:	e083      	b.n	8000fbc <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000eb4:	4b44      	ldr	r3, [pc, #272]	@ (8000fc8 <HAL_UART_MspInit+0x138>)
 8000eb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000eb8:	4b43      	ldr	r3, [pc, #268]	@ (8000fc8 <HAL_UART_MspInit+0x138>)
 8000eba:	2180      	movs	r1, #128	@ 0x80
 8000ebc:	02c9      	lsls	r1, r1, #11
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec2:	4b41      	ldr	r3, [pc, #260]	@ (8000fc8 <HAL_UART_MspInit+0x138>)
 8000ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ec6:	4b40      	ldr	r3, [pc, #256]	@ (8000fc8 <HAL_UART_MspInit+0x138>)
 8000ec8:	2101      	movs	r1, #1
 8000eca:	430a      	orrs	r2, r1
 8000ecc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ece:	4b3e      	ldr	r3, [pc, #248]	@ (8000fc8 <HAL_UART_MspInit+0x138>)
 8000ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	60bb      	str	r3, [r7, #8]
 8000ed8:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000eda:	0021      	movs	r1, r4
 8000edc:	187b      	adds	r3, r7, r1
 8000ede:	220c      	movs	r2, #12
 8000ee0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee2:	187b      	adds	r3, r7, r1
 8000ee4:	2202      	movs	r2, #2
 8000ee6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	187b      	adds	r3, r7, r1
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eee:	187b      	adds	r3, r7, r1
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000ef4:	187b      	adds	r3, r7, r1
 8000ef6:	2206      	movs	r2, #6
 8000ef8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efa:	187a      	adds	r2, r7, r1
 8000efc:	23a0      	movs	r3, #160	@ 0xa0
 8000efe:	05db      	lsls	r3, r3, #23
 8000f00:	0011      	movs	r1, r2
 8000f02:	0018      	movs	r0, r3
 8000f04:	f000 fc52 	bl	80017ac <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel3;
 8000f08:	4b30      	ldr	r3, [pc, #192]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f0a:	4a31      	ldr	r2, [pc, #196]	@ (8000fd0 <HAL_UART_MspInit+0x140>)
 8000f0c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_5;
 8000f0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f10:	2205      	movs	r2, #5
 8000f12:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f14:	4b2d      	ldr	r3, [pc, #180]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f20:	4b2a      	ldr	r3, [pc, #168]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f22:	2280      	movs	r2, #128	@ 0x80
 8000f24:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f26:	4b29      	ldr	r3, [pc, #164]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f2c:	4b27      	ldr	r3, [pc, #156]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8000f32:	4b26      	ldr	r3, [pc, #152]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f38:	4b24      	ldr	r3, [pc, #144]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000f3e:	4b23      	ldr	r3, [pc, #140]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f40:	0018      	movs	r0, r3
 8000f42:	f000 f9e7 	bl	8001314 <HAL_DMA_Init>
 8000f46:	1e03      	subs	r3, r0, #0
 8000f48:	d001      	beq.n	8000f4e <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8000f4a:	f7ff fe45 	bl	8000bd8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a1e      	ldr	r2, [pc, #120]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f52:	675a      	str	r2, [r3, #116]	@ 0x74
 8000f54:	4b1d      	ldr	r3, [pc, #116]	@ (8000fcc <HAL_UART_MspInit+0x13c>)
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	629a      	str	r2, [r3, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 8000f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8000fd8 <HAL_UART_MspInit+0x148>)
 8000f5e:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_5;
 8000f60:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000f62:	2205      	movs	r2, #5
 8000f64:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f66:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000f68:	2210      	movs	r2, #16
 8000f6a:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f6c:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f72:	4b18      	ldr	r3, [pc, #96]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000f74:	2280      	movs	r2, #128	@ 0x80
 8000f76:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f78:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f7e:	4b15      	ldr	r3, [pc, #84]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8000f84:	4b13      	ldr	r3, [pc, #76]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f8a:	4b12      	ldr	r3, [pc, #72]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8000f90:	4b10      	ldr	r3, [pc, #64]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000f92:	0018      	movs	r0, r3
 8000f94:	f000 f9be 	bl	8001314 <HAL_DMA_Init>
 8000f98:	1e03      	subs	r3, r0, #0
 8000f9a:	d001      	beq.n	8000fa0 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8000f9c:	f7ff fe1c 	bl	8000bd8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4a0c      	ldr	r2, [pc, #48]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000fa4:	671a      	str	r2, [r3, #112]	@ 0x70
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd4 <HAL_UART_MspInit+0x144>)
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(RNG_LPUART1_IRQn, 0, 0);
 8000fac:	2200      	movs	r2, #0
 8000fae:	2100      	movs	r1, #0
 8000fb0:	201d      	movs	r0, #29
 8000fb2:	f000 f97d 	bl	80012b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_LPUART1_IRQn);
 8000fb6:	201d      	movs	r0, #29
 8000fb8:	f000 f98f 	bl	80012da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000fbc:	46c0      	nop			@ (mov r8, r8)
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	b009      	add	sp, #36	@ 0x24
 8000fc2:	bd90      	pop	{r4, r7, pc}
 8000fc4:	40004800 	.word	0x40004800
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	200001c0 	.word	0x200001c0
 8000fd0:	40020030 	.word	0x40020030
 8000fd4:	20000208 	.word	0x20000208
 8000fd8:	4002001c 	.word	0x4002001c

08000fdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000fdc:	480d      	ldr	r0, [pc, #52]	@ (8001014 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000fde:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fe0:	f7ff ff22 	bl	8000e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fe4:	480c      	ldr	r0, [pc, #48]	@ (8001018 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fe6:	490d      	ldr	r1, [pc, #52]	@ (800101c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fe8:	4a0d      	ldr	r2, [pc, #52]	@ (8001020 <LoopForever+0xe>)
  movs r3, #0
 8000fea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fec:	e002      	b.n	8000ff4 <LoopCopyDataInit>

08000fee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ff0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ff2:	3304      	adds	r3, #4

08000ff4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ff4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ff6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ff8:	d3f9      	bcc.n	8000fee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8001024 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ffc:	4c0a      	ldr	r4, [pc, #40]	@ (8001028 <LoopForever+0x16>)
  movs r3, #0
 8000ffe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001000:	e001      	b.n	8001006 <LoopFillZerobss>

08001002 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001002:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001004:	3204      	adds	r2, #4

08001006 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001006:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001008:	d3fb      	bcc.n	8001002 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800100a:	f004 fc9b 	bl	8005944 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800100e:	f7ff fc91 	bl	8000934 <main>

08001012 <LoopForever>:

LoopForever:
    b LoopForever
 8001012:	e7fe      	b.n	8001012 <LoopForever>
   ldr   r0, =_estack
 8001014:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001018:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800101c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001020:	08005b3c 	.word	0x08005b3c
  ldr r2, =_sbss
 8001024:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001028:	2000039c 	.word	0x2000039c

0800102c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800102c:	e7fe      	b.n	800102c <ADC1_COMP_IRQHandler>
	...

08001030 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001036:	1dfb      	adds	r3, r7, #7
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800103c:	4b0b      	ldr	r3, [pc, #44]	@ (800106c <HAL_Init+0x3c>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b0a      	ldr	r3, [pc, #40]	@ (800106c <HAL_Init+0x3c>)
 8001042:	2140      	movs	r1, #64	@ 0x40
 8001044:	430a      	orrs	r2, r1
 8001046:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001048:	2000      	movs	r0, #0
 800104a:	f000 f811 	bl	8001070 <HAL_InitTick>
 800104e:	1e03      	subs	r3, r0, #0
 8001050:	d003      	beq.n	800105a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001052:	1dfb      	adds	r3, r7, #7
 8001054:	2201      	movs	r2, #1
 8001056:	701a      	strb	r2, [r3, #0]
 8001058:	e001      	b.n	800105e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800105a:	f7ff fe57 	bl	8000d0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800105e:	1dfb      	adds	r3, r7, #7
 8001060:	781b      	ldrb	r3, [r3, #0]
}
 8001062:	0018      	movs	r0, r3
 8001064:	46bd      	mov	sp, r7
 8001066:	b002      	add	sp, #8
 8001068:	bd80      	pop	{r7, pc}
 800106a:	46c0      	nop			@ (mov r8, r8)
 800106c:	40022000 	.word	0x40022000

08001070 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001070:	b590      	push	{r4, r7, lr}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001078:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <HAL_InitTick+0x5c>)
 800107a:	681c      	ldr	r4, [r3, #0]
 800107c:	4b14      	ldr	r3, [pc, #80]	@ (80010d0 <HAL_InitTick+0x60>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	0019      	movs	r1, r3
 8001082:	23fa      	movs	r3, #250	@ 0xfa
 8001084:	0098      	lsls	r0, r3, #2
 8001086:	f7ff f847 	bl	8000118 <__udivsi3>
 800108a:	0003      	movs	r3, r0
 800108c:	0019      	movs	r1, r3
 800108e:	0020      	movs	r0, r4
 8001090:	f7ff f842 	bl	8000118 <__udivsi3>
 8001094:	0003      	movs	r3, r0
 8001096:	0018      	movs	r0, r3
 8001098:	f000 f92f 	bl	80012fa <HAL_SYSTICK_Config>
 800109c:	1e03      	subs	r3, r0, #0
 800109e:	d001      	beq.n	80010a4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	e00f      	b.n	80010c4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b03      	cmp	r3, #3
 80010a8:	d80b      	bhi.n	80010c2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010aa:	6879      	ldr	r1, [r7, #4]
 80010ac:	2301      	movs	r3, #1
 80010ae:	425b      	negs	r3, r3
 80010b0:	2200      	movs	r2, #0
 80010b2:	0018      	movs	r0, r3
 80010b4:	f000 f8fc 	bl	80012b0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_InitTick+0x64>)
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010be:	2300      	movs	r3, #0
 80010c0:	e000      	b.n	80010c4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
}
 80010c4:	0018      	movs	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	b003      	add	sp, #12
 80010ca:	bd90      	pop	{r4, r7, pc}
 80010cc:	20000004 	.word	0x20000004
 80010d0:	2000000c 	.word	0x2000000c
 80010d4:	20000008 	.word	0x20000008

080010d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010dc:	4b05      	ldr	r3, [pc, #20]	@ (80010f4 <HAL_IncTick+0x1c>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	001a      	movs	r2, r3
 80010e2:	4b05      	ldr	r3, [pc, #20]	@ (80010f8 <HAL_IncTick+0x20>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	18d2      	adds	r2, r2, r3
 80010e8:	4b03      	ldr	r3, [pc, #12]	@ (80010f8 <HAL_IncTick+0x20>)
 80010ea:	601a      	str	r2, [r3, #0]
}
 80010ec:	46c0      	nop			@ (mov r8, r8)
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	46c0      	nop			@ (mov r8, r8)
 80010f4:	2000000c 	.word	0x2000000c
 80010f8:	20000250 	.word	0x20000250

080010fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001100:	4b02      	ldr	r3, [pc, #8]	@ (800110c <HAL_GetTick+0x10>)
 8001102:	681b      	ldr	r3, [r3, #0]
}
 8001104:	0018      	movs	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	46c0      	nop			@ (mov r8, r8)
 800110c:	20000250 	.word	0x20000250

08001110 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001118:	f7ff fff0 	bl	80010fc <HAL_GetTick>
 800111c:	0003      	movs	r3, r0
 800111e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	3301      	adds	r3, #1
 8001128:	d005      	beq.n	8001136 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800112a:	4b0a      	ldr	r3, [pc, #40]	@ (8001154 <HAL_Delay+0x44>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	001a      	movs	r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	189b      	adds	r3, r3, r2
 8001134:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001136:	46c0      	nop			@ (mov r8, r8)
 8001138:	f7ff ffe0 	bl	80010fc <HAL_GetTick>
 800113c:	0002      	movs	r2, r0
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	68fa      	ldr	r2, [r7, #12]
 8001144:	429a      	cmp	r2, r3
 8001146:	d8f7      	bhi.n	8001138 <HAL_Delay+0x28>
  {
  }
}
 8001148:	46c0      	nop			@ (mov r8, r8)
 800114a:	46c0      	nop			@ (mov r8, r8)
 800114c:	46bd      	mov	sp, r7
 800114e:	b004      	add	sp, #16
 8001150:	bd80      	pop	{r7, pc}
 8001152:	46c0      	nop			@ (mov r8, r8)
 8001154:	2000000c 	.word	0x2000000c

08001158 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	0002      	movs	r2, r0
 8001160:	1dfb      	adds	r3, r7, #7
 8001162:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001164:	1dfb      	adds	r3, r7, #7
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b7f      	cmp	r3, #127	@ 0x7f
 800116a:	d809      	bhi.n	8001180 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800116c:	1dfb      	adds	r3, r7, #7
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	001a      	movs	r2, r3
 8001172:	231f      	movs	r3, #31
 8001174:	401a      	ands	r2, r3
 8001176:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <__NVIC_EnableIRQ+0x30>)
 8001178:	2101      	movs	r1, #1
 800117a:	4091      	lsls	r1, r2
 800117c:	000a      	movs	r2, r1
 800117e:	601a      	str	r2, [r3, #0]
  }
}
 8001180:	46c0      	nop			@ (mov r8, r8)
 8001182:	46bd      	mov	sp, r7
 8001184:	b002      	add	sp, #8
 8001186:	bd80      	pop	{r7, pc}
 8001188:	e000e100 	.word	0xe000e100

0800118c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	0002      	movs	r2, r0
 8001194:	6039      	str	r1, [r7, #0]
 8001196:	1dfb      	adds	r3, r7, #7
 8001198:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800119a:	1dfb      	adds	r3, r7, #7
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b7f      	cmp	r3, #127	@ 0x7f
 80011a0:	d828      	bhi.n	80011f4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011a2:	4a2f      	ldr	r2, [pc, #188]	@ (8001260 <__NVIC_SetPriority+0xd4>)
 80011a4:	1dfb      	adds	r3, r7, #7
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b25b      	sxtb	r3, r3
 80011aa:	089b      	lsrs	r3, r3, #2
 80011ac:	33c0      	adds	r3, #192	@ 0xc0
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	589b      	ldr	r3, [r3, r2]
 80011b2:	1dfa      	adds	r2, r7, #7
 80011b4:	7812      	ldrb	r2, [r2, #0]
 80011b6:	0011      	movs	r1, r2
 80011b8:	2203      	movs	r2, #3
 80011ba:	400a      	ands	r2, r1
 80011bc:	00d2      	lsls	r2, r2, #3
 80011be:	21ff      	movs	r1, #255	@ 0xff
 80011c0:	4091      	lsls	r1, r2
 80011c2:	000a      	movs	r2, r1
 80011c4:	43d2      	mvns	r2, r2
 80011c6:	401a      	ands	r2, r3
 80011c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	019b      	lsls	r3, r3, #6
 80011ce:	22ff      	movs	r2, #255	@ 0xff
 80011d0:	401a      	ands	r2, r3
 80011d2:	1dfb      	adds	r3, r7, #7
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	0018      	movs	r0, r3
 80011d8:	2303      	movs	r3, #3
 80011da:	4003      	ands	r3, r0
 80011dc:	00db      	lsls	r3, r3, #3
 80011de:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011e0:	481f      	ldr	r0, [pc, #124]	@ (8001260 <__NVIC_SetPriority+0xd4>)
 80011e2:	1dfb      	adds	r3, r7, #7
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	b25b      	sxtb	r3, r3
 80011e8:	089b      	lsrs	r3, r3, #2
 80011ea:	430a      	orrs	r2, r1
 80011ec:	33c0      	adds	r3, #192	@ 0xc0
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011f2:	e031      	b.n	8001258 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001264 <__NVIC_SetPriority+0xd8>)
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	0019      	movs	r1, r3
 80011fc:	230f      	movs	r3, #15
 80011fe:	400b      	ands	r3, r1
 8001200:	3b08      	subs	r3, #8
 8001202:	089b      	lsrs	r3, r3, #2
 8001204:	3306      	adds	r3, #6
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	18d3      	adds	r3, r2, r3
 800120a:	3304      	adds	r3, #4
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	1dfa      	adds	r2, r7, #7
 8001210:	7812      	ldrb	r2, [r2, #0]
 8001212:	0011      	movs	r1, r2
 8001214:	2203      	movs	r2, #3
 8001216:	400a      	ands	r2, r1
 8001218:	00d2      	lsls	r2, r2, #3
 800121a:	21ff      	movs	r1, #255	@ 0xff
 800121c:	4091      	lsls	r1, r2
 800121e:	000a      	movs	r2, r1
 8001220:	43d2      	mvns	r2, r2
 8001222:	401a      	ands	r2, r3
 8001224:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	019b      	lsls	r3, r3, #6
 800122a:	22ff      	movs	r2, #255	@ 0xff
 800122c:	401a      	ands	r2, r3
 800122e:	1dfb      	adds	r3, r7, #7
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	0018      	movs	r0, r3
 8001234:	2303      	movs	r3, #3
 8001236:	4003      	ands	r3, r0
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800123c:	4809      	ldr	r0, [pc, #36]	@ (8001264 <__NVIC_SetPriority+0xd8>)
 800123e:	1dfb      	adds	r3, r7, #7
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	001c      	movs	r4, r3
 8001244:	230f      	movs	r3, #15
 8001246:	4023      	ands	r3, r4
 8001248:	3b08      	subs	r3, #8
 800124a:	089b      	lsrs	r3, r3, #2
 800124c:	430a      	orrs	r2, r1
 800124e:	3306      	adds	r3, #6
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	18c3      	adds	r3, r0, r3
 8001254:	3304      	adds	r3, #4
 8001256:	601a      	str	r2, [r3, #0]
}
 8001258:	46c0      	nop			@ (mov r8, r8)
 800125a:	46bd      	mov	sp, r7
 800125c:	b003      	add	sp, #12
 800125e:	bd90      	pop	{r4, r7, pc}
 8001260:	e000e100 	.word	0xe000e100
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	1e5a      	subs	r2, r3, #1
 8001274:	2380      	movs	r3, #128	@ 0x80
 8001276:	045b      	lsls	r3, r3, #17
 8001278:	429a      	cmp	r2, r3
 800127a:	d301      	bcc.n	8001280 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800127c:	2301      	movs	r3, #1
 800127e:	e010      	b.n	80012a2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001280:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <SysTick_Config+0x44>)
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	3a01      	subs	r2, #1
 8001286:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001288:	2301      	movs	r3, #1
 800128a:	425b      	negs	r3, r3
 800128c:	2103      	movs	r1, #3
 800128e:	0018      	movs	r0, r3
 8001290:	f7ff ff7c 	bl	800118c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001294:	4b05      	ldr	r3, [pc, #20]	@ (80012ac <SysTick_Config+0x44>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800129a:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <SysTick_Config+0x44>)
 800129c:	2207      	movs	r2, #7
 800129e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	0018      	movs	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	e000e010 	.word	0xe000e010

080012b0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60b9      	str	r1, [r7, #8]
 80012b8:	607a      	str	r2, [r7, #4]
 80012ba:	210f      	movs	r1, #15
 80012bc:	187b      	adds	r3, r7, r1
 80012be:	1c02      	adds	r2, r0, #0
 80012c0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80012c2:	68ba      	ldr	r2, [r7, #8]
 80012c4:	187b      	adds	r3, r7, r1
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	b25b      	sxtb	r3, r3
 80012ca:	0011      	movs	r1, r2
 80012cc:	0018      	movs	r0, r3
 80012ce:	f7ff ff5d 	bl	800118c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80012d2:	46c0      	nop			@ (mov r8, r8)
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b004      	add	sp, #16
 80012d8:	bd80      	pop	{r7, pc}

080012da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	0002      	movs	r2, r0
 80012e2:	1dfb      	adds	r3, r7, #7
 80012e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012e6:	1dfb      	adds	r3, r7, #7
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	b25b      	sxtb	r3, r3
 80012ec:	0018      	movs	r0, r3
 80012ee:	f7ff ff33 	bl	8001158 <__NVIC_EnableIRQ>
}
 80012f2:	46c0      	nop			@ (mov r8, r8)
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b002      	add	sp, #8
 80012f8:	bd80      	pop	{r7, pc}

080012fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b082      	sub	sp, #8
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	0018      	movs	r0, r3
 8001306:	f7ff ffaf 	bl	8001268 <SysTick_Config>
 800130a:	0003      	movs	r3, r0
}
 800130c:	0018      	movs	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	b002      	add	sp, #8
 8001312:	bd80      	pop	{r7, pc}

08001314 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d101      	bne.n	8001326 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e061      	b.n	80013ea <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a32      	ldr	r2, [pc, #200]	@ (80013f4 <HAL_DMA_Init+0xe0>)
 800132c:	4694      	mov	ip, r2
 800132e:	4463      	add	r3, ip
 8001330:	2114      	movs	r1, #20
 8001332:	0018      	movs	r0, r3
 8001334:	f7fe fef0 	bl	8000118 <__udivsi3>
 8001338:	0003      	movs	r3, r0
 800133a:	009a      	lsls	r2, r3, #2
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4a2d      	ldr	r2, [pc, #180]	@ (80013f8 <HAL_DMA_Init+0xe4>)
 8001344:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2225      	movs	r2, #37	@ 0x25
 800134a:	2102      	movs	r1, #2
 800134c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	4a28      	ldr	r2, [pc, #160]	@ (80013fc <HAL_DMA_Init+0xe8>)
 800135a:	4013      	ands	r3, r2
 800135c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001366:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	691b      	ldr	r3, [r3, #16]
 800136c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001372:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800137e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6a1b      	ldr	r3, [r3, #32]
 8001384:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001386:	68fa      	ldr	r2, [r7, #12]
 8001388:	4313      	orrs	r3, r2
 800138a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	68fa      	ldr	r2, [r7, #12]
 8001392:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	689a      	ldr	r2, [r3, #8]
 8001398:	2380      	movs	r3, #128	@ 0x80
 800139a:	01db      	lsls	r3, r3, #7
 800139c:	429a      	cmp	r2, r3
 800139e:	d018      	beq.n	80013d2 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80013a0:	4b17      	ldr	r3, [pc, #92]	@ (8001400 <HAL_DMA_Init+0xec>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013a8:	211c      	movs	r1, #28
 80013aa:	400b      	ands	r3, r1
 80013ac:	210f      	movs	r1, #15
 80013ae:	4099      	lsls	r1, r3
 80013b0:	000b      	movs	r3, r1
 80013b2:	43d9      	mvns	r1, r3
 80013b4:	4b12      	ldr	r3, [pc, #72]	@ (8001400 <HAL_DMA_Init+0xec>)
 80013b6:	400a      	ands	r2, r1
 80013b8:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80013ba:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <HAL_DMA_Init+0xec>)
 80013bc:	6819      	ldr	r1, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685a      	ldr	r2, [r3, #4]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c6:	201c      	movs	r0, #28
 80013c8:	4003      	ands	r3, r0
 80013ca:	409a      	lsls	r2, r3
 80013cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001400 <HAL_DMA_Init+0xec>)
 80013ce:	430a      	orrs	r2, r1
 80013d0:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2225      	movs	r2, #37	@ 0x25
 80013dc:	2101      	movs	r1, #1
 80013de:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2224      	movs	r2, #36	@ 0x24
 80013e4:	2100      	movs	r1, #0
 80013e6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	0018      	movs	r0, r3
 80013ec:	46bd      	mov	sp, r7
 80013ee:	b004      	add	sp, #16
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	46c0      	nop			@ (mov r8, r8)
 80013f4:	bffdfff8 	.word	0xbffdfff8
 80013f8:	40020000 	.word	0x40020000
 80013fc:	ffff800f 	.word	0xffff800f
 8001400:	400200a8 	.word	0x400200a8

08001404 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	60f8      	str	r0, [r7, #12]
 800140c:	60b9      	str	r1, [r7, #8]
 800140e:	607a      	str	r2, [r7, #4]
 8001410:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001412:	2317      	movs	r3, #23
 8001414:	18fb      	adds	r3, r7, r3
 8001416:	2200      	movs	r2, #0
 8001418:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	2224      	movs	r2, #36	@ 0x24
 800141e:	5c9b      	ldrb	r3, [r3, r2]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d101      	bne.n	8001428 <HAL_DMA_Start_IT+0x24>
 8001424:	2302      	movs	r3, #2
 8001426:	e04f      	b.n	80014c8 <HAL_DMA_Start_IT+0xc4>
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	2224      	movs	r2, #36	@ 0x24
 800142c:	2101      	movs	r1, #1
 800142e:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	2225      	movs	r2, #37	@ 0x25
 8001434:	5c9b      	ldrb	r3, [r3, r2]
 8001436:	b2db      	uxtb	r3, r3
 8001438:	2b01      	cmp	r3, #1
 800143a:	d13a      	bne.n	80014b2 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2225      	movs	r2, #37	@ 0x25
 8001440:	2102      	movs	r1, #2
 8001442:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	2200      	movs	r2, #0
 8001448:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2101      	movs	r1, #1
 8001456:	438a      	bics	r2, r1
 8001458:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	68b9      	ldr	r1, [r7, #8]
 8001460:	68f8      	ldr	r0, [r7, #12]
 8001462:	f000 f974 	bl	800174e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	2b00      	cmp	r3, #0
 800146c:	d008      	beq.n	8001480 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	210e      	movs	r1, #14
 800147a:	430a      	orrs	r2, r1
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	e00f      	b.n	80014a0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2104      	movs	r1, #4
 800148c:	438a      	bics	r2, r1
 800148e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	210a      	movs	r1, #10
 800149c:	430a      	orrs	r2, r1
 800149e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2101      	movs	r1, #1
 80014ac:	430a      	orrs	r2, r1
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	e007      	b.n	80014c2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	2224      	movs	r2, #36	@ 0x24
 80014b6:	2100      	movs	r1, #0
 80014b8:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80014ba:	2317      	movs	r3, #23
 80014bc:	18fb      	adds	r3, r7, r3
 80014be:	2202      	movs	r2, #2
 80014c0:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80014c2:	2317      	movs	r3, #23
 80014c4:	18fb      	adds	r3, r7, r3
 80014c6:	781b      	ldrb	r3, [r3, #0]
}
 80014c8:	0018      	movs	r0, r3
 80014ca:	46bd      	mov	sp, r7
 80014cc:	b006      	add	sp, #24
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014d8:	230f      	movs	r3, #15
 80014da:	18fb      	adds	r3, r7, r3
 80014dc:	2200      	movs	r2, #0
 80014de:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2225      	movs	r2, #37	@ 0x25
 80014e4:	5c9b      	ldrb	r3, [r3, r2]
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d008      	beq.n	80014fe <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2204      	movs	r2, #4
 80014f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2224      	movs	r2, #36	@ 0x24
 80014f6:	2100      	movs	r1, #0
 80014f8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e024      	b.n	8001548 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	210e      	movs	r1, #14
 800150a:	438a      	bics	r2, r1
 800150c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2101      	movs	r1, #1
 800151a:	438a      	bics	r2, r1
 800151c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001522:	221c      	movs	r2, #28
 8001524:	401a      	ands	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152a:	2101      	movs	r1, #1
 800152c:	4091      	lsls	r1, r2
 800152e:	000a      	movs	r2, r1
 8001530:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2225      	movs	r2, #37	@ 0x25
 8001536:	2101      	movs	r1, #1
 8001538:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2224      	movs	r2, #36	@ 0x24
 800153e:	2100      	movs	r1, #0
 8001540:	5499      	strb	r1, [r3, r2]

    return status;
 8001542:	230f      	movs	r3, #15
 8001544:	18fb      	adds	r3, r7, r3
 8001546:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001548:	0018      	movs	r0, r3
 800154a:	46bd      	mov	sp, r7
 800154c:	b004      	add	sp, #16
 800154e:	bd80      	pop	{r7, pc}

08001550 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001558:	210f      	movs	r1, #15
 800155a:	187b      	adds	r3, r7, r1
 800155c:	2200      	movs	r2, #0
 800155e:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2225      	movs	r2, #37	@ 0x25
 8001564:	5c9b      	ldrb	r3, [r3, r2]
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d006      	beq.n	800157a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2204      	movs	r2, #4
 8001570:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001572:	187b      	adds	r3, r7, r1
 8001574:	2201      	movs	r2, #1
 8001576:	701a      	strb	r2, [r3, #0]
 8001578:	e02a      	b.n	80015d0 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	210e      	movs	r1, #14
 8001586:	438a      	bics	r2, r1
 8001588:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2101      	movs	r1, #1
 8001596:	438a      	bics	r2, r1
 8001598:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159e:	221c      	movs	r2, #28
 80015a0:	401a      	ands	r2, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a6:	2101      	movs	r1, #1
 80015a8:	4091      	lsls	r1, r2
 80015aa:	000a      	movs	r2, r1
 80015ac:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2225      	movs	r2, #37	@ 0x25
 80015b2:	2101      	movs	r1, #1
 80015b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2224      	movs	r2, #36	@ 0x24
 80015ba:	2100      	movs	r1, #0
 80015bc:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d004      	beq.n	80015d0 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	0010      	movs	r0, r2
 80015ce:	4798      	blx	r3
    }
  }
  return status;
 80015d0:	230f      	movs	r3, #15
 80015d2:	18fb      	adds	r3, r7, r3
 80015d4:	781b      	ldrb	r3, [r3, #0]
}
 80015d6:	0018      	movs	r0, r3
 80015d8:	46bd      	mov	sp, r7
 80015da:	b004      	add	sp, #16
 80015dc:	bd80      	pop	{r7, pc}

080015de <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b084      	sub	sp, #16
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015fa:	221c      	movs	r2, #28
 80015fc:	4013      	ands	r3, r2
 80015fe:	2204      	movs	r2, #4
 8001600:	409a      	lsls	r2, r3
 8001602:	0013      	movs	r3, r2
 8001604:	68fa      	ldr	r2, [r7, #12]
 8001606:	4013      	ands	r3, r2
 8001608:	d026      	beq.n	8001658 <HAL_DMA_IRQHandler+0x7a>
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	2204      	movs	r2, #4
 800160e:	4013      	ands	r3, r2
 8001610:	d022      	beq.n	8001658 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2220      	movs	r2, #32
 800161a:	4013      	ands	r3, r2
 800161c:	d107      	bne.n	800162e <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2104      	movs	r1, #4
 800162a:	438a      	bics	r2, r1
 800162c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001632:	221c      	movs	r2, #28
 8001634:	401a      	ands	r2, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163a:	2104      	movs	r1, #4
 800163c:	4091      	lsls	r1, r2
 800163e:	000a      	movs	r2, r1
 8001640:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	2b00      	cmp	r3, #0
 8001648:	d100      	bne.n	800164c <HAL_DMA_IRQHandler+0x6e>
 800164a:	e071      	b.n	8001730 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	0010      	movs	r0, r2
 8001654:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001656:	e06b      	b.n	8001730 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800165c:	221c      	movs	r2, #28
 800165e:	4013      	ands	r3, r2
 8001660:	2202      	movs	r2, #2
 8001662:	409a      	lsls	r2, r3
 8001664:	0013      	movs	r3, r2
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	4013      	ands	r3, r2
 800166a:	d02d      	beq.n	80016c8 <HAL_DMA_IRQHandler+0xea>
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	2202      	movs	r2, #2
 8001670:	4013      	ands	r3, r2
 8001672:	d029      	beq.n	80016c8 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2220      	movs	r2, #32
 800167c:	4013      	ands	r3, r2
 800167e:	d10b      	bne.n	8001698 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	210a      	movs	r1, #10
 800168c:	438a      	bics	r2, r1
 800168e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2225      	movs	r2, #37	@ 0x25
 8001694:	2101      	movs	r1, #1
 8001696:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169c:	221c      	movs	r2, #28
 800169e:	401a      	ands	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a4:	2102      	movs	r1, #2
 80016a6:	4091      	lsls	r1, r2
 80016a8:	000a      	movs	r2, r1
 80016aa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2224      	movs	r2, #36	@ 0x24
 80016b0:	2100      	movs	r1, #0
 80016b2:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d039      	beq.n	8001730 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	0010      	movs	r0, r2
 80016c4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80016c6:	e033      	b.n	8001730 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016cc:	221c      	movs	r2, #28
 80016ce:	4013      	ands	r3, r2
 80016d0:	2208      	movs	r2, #8
 80016d2:	409a      	lsls	r2, r3
 80016d4:	0013      	movs	r3, r2
 80016d6:	68fa      	ldr	r2, [r7, #12]
 80016d8:	4013      	ands	r3, r2
 80016da:	d02a      	beq.n	8001732 <HAL_DMA_IRQHandler+0x154>
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	2208      	movs	r2, #8
 80016e0:	4013      	ands	r3, r2
 80016e2:	d026      	beq.n	8001732 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	210e      	movs	r1, #14
 80016f0:	438a      	bics	r2, r1
 80016f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f8:	221c      	movs	r2, #28
 80016fa:	401a      	ands	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001700:	2101      	movs	r1, #1
 8001702:	4091      	lsls	r1, r2
 8001704:	000a      	movs	r2, r1
 8001706:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2201      	movs	r2, #1
 800170c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2225      	movs	r2, #37	@ 0x25
 8001712:	2101      	movs	r1, #1
 8001714:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2224      	movs	r2, #36	@ 0x24
 800171a:	2100      	movs	r1, #0
 800171c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001722:	2b00      	cmp	r3, #0
 8001724:	d005      	beq.n	8001732 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	0010      	movs	r0, r2
 800172e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001730:	46c0      	nop			@ (mov r8, r8)
 8001732:	46c0      	nop			@ (mov r8, r8)
}
 8001734:	46bd      	mov	sp, r7
 8001736:	b004      	add	sp, #16
 8001738:	bd80      	pop	{r7, pc}

0800173a <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b082      	sub	sp, #8
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001746:	0018      	movs	r0, r3
 8001748:	46bd      	mov	sp, r7
 800174a:	b002      	add	sp, #8
 800174c:	bd80      	pop	{r7, pc}

0800174e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b084      	sub	sp, #16
 8001752:	af00      	add	r7, sp, #0
 8001754:	60f8      	str	r0, [r7, #12]
 8001756:	60b9      	str	r1, [r7, #8]
 8001758:	607a      	str	r2, [r7, #4]
 800175a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001760:	221c      	movs	r2, #28
 8001762:	401a      	ands	r2, r3
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001768:	2101      	movs	r1, #1
 800176a:	4091      	lsls	r1, r2
 800176c:	000a      	movs	r2, r1
 800176e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	2b10      	cmp	r3, #16
 800177e:	d108      	bne.n	8001792 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	68ba      	ldr	r2, [r7, #8]
 800178e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001790:	e007      	b.n	80017a2 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	68ba      	ldr	r2, [r7, #8]
 8001798:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	60da      	str	r2, [r3, #12]
}
 80017a2:	46c0      	nop			@ (mov r8, r8)
 80017a4:	46bd      	mov	sp, r7
 80017a6:	b004      	add	sp, #16
 80017a8:	bd80      	pop	{r7, pc}
	...

080017ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017ba:	2300      	movs	r3, #0
 80017bc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80017be:	2300      	movs	r3, #0
 80017c0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80017c2:	e155      	b.n	8001a70 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2101      	movs	r1, #1
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	4091      	lsls	r1, r2
 80017ce:	000a      	movs	r2, r1
 80017d0:	4013      	ands	r3, r2
 80017d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d100      	bne.n	80017dc <HAL_GPIO_Init+0x30>
 80017da:	e146      	b.n	8001a6a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	2203      	movs	r2, #3
 80017e2:	4013      	ands	r3, r2
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d005      	beq.n	80017f4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	2203      	movs	r2, #3
 80017ee:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d130      	bne.n	8001856 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	2203      	movs	r2, #3
 8001800:	409a      	lsls	r2, r3
 8001802:	0013      	movs	r3, r2
 8001804:	43da      	mvns	r2, r3
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	4013      	ands	r3, r2
 800180a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	68da      	ldr	r2, [r3, #12]
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	409a      	lsls	r2, r3
 8001816:	0013      	movs	r3, r2
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	4313      	orrs	r3, r2
 800181c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800182a:	2201      	movs	r2, #1
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	409a      	lsls	r2, r3
 8001830:	0013      	movs	r3, r2
 8001832:	43da      	mvns	r2, r3
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	4013      	ands	r3, r2
 8001838:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	091b      	lsrs	r3, r3, #4
 8001840:	2201      	movs	r2, #1
 8001842:	401a      	ands	r2, r3
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	409a      	lsls	r2, r3
 8001848:	0013      	movs	r3, r2
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	4313      	orrs	r3, r2
 800184e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	2203      	movs	r2, #3
 800185c:	4013      	ands	r3, r2
 800185e:	2b03      	cmp	r3, #3
 8001860:	d017      	beq.n	8001892 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	2203      	movs	r2, #3
 800186e:	409a      	lsls	r2, r3
 8001870:	0013      	movs	r3, r2
 8001872:	43da      	mvns	r2, r3
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	4013      	ands	r3, r2
 8001878:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	689a      	ldr	r2, [r3, #8]
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	409a      	lsls	r2, r3
 8001884:	0013      	movs	r3, r2
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	4313      	orrs	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	2203      	movs	r2, #3
 8001898:	4013      	ands	r3, r2
 800189a:	2b02      	cmp	r3, #2
 800189c:	d123      	bne.n	80018e6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	08da      	lsrs	r2, r3, #3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	3208      	adds	r2, #8
 80018a6:	0092      	lsls	r2, r2, #2
 80018a8:	58d3      	ldr	r3, [r2, r3]
 80018aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	2207      	movs	r2, #7
 80018b0:	4013      	ands	r3, r2
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	220f      	movs	r2, #15
 80018b6:	409a      	lsls	r2, r3
 80018b8:	0013      	movs	r3, r2
 80018ba:	43da      	mvns	r2, r3
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	4013      	ands	r3, r2
 80018c0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	691a      	ldr	r2, [r3, #16]
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	2107      	movs	r1, #7
 80018ca:	400b      	ands	r3, r1
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	409a      	lsls	r2, r3
 80018d0:	0013      	movs	r3, r2
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	08da      	lsrs	r2, r3, #3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	3208      	adds	r2, #8
 80018e0:	0092      	lsls	r2, r2, #2
 80018e2:	6939      	ldr	r1, [r7, #16]
 80018e4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	2203      	movs	r2, #3
 80018f2:	409a      	lsls	r2, r3
 80018f4:	0013      	movs	r3, r2
 80018f6:	43da      	mvns	r2, r3
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	4013      	ands	r3, r2
 80018fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	2203      	movs	r2, #3
 8001904:	401a      	ands	r2, r3
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	409a      	lsls	r2, r3
 800190c:	0013      	movs	r3, r2
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	4313      	orrs	r3, r2
 8001912:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	685a      	ldr	r2, [r3, #4]
 800191e:	23c0      	movs	r3, #192	@ 0xc0
 8001920:	029b      	lsls	r3, r3, #10
 8001922:	4013      	ands	r3, r2
 8001924:	d100      	bne.n	8001928 <HAL_GPIO_Init+0x17c>
 8001926:	e0a0      	b.n	8001a6a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001928:	4b57      	ldr	r3, [pc, #348]	@ (8001a88 <HAL_GPIO_Init+0x2dc>)
 800192a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800192c:	4b56      	ldr	r3, [pc, #344]	@ (8001a88 <HAL_GPIO_Init+0x2dc>)
 800192e:	2101      	movs	r1, #1
 8001930:	430a      	orrs	r2, r1
 8001932:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001934:	4a55      	ldr	r2, [pc, #340]	@ (8001a8c <HAL_GPIO_Init+0x2e0>)
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	089b      	lsrs	r3, r3, #2
 800193a:	3302      	adds	r3, #2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	589b      	ldr	r3, [r3, r2]
 8001940:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	2203      	movs	r2, #3
 8001946:	4013      	ands	r3, r2
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	220f      	movs	r2, #15
 800194c:	409a      	lsls	r2, r3
 800194e:	0013      	movs	r3, r2
 8001950:	43da      	mvns	r2, r3
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	4013      	ands	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	23a0      	movs	r3, #160	@ 0xa0
 800195c:	05db      	lsls	r3, r3, #23
 800195e:	429a      	cmp	r2, r3
 8001960:	d01f      	beq.n	80019a2 <HAL_GPIO_Init+0x1f6>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a4a      	ldr	r2, [pc, #296]	@ (8001a90 <HAL_GPIO_Init+0x2e4>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d019      	beq.n	800199e <HAL_GPIO_Init+0x1f2>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a49      	ldr	r2, [pc, #292]	@ (8001a94 <HAL_GPIO_Init+0x2e8>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d013      	beq.n	800199a <HAL_GPIO_Init+0x1ee>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a48      	ldr	r2, [pc, #288]	@ (8001a98 <HAL_GPIO_Init+0x2ec>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d00d      	beq.n	8001996 <HAL_GPIO_Init+0x1ea>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a47      	ldr	r2, [pc, #284]	@ (8001a9c <HAL_GPIO_Init+0x2f0>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d007      	beq.n	8001992 <HAL_GPIO_Init+0x1e6>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a46      	ldr	r2, [pc, #280]	@ (8001aa0 <HAL_GPIO_Init+0x2f4>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d101      	bne.n	800198e <HAL_GPIO_Init+0x1e2>
 800198a:	2305      	movs	r3, #5
 800198c:	e00a      	b.n	80019a4 <HAL_GPIO_Init+0x1f8>
 800198e:	2306      	movs	r3, #6
 8001990:	e008      	b.n	80019a4 <HAL_GPIO_Init+0x1f8>
 8001992:	2304      	movs	r3, #4
 8001994:	e006      	b.n	80019a4 <HAL_GPIO_Init+0x1f8>
 8001996:	2303      	movs	r3, #3
 8001998:	e004      	b.n	80019a4 <HAL_GPIO_Init+0x1f8>
 800199a:	2302      	movs	r3, #2
 800199c:	e002      	b.n	80019a4 <HAL_GPIO_Init+0x1f8>
 800199e:	2301      	movs	r3, #1
 80019a0:	e000      	b.n	80019a4 <HAL_GPIO_Init+0x1f8>
 80019a2:	2300      	movs	r3, #0
 80019a4:	697a      	ldr	r2, [r7, #20]
 80019a6:	2103      	movs	r1, #3
 80019a8:	400a      	ands	r2, r1
 80019aa:	0092      	lsls	r2, r2, #2
 80019ac:	4093      	lsls	r3, r2
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019b4:	4935      	ldr	r1, [pc, #212]	@ (8001a8c <HAL_GPIO_Init+0x2e0>)
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	089b      	lsrs	r3, r3, #2
 80019ba:	3302      	adds	r3, #2
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019c2:	4b38      	ldr	r3, [pc, #224]	@ (8001aa4 <HAL_GPIO_Init+0x2f8>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	43da      	mvns	r2, r3
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	4013      	ands	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685a      	ldr	r2, [r3, #4]
 80019d6:	2380      	movs	r3, #128	@ 0x80
 80019d8:	035b      	lsls	r3, r3, #13
 80019da:	4013      	ands	r3, r2
 80019dc:	d003      	beq.n	80019e6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019e6:	4b2f      	ldr	r3, [pc, #188]	@ (8001aa4 <HAL_GPIO_Init+0x2f8>)
 80019e8:	693a      	ldr	r2, [r7, #16]
 80019ea:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80019ec:	4b2d      	ldr	r3, [pc, #180]	@ (8001aa4 <HAL_GPIO_Init+0x2f8>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	43da      	mvns	r2, r3
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	4013      	ands	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685a      	ldr	r2, [r3, #4]
 8001a00:	2380      	movs	r3, #128	@ 0x80
 8001a02:	039b      	lsls	r3, r3, #14
 8001a04:	4013      	ands	r3, r2
 8001a06:	d003      	beq.n	8001a10 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a10:	4b24      	ldr	r3, [pc, #144]	@ (8001aa4 <HAL_GPIO_Init+0x2f8>)
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001a16:	4b23      	ldr	r3, [pc, #140]	@ (8001aa4 <HAL_GPIO_Init+0x2f8>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	43da      	mvns	r2, r3
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	4013      	ands	r3, r2
 8001a24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685a      	ldr	r2, [r3, #4]
 8001a2a:	2380      	movs	r3, #128	@ 0x80
 8001a2c:	029b      	lsls	r3, r3, #10
 8001a2e:	4013      	ands	r3, r2
 8001a30:	d003      	beq.n	8001a3a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa4 <HAL_GPIO_Init+0x2f8>)
 8001a3c:	693a      	ldr	r2, [r7, #16]
 8001a3e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a40:	4b18      	ldr	r3, [pc, #96]	@ (8001aa4 <HAL_GPIO_Init+0x2f8>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	43da      	mvns	r2, r3
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	2380      	movs	r3, #128	@ 0x80
 8001a56:	025b      	lsls	r3, r3, #9
 8001a58:	4013      	ands	r3, r2
 8001a5a:	d003      	beq.n	8001a64 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a64:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa4 <HAL_GPIO_Init+0x2f8>)
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	40da      	lsrs	r2, r3
 8001a78:	1e13      	subs	r3, r2, #0
 8001a7a:	d000      	beq.n	8001a7e <HAL_GPIO_Init+0x2d2>
 8001a7c:	e6a2      	b.n	80017c4 <HAL_GPIO_Init+0x18>
  }
}
 8001a7e:	46c0      	nop			@ (mov r8, r8)
 8001a80:	46c0      	nop			@ (mov r8, r8)
 8001a82:	46bd      	mov	sp, r7
 8001a84:	b006      	add	sp, #24
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	40010000 	.word	0x40010000
 8001a90:	50000400 	.word	0x50000400
 8001a94:	50000800 	.word	0x50000800
 8001a98:	50000c00 	.word	0x50000c00
 8001a9c:	50001000 	.word	0x50001000
 8001aa0:	50001c00 	.word	0x50001c00
 8001aa4:	40010400 	.word	0x40010400

08001aa8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	0008      	movs	r0, r1
 8001ab2:	0011      	movs	r1, r2
 8001ab4:	1cbb      	adds	r3, r7, #2
 8001ab6:	1c02      	adds	r2, r0, #0
 8001ab8:	801a      	strh	r2, [r3, #0]
 8001aba:	1c7b      	adds	r3, r7, #1
 8001abc:	1c0a      	adds	r2, r1, #0
 8001abe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ac0:	1c7b      	adds	r3, r7, #1
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d004      	beq.n	8001ad2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ac8:	1cbb      	adds	r3, r7, #2
 8001aca:	881a      	ldrh	r2, [r3, #0]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001ad0:	e003      	b.n	8001ada <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001ad2:	1cbb      	adds	r3, r7, #2
 8001ad4:	881a      	ldrh	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ada:	46c0      	nop			@ (mov r8, r8)
 8001adc:	46bd      	mov	sp, r7
 8001ade:	b002      	add	sp, #8
 8001ae0:	bd80      	pop	{r7, pc}
	...

08001ae4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e08f      	b.n	8001c16 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2241      	movs	r2, #65	@ 0x41
 8001afa:	5c9b      	ldrb	r3, [r3, r2]
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d107      	bne.n	8001b12 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2240      	movs	r2, #64	@ 0x40
 8001b06:	2100      	movs	r1, #0
 8001b08:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	0018      	movs	r0, r3
 8001b0e:	f7fe fd63 	bl	80005d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2241      	movs	r2, #65	@ 0x41
 8001b16:	2124      	movs	r1, #36	@ 0x24
 8001b18:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2101      	movs	r1, #1
 8001b26:	438a      	bics	r2, r1
 8001b28:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	493b      	ldr	r1, [pc, #236]	@ (8001c20 <HAL_I2C_Init+0x13c>)
 8001b34:	400a      	ands	r2, r1
 8001b36:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	689a      	ldr	r2, [r3, #8]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4938      	ldr	r1, [pc, #224]	@ (8001c24 <HAL_I2C_Init+0x140>)
 8001b44:	400a      	ands	r2, r1
 8001b46:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d108      	bne.n	8001b62 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689a      	ldr	r2, [r3, #8]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2180      	movs	r1, #128	@ 0x80
 8001b5a:	0209      	lsls	r1, r1, #8
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	e007      	b.n	8001b72 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	689a      	ldr	r2, [r3, #8]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2184      	movs	r1, #132	@ 0x84
 8001b6c:	0209      	lsls	r1, r1, #8
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d109      	bne.n	8001b8e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2180      	movs	r1, #128	@ 0x80
 8001b86:	0109      	lsls	r1, r1, #4
 8001b88:	430a      	orrs	r2, r1
 8001b8a:	605a      	str	r2, [r3, #4]
 8001b8c:	e007      	b.n	8001b9e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	685a      	ldr	r2, [r3, #4]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4923      	ldr	r1, [pc, #140]	@ (8001c28 <HAL_I2C_Init+0x144>)
 8001b9a:	400a      	ands	r2, r1
 8001b9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	685a      	ldr	r2, [r3, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4920      	ldr	r1, [pc, #128]	@ (8001c2c <HAL_I2C_Init+0x148>)
 8001baa:	430a      	orrs	r2, r1
 8001bac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	68da      	ldr	r2, [r3, #12]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	491a      	ldr	r1, [pc, #104]	@ (8001c24 <HAL_I2C_Init+0x140>)
 8001bba:	400a      	ands	r2, r1
 8001bbc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	691a      	ldr	r2, [r3, #16]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	695b      	ldr	r3, [r3, #20]
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	699b      	ldr	r3, [r3, #24]
 8001bce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	69d9      	ldr	r1, [r3, #28]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6a1a      	ldr	r2, [r3, #32]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	430a      	orrs	r2, r1
 8001be6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2241      	movs	r2, #65	@ 0x41
 8001c02:	2120      	movs	r1, #32
 8001c04:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2242      	movs	r2, #66	@ 0x42
 8001c10:	2100      	movs	r1, #0
 8001c12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	0018      	movs	r0, r3
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	b002      	add	sp, #8
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	46c0      	nop			@ (mov r8, r8)
 8001c20:	f0ffffff 	.word	0xf0ffffff
 8001c24:	ffff7fff 	.word	0xffff7fff
 8001c28:	fffff7ff 	.word	0xfffff7ff
 8001c2c:	02008000 	.word	0x02008000

08001c30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2241      	movs	r2, #65	@ 0x41
 8001c3e:	5c9b      	ldrb	r3, [r3, r2]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b20      	cmp	r3, #32
 8001c44:	d138      	bne.n	8001cb8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2240      	movs	r2, #64	@ 0x40
 8001c4a:	5c9b      	ldrb	r3, [r3, r2]
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d101      	bne.n	8001c54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001c50:	2302      	movs	r3, #2
 8001c52:	e032      	b.n	8001cba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2240      	movs	r2, #64	@ 0x40
 8001c58:	2101      	movs	r1, #1
 8001c5a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2241      	movs	r2, #65	@ 0x41
 8001c60:	2124      	movs	r1, #36	@ 0x24
 8001c62:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2101      	movs	r1, #1
 8001c70:	438a      	bics	r2, r1
 8001c72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4911      	ldr	r1, [pc, #68]	@ (8001cc4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001c80:	400a      	ands	r2, r1
 8001c82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	6819      	ldr	r1, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	430a      	orrs	r2, r1
 8001c92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2101      	movs	r1, #1
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2241      	movs	r2, #65	@ 0x41
 8001ca8:	2120      	movs	r1, #32
 8001caa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2240      	movs	r2, #64	@ 0x40
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	e000      	b.n	8001cba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001cb8:	2302      	movs	r3, #2
  }
}
 8001cba:	0018      	movs	r0, r3
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	b002      	add	sp, #8
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	46c0      	nop			@ (mov r8, r8)
 8001cc4:	ffffefff 	.word	0xffffefff

08001cc8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2241      	movs	r2, #65	@ 0x41
 8001cd6:	5c9b      	ldrb	r3, [r3, r2]
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	2b20      	cmp	r3, #32
 8001cdc:	d139      	bne.n	8001d52 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2240      	movs	r2, #64	@ 0x40
 8001ce2:	5c9b      	ldrb	r3, [r3, r2]
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d101      	bne.n	8001cec <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ce8:	2302      	movs	r3, #2
 8001cea:	e033      	b.n	8001d54 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2240      	movs	r2, #64	@ 0x40
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2241      	movs	r2, #65	@ 0x41
 8001cf8:	2124      	movs	r1, #36	@ 0x24
 8001cfa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2101      	movs	r1, #1
 8001d08:	438a      	bics	r2, r1
 8001d0a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	4a11      	ldr	r2, [pc, #68]	@ (8001d5c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001d18:	4013      	ands	r3, r2
 8001d1a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2101      	movs	r1, #1
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2241      	movs	r2, #65	@ 0x41
 8001d42:	2120      	movs	r1, #32
 8001d44:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2240      	movs	r2, #64	@ 0x40
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	e000      	b.n	8001d54 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001d52:	2302      	movs	r3, #2
  }
}
 8001d54:	0018      	movs	r0, r3
 8001d56:	46bd      	mov	sp, r7
 8001d58:	b004      	add	sp, #16
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	fffff0ff 	.word	0xfffff0ff

08001d60 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	000a      	movs	r2, r1
 8001d6a:	1cfb      	adds	r3, r7, #3
 8001d6c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8001d72:	4b25      	ldr	r3, [pc, #148]	@ (8001e08 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	2380      	movs	r3, #128	@ 0x80
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8001d7e:	4b23      	ldr	r3, [pc, #140]	@ (8001e0c <HAL_PWR_EnterSTOPMode+0xac>)
 8001d80:	6a1b      	ldr	r3, [r3, #32]
 8001d82:	2201      	movs	r2, #1
 8001d84:	4013      	ands	r3, r2
 8001d86:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d008      	beq.n	8001da0 <HAL_PWR_EnterSTOPMode+0x40>
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d005      	beq.n	8001da0 <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8001d94:	4b1c      	ldr	r3, [pc, #112]	@ (8001e08 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	4b1b      	ldr	r3, [pc, #108]	@ (8001e08 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001d9a:	491d      	ldr	r1, [pc, #116]	@ (8001e10 <HAL_PWR_EnterSTOPMode+0xb0>)
 8001d9c:	400a      	ands	r2, r1
 8001d9e:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8001da0:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	2203      	movs	r2, #3
 8001daa:	4393      	bics	r3, r2
 8001dac:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8001dae:	697a      	ldr	r2, [r7, #20]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 8001db6:	4b14      	ldr	r3, [pc, #80]	@ (8001e08 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8001dbc:	4b15      	ldr	r3, [pc, #84]	@ (8001e14 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	4b14      	ldr	r3, [pc, #80]	@ (8001e14 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001dc2:	2104      	movs	r1, #4
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8001dc8:	1cfb      	adds	r3, r7, #3
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d101      	bne.n	8001dd4 <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001dd0:	bf30      	wfi
 8001dd2:	e002      	b.n	8001dda <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8001dd4:	bf40      	sev
    __WFE();
 8001dd6:	bf20      	wfe
    __WFE();
 8001dd8:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8001dda:	4b0e      	ldr	r3, [pc, #56]	@ (8001e14 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001ddc:	691a      	ldr	r2, [r3, #16]
 8001dde:	4b0d      	ldr	r3, [pc, #52]	@ (8001e14 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001de0:	2104      	movs	r1, #4
 8001de2:	438a      	bics	r2, r1
 8001de4:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d009      	beq.n	8001e00 <HAL_PWR_EnterSTOPMode+0xa0>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d006      	beq.n	8001e00 <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8001df2:	4b05      	ldr	r3, [pc, #20]	@ (8001e08 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	4b04      	ldr	r3, [pc, #16]	@ (8001e08 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001df8:	2180      	movs	r1, #128	@ 0x80
 8001dfa:	0089      	lsls	r1, r1, #2
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	601a      	str	r2, [r3, #0]
  }
}
 8001e00:	46c0      	nop			@ (mov r8, r8)
 8001e02:	46bd      	mov	sp, r7
 8001e04:	b006      	add	sp, #24
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40007000 	.word	0x40007000
 8001e0c:	40010000 	.word	0x40010000
 8001e10:	fffffdff 	.word	0xfffffdff
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e18:	b5b0      	push	{r4, r5, r7, lr}
 8001e1a:	b08a      	sub	sp, #40	@ 0x28
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d102      	bne.n	8001e2c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	f000 fbbf 	bl	80025aa <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e2c:	4bc9      	ldr	r3, [pc, #804]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	220c      	movs	r2, #12
 8001e32:	4013      	ands	r3, r2
 8001e34:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e36:	4bc7      	ldr	r3, [pc, #796]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001e38:	68da      	ldr	r2, [r3, #12]
 8001e3a:	2380      	movs	r3, #128	@ 0x80
 8001e3c:	025b      	lsls	r3, r3, #9
 8001e3e:	4013      	ands	r3, r2
 8001e40:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2201      	movs	r2, #1
 8001e48:	4013      	ands	r3, r2
 8001e4a:	d100      	bne.n	8001e4e <HAL_RCC_OscConfig+0x36>
 8001e4c:	e07e      	b.n	8001f4c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	2b08      	cmp	r3, #8
 8001e52:	d007      	beq.n	8001e64 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	2b0c      	cmp	r3, #12
 8001e58:	d112      	bne.n	8001e80 <HAL_RCC_OscConfig+0x68>
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	2380      	movs	r3, #128	@ 0x80
 8001e5e:	025b      	lsls	r3, r3, #9
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d10d      	bne.n	8001e80 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e64:	4bbb      	ldr	r3, [pc, #748]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	2380      	movs	r3, #128	@ 0x80
 8001e6a:	029b      	lsls	r3, r3, #10
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d100      	bne.n	8001e72 <HAL_RCC_OscConfig+0x5a>
 8001e70:	e06b      	b.n	8001f4a <HAL_RCC_OscConfig+0x132>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d167      	bne.n	8001f4a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	f000 fb95 	bl	80025aa <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	2380      	movs	r3, #128	@ 0x80
 8001e86:	025b      	lsls	r3, r3, #9
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d107      	bne.n	8001e9c <HAL_RCC_OscConfig+0x84>
 8001e8c:	4bb1      	ldr	r3, [pc, #708]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	4bb0      	ldr	r3, [pc, #704]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001e92:	2180      	movs	r1, #128	@ 0x80
 8001e94:	0249      	lsls	r1, r1, #9
 8001e96:	430a      	orrs	r2, r1
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	e027      	b.n	8001eec <HAL_RCC_OscConfig+0xd4>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	23a0      	movs	r3, #160	@ 0xa0
 8001ea2:	02db      	lsls	r3, r3, #11
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d10e      	bne.n	8001ec6 <HAL_RCC_OscConfig+0xae>
 8001ea8:	4baa      	ldr	r3, [pc, #680]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	4ba9      	ldr	r3, [pc, #676]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001eae:	2180      	movs	r1, #128	@ 0x80
 8001eb0:	02c9      	lsls	r1, r1, #11
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	4ba7      	ldr	r3, [pc, #668]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	4ba6      	ldr	r3, [pc, #664]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001ebc:	2180      	movs	r1, #128	@ 0x80
 8001ebe:	0249      	lsls	r1, r1, #9
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	e012      	b.n	8001eec <HAL_RCC_OscConfig+0xd4>
 8001ec6:	4ba3      	ldr	r3, [pc, #652]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	4ba2      	ldr	r3, [pc, #648]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001ecc:	49a2      	ldr	r1, [pc, #648]	@ (8002158 <HAL_RCC_OscConfig+0x340>)
 8001ece:	400a      	ands	r2, r1
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	4ba0      	ldr	r3, [pc, #640]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	2380      	movs	r3, #128	@ 0x80
 8001ed8:	025b      	lsls	r3, r3, #9
 8001eda:	4013      	ands	r3, r2
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	4b9c      	ldr	r3, [pc, #624]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	4b9b      	ldr	r3, [pc, #620]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001ee6:	499d      	ldr	r1, [pc, #628]	@ (800215c <HAL_RCC_OscConfig+0x344>)
 8001ee8:	400a      	ands	r2, r1
 8001eea:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d015      	beq.n	8001f20 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef4:	f7ff f902 	bl	80010fc <HAL_GetTick>
 8001ef8:	0003      	movs	r3, r0
 8001efa:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001efc:	e009      	b.n	8001f12 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001efe:	f7ff f8fd 	bl	80010fc <HAL_GetTick>
 8001f02:	0002      	movs	r2, r0
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	2b64      	cmp	r3, #100	@ 0x64
 8001f0a:	d902      	bls.n	8001f12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	f000 fb4c 	bl	80025aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f12:	4b90      	ldr	r3, [pc, #576]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	2380      	movs	r3, #128	@ 0x80
 8001f18:	029b      	lsls	r3, r3, #10
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	d0ef      	beq.n	8001efe <HAL_RCC_OscConfig+0xe6>
 8001f1e:	e015      	b.n	8001f4c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f20:	f7ff f8ec 	bl	80010fc <HAL_GetTick>
 8001f24:	0003      	movs	r3, r0
 8001f26:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f28:	e008      	b.n	8001f3c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f2a:	f7ff f8e7 	bl	80010fc <HAL_GetTick>
 8001f2e:	0002      	movs	r2, r0
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b64      	cmp	r3, #100	@ 0x64
 8001f36:	d901      	bls.n	8001f3c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e336      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f3c:	4b85      	ldr	r3, [pc, #532]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	2380      	movs	r3, #128	@ 0x80
 8001f42:	029b      	lsls	r3, r3, #10
 8001f44:	4013      	ands	r3, r2
 8001f46:	d1f0      	bne.n	8001f2a <HAL_RCC_OscConfig+0x112>
 8001f48:	e000      	b.n	8001f4c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f4a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2202      	movs	r2, #2
 8001f52:	4013      	ands	r3, r2
 8001f54:	d100      	bne.n	8001f58 <HAL_RCC_OscConfig+0x140>
 8001f56:	e099      	b.n	800208c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f60:	2220      	movs	r2, #32
 8001f62:	4013      	ands	r3, r2
 8001f64:	d009      	beq.n	8001f7a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001f66:	4b7b      	ldr	r3, [pc, #492]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	4b7a      	ldr	r3, [pc, #488]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001f6c:	2120      	movs	r1, #32
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f74:	2220      	movs	r2, #32
 8001f76:	4393      	bics	r3, r2
 8001f78:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	2b04      	cmp	r3, #4
 8001f7e:	d005      	beq.n	8001f8c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	2b0c      	cmp	r3, #12
 8001f84:	d13e      	bne.n	8002004 <HAL_RCC_OscConfig+0x1ec>
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d13b      	bne.n	8002004 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001f8c:	4b71      	ldr	r3, [pc, #452]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2204      	movs	r2, #4
 8001f92:	4013      	ands	r3, r2
 8001f94:	d004      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x188>
 8001f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d101      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e304      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fa0:	4b6c      	ldr	r3, [pc, #432]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	4a6e      	ldr	r2, [pc, #440]	@ (8002160 <HAL_RCC_OscConfig+0x348>)
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	0019      	movs	r1, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	021a      	lsls	r2, r3, #8
 8001fb0:	4b68      	ldr	r3, [pc, #416]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001fb6:	4b67      	ldr	r3, [pc, #412]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2209      	movs	r2, #9
 8001fbc:	4393      	bics	r3, r2
 8001fbe:	0019      	movs	r1, r3
 8001fc0:	4b64      	ldr	r3, [pc, #400]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001fc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001fc8:	f000 fc42 	bl	8002850 <HAL_RCC_GetSysClockFreq>
 8001fcc:	0001      	movs	r1, r0
 8001fce:	4b61      	ldr	r3, [pc, #388]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	091b      	lsrs	r3, r3, #4
 8001fd4:	220f      	movs	r2, #15
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	4a62      	ldr	r2, [pc, #392]	@ (8002164 <HAL_RCC_OscConfig+0x34c>)
 8001fda:	5cd3      	ldrb	r3, [r2, r3]
 8001fdc:	000a      	movs	r2, r1
 8001fde:	40da      	lsrs	r2, r3
 8001fe0:	4b61      	ldr	r3, [pc, #388]	@ (8002168 <HAL_RCC_OscConfig+0x350>)
 8001fe2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001fe4:	4b61      	ldr	r3, [pc, #388]	@ (800216c <HAL_RCC_OscConfig+0x354>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2513      	movs	r5, #19
 8001fea:	197c      	adds	r4, r7, r5
 8001fec:	0018      	movs	r0, r3
 8001fee:	f7ff f83f 	bl	8001070 <HAL_InitTick>
 8001ff2:	0003      	movs	r3, r0
 8001ff4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001ff6:	197b      	adds	r3, r7, r5
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d046      	beq.n	800208c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8001ffe:	197b      	adds	r3, r7, r5
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	e2d2      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002006:	2b00      	cmp	r3, #0
 8002008:	d027      	beq.n	800205a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800200a:	4b52      	ldr	r3, [pc, #328]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2209      	movs	r2, #9
 8002010:	4393      	bics	r3, r2
 8002012:	0019      	movs	r1, r3
 8002014:	4b4f      	ldr	r3, [pc, #316]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8002016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002018:	430a      	orrs	r2, r1
 800201a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800201c:	f7ff f86e 	bl	80010fc <HAL_GetTick>
 8002020:	0003      	movs	r3, r0
 8002022:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002024:	e008      	b.n	8002038 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002026:	f7ff f869 	bl	80010fc <HAL_GetTick>
 800202a:	0002      	movs	r2, r0
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b02      	cmp	r3, #2
 8002032:	d901      	bls.n	8002038 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e2b8      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002038:	4b46      	ldr	r3, [pc, #280]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2204      	movs	r2, #4
 800203e:	4013      	ands	r3, r2
 8002040:	d0f1      	beq.n	8002026 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002042:	4b44      	ldr	r3, [pc, #272]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	4a46      	ldr	r2, [pc, #280]	@ (8002160 <HAL_RCC_OscConfig+0x348>)
 8002048:	4013      	ands	r3, r2
 800204a:	0019      	movs	r1, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	691b      	ldr	r3, [r3, #16]
 8002050:	021a      	lsls	r2, r3, #8
 8002052:	4b40      	ldr	r3, [pc, #256]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8002054:	430a      	orrs	r2, r1
 8002056:	605a      	str	r2, [r3, #4]
 8002058:	e018      	b.n	800208c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800205a:	4b3e      	ldr	r3, [pc, #248]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	4b3d      	ldr	r3, [pc, #244]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8002060:	2101      	movs	r1, #1
 8002062:	438a      	bics	r2, r1
 8002064:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002066:	f7ff f849 	bl	80010fc <HAL_GetTick>
 800206a:	0003      	movs	r3, r0
 800206c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800206e:	e008      	b.n	8002082 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002070:	f7ff f844 	bl	80010fc <HAL_GetTick>
 8002074:	0002      	movs	r2, r0
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	2b02      	cmp	r3, #2
 800207c:	d901      	bls.n	8002082 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e293      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002082:	4b34      	ldr	r3, [pc, #208]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2204      	movs	r2, #4
 8002088:	4013      	ands	r3, r2
 800208a:	d1f1      	bne.n	8002070 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2210      	movs	r2, #16
 8002092:	4013      	ands	r3, r2
 8002094:	d100      	bne.n	8002098 <HAL_RCC_OscConfig+0x280>
 8002096:	e0a2      	b.n	80021de <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d140      	bne.n	8002120 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800209e:	4b2d      	ldr	r3, [pc, #180]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	2380      	movs	r3, #128	@ 0x80
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	4013      	ands	r3, r2
 80020a8:	d005      	beq.n	80020b6 <HAL_RCC_OscConfig+0x29e>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e279      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020b6:	4b27      	ldr	r3, [pc, #156]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	4a2d      	ldr	r2, [pc, #180]	@ (8002170 <HAL_RCC_OscConfig+0x358>)
 80020bc:	4013      	ands	r3, r2
 80020be:	0019      	movs	r1, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020c4:	4b23      	ldr	r3, [pc, #140]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 80020c6:	430a      	orrs	r2, r1
 80020c8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020ca:	4b22      	ldr	r3, [pc, #136]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	021b      	lsls	r3, r3, #8
 80020d0:	0a19      	lsrs	r1, r3, #8
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a1b      	ldr	r3, [r3, #32]
 80020d6:	061a      	lsls	r2, r3, #24
 80020d8:	4b1e      	ldr	r3, [pc, #120]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 80020da:	430a      	orrs	r2, r1
 80020dc:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e2:	0b5b      	lsrs	r3, r3, #13
 80020e4:	3301      	adds	r3, #1
 80020e6:	2280      	movs	r2, #128	@ 0x80
 80020e8:	0212      	lsls	r2, r2, #8
 80020ea:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80020ec:	4b19      	ldr	r3, [pc, #100]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	091b      	lsrs	r3, r3, #4
 80020f2:	210f      	movs	r1, #15
 80020f4:	400b      	ands	r3, r1
 80020f6:	491b      	ldr	r1, [pc, #108]	@ (8002164 <HAL_RCC_OscConfig+0x34c>)
 80020f8:	5ccb      	ldrb	r3, [r1, r3]
 80020fa:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80020fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002168 <HAL_RCC_OscConfig+0x350>)
 80020fe:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002100:	4b1a      	ldr	r3, [pc, #104]	@ (800216c <HAL_RCC_OscConfig+0x354>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2513      	movs	r5, #19
 8002106:	197c      	adds	r4, r7, r5
 8002108:	0018      	movs	r0, r3
 800210a:	f7fe ffb1 	bl	8001070 <HAL_InitTick>
 800210e:	0003      	movs	r3, r0
 8002110:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002112:	197b      	adds	r3, r7, r5
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d061      	beq.n	80021de <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800211a:	197b      	adds	r3, r7, r5
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	e244      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	69db      	ldr	r3, [r3, #28]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d040      	beq.n	80021aa <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002128:	4b0a      	ldr	r3, [pc, #40]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	4b09      	ldr	r3, [pc, #36]	@ (8002154 <HAL_RCC_OscConfig+0x33c>)
 800212e:	2180      	movs	r1, #128	@ 0x80
 8002130:	0049      	lsls	r1, r1, #1
 8002132:	430a      	orrs	r2, r1
 8002134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002136:	f7fe ffe1 	bl	80010fc <HAL_GetTick>
 800213a:	0003      	movs	r3, r0
 800213c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800213e:	e019      	b.n	8002174 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002140:	f7fe ffdc 	bl	80010fc <HAL_GetTick>
 8002144:	0002      	movs	r2, r0
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b02      	cmp	r3, #2
 800214c:	d912      	bls.n	8002174 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e22b      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
 8002152:	46c0      	nop			@ (mov r8, r8)
 8002154:	40021000 	.word	0x40021000
 8002158:	fffeffff 	.word	0xfffeffff
 800215c:	fffbffff 	.word	0xfffbffff
 8002160:	ffffe0ff 	.word	0xffffe0ff
 8002164:	08005ac0 	.word	0x08005ac0
 8002168:	20000004 	.word	0x20000004
 800216c:	20000008 	.word	0x20000008
 8002170:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002174:	4bca      	ldr	r3, [pc, #808]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	2380      	movs	r3, #128	@ 0x80
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4013      	ands	r3, r2
 800217e:	d0df      	beq.n	8002140 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002180:	4bc7      	ldr	r3, [pc, #796]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	4ac7      	ldr	r2, [pc, #796]	@ (80024a4 <HAL_RCC_OscConfig+0x68c>)
 8002186:	4013      	ands	r3, r2
 8002188:	0019      	movs	r1, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800218e:	4bc4      	ldr	r3, [pc, #784]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002190:	430a      	orrs	r2, r1
 8002192:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002194:	4bc2      	ldr	r3, [pc, #776]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	021b      	lsls	r3, r3, #8
 800219a:	0a19      	lsrs	r1, r3, #8
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	061a      	lsls	r2, r3, #24
 80021a2:	4bbf      	ldr	r3, [pc, #764]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80021a4:	430a      	orrs	r2, r1
 80021a6:	605a      	str	r2, [r3, #4]
 80021a8:	e019      	b.n	80021de <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80021aa:	4bbd      	ldr	r3, [pc, #756]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	4bbc      	ldr	r3, [pc, #752]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80021b0:	49bd      	ldr	r1, [pc, #756]	@ (80024a8 <HAL_RCC_OscConfig+0x690>)
 80021b2:	400a      	ands	r2, r1
 80021b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b6:	f7fe ffa1 	bl	80010fc <HAL_GetTick>
 80021ba:	0003      	movs	r3, r0
 80021bc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80021be:	e008      	b.n	80021d2 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021c0:	f7fe ff9c 	bl	80010fc <HAL_GetTick>
 80021c4:	0002      	movs	r2, r0
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e1eb      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80021d2:	4bb3      	ldr	r3, [pc, #716]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	2380      	movs	r3, #128	@ 0x80
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4013      	ands	r3, r2
 80021dc:	d1f0      	bne.n	80021c0 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2208      	movs	r2, #8
 80021e4:	4013      	ands	r3, r2
 80021e6:	d036      	beq.n	8002256 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	695b      	ldr	r3, [r3, #20]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d019      	beq.n	8002224 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f0:	4bab      	ldr	r3, [pc, #684]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80021f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021f4:	4baa      	ldr	r3, [pc, #680]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80021f6:	2101      	movs	r1, #1
 80021f8:	430a      	orrs	r2, r1
 80021fa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021fc:	f7fe ff7e 	bl	80010fc <HAL_GetTick>
 8002200:	0003      	movs	r3, r0
 8002202:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002204:	e008      	b.n	8002218 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002206:	f7fe ff79 	bl	80010fc <HAL_GetTick>
 800220a:	0002      	movs	r2, r0
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	2b02      	cmp	r3, #2
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e1c8      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002218:	4ba1      	ldr	r3, [pc, #644]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 800221a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800221c:	2202      	movs	r2, #2
 800221e:	4013      	ands	r3, r2
 8002220:	d0f1      	beq.n	8002206 <HAL_RCC_OscConfig+0x3ee>
 8002222:	e018      	b.n	8002256 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002224:	4b9e      	ldr	r3, [pc, #632]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002226:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002228:	4b9d      	ldr	r3, [pc, #628]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 800222a:	2101      	movs	r1, #1
 800222c:	438a      	bics	r2, r1
 800222e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002230:	f7fe ff64 	bl	80010fc <HAL_GetTick>
 8002234:	0003      	movs	r3, r0
 8002236:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002238:	e008      	b.n	800224c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800223a:	f7fe ff5f 	bl	80010fc <HAL_GetTick>
 800223e:	0002      	movs	r2, r0
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d901      	bls.n	800224c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e1ae      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800224c:	4b94      	ldr	r3, [pc, #592]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 800224e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002250:	2202      	movs	r2, #2
 8002252:	4013      	ands	r3, r2
 8002254:	d1f1      	bne.n	800223a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2204      	movs	r2, #4
 800225c:	4013      	ands	r3, r2
 800225e:	d100      	bne.n	8002262 <HAL_RCC_OscConfig+0x44a>
 8002260:	e0ae      	b.n	80023c0 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002262:	2023      	movs	r0, #35	@ 0x23
 8002264:	183b      	adds	r3, r7, r0
 8002266:	2200      	movs	r2, #0
 8002268:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800226a:	4b8d      	ldr	r3, [pc, #564]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 800226c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800226e:	2380      	movs	r3, #128	@ 0x80
 8002270:	055b      	lsls	r3, r3, #21
 8002272:	4013      	ands	r3, r2
 8002274:	d109      	bne.n	800228a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002276:	4b8a      	ldr	r3, [pc, #552]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002278:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800227a:	4b89      	ldr	r3, [pc, #548]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 800227c:	2180      	movs	r1, #128	@ 0x80
 800227e:	0549      	lsls	r1, r1, #21
 8002280:	430a      	orrs	r2, r1
 8002282:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002284:	183b      	adds	r3, r7, r0
 8002286:	2201      	movs	r2, #1
 8002288:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800228a:	4b88      	ldr	r3, [pc, #544]	@ (80024ac <HAL_RCC_OscConfig+0x694>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	2380      	movs	r3, #128	@ 0x80
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	4013      	ands	r3, r2
 8002294:	d11a      	bne.n	80022cc <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002296:	4b85      	ldr	r3, [pc, #532]	@ (80024ac <HAL_RCC_OscConfig+0x694>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	4b84      	ldr	r3, [pc, #528]	@ (80024ac <HAL_RCC_OscConfig+0x694>)
 800229c:	2180      	movs	r1, #128	@ 0x80
 800229e:	0049      	lsls	r1, r1, #1
 80022a0:	430a      	orrs	r2, r1
 80022a2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022a4:	f7fe ff2a 	bl	80010fc <HAL_GetTick>
 80022a8:	0003      	movs	r3, r0
 80022aa:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ac:	e008      	b.n	80022c0 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ae:	f7fe ff25 	bl	80010fc <HAL_GetTick>
 80022b2:	0002      	movs	r2, r0
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b64      	cmp	r3, #100	@ 0x64
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e174      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c0:	4b7a      	ldr	r3, [pc, #488]	@ (80024ac <HAL_RCC_OscConfig+0x694>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	2380      	movs	r3, #128	@ 0x80
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	4013      	ands	r3, r2
 80022ca:	d0f0      	beq.n	80022ae <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	2380      	movs	r3, #128	@ 0x80
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d107      	bne.n	80022e8 <HAL_RCC_OscConfig+0x4d0>
 80022d8:	4b71      	ldr	r3, [pc, #452]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80022da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80022dc:	4b70      	ldr	r3, [pc, #448]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80022de:	2180      	movs	r1, #128	@ 0x80
 80022e0:	0049      	lsls	r1, r1, #1
 80022e2:	430a      	orrs	r2, r1
 80022e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80022e6:	e031      	b.n	800234c <HAL_RCC_OscConfig+0x534>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10c      	bne.n	800230a <HAL_RCC_OscConfig+0x4f2>
 80022f0:	4b6b      	ldr	r3, [pc, #428]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80022f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80022f4:	4b6a      	ldr	r3, [pc, #424]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80022f6:	496c      	ldr	r1, [pc, #432]	@ (80024a8 <HAL_RCC_OscConfig+0x690>)
 80022f8:	400a      	ands	r2, r1
 80022fa:	651a      	str	r2, [r3, #80]	@ 0x50
 80022fc:	4b68      	ldr	r3, [pc, #416]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80022fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002300:	4b67      	ldr	r3, [pc, #412]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002302:	496b      	ldr	r1, [pc, #428]	@ (80024b0 <HAL_RCC_OscConfig+0x698>)
 8002304:	400a      	ands	r2, r1
 8002306:	651a      	str	r2, [r3, #80]	@ 0x50
 8002308:	e020      	b.n	800234c <HAL_RCC_OscConfig+0x534>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	689a      	ldr	r2, [r3, #8]
 800230e:	23a0      	movs	r3, #160	@ 0xa0
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	429a      	cmp	r2, r3
 8002314:	d10e      	bne.n	8002334 <HAL_RCC_OscConfig+0x51c>
 8002316:	4b62      	ldr	r3, [pc, #392]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002318:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800231a:	4b61      	ldr	r3, [pc, #388]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 800231c:	2180      	movs	r1, #128	@ 0x80
 800231e:	00c9      	lsls	r1, r1, #3
 8002320:	430a      	orrs	r2, r1
 8002322:	651a      	str	r2, [r3, #80]	@ 0x50
 8002324:	4b5e      	ldr	r3, [pc, #376]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002326:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002328:	4b5d      	ldr	r3, [pc, #372]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 800232a:	2180      	movs	r1, #128	@ 0x80
 800232c:	0049      	lsls	r1, r1, #1
 800232e:	430a      	orrs	r2, r1
 8002330:	651a      	str	r2, [r3, #80]	@ 0x50
 8002332:	e00b      	b.n	800234c <HAL_RCC_OscConfig+0x534>
 8002334:	4b5a      	ldr	r3, [pc, #360]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002336:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002338:	4b59      	ldr	r3, [pc, #356]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 800233a:	495b      	ldr	r1, [pc, #364]	@ (80024a8 <HAL_RCC_OscConfig+0x690>)
 800233c:	400a      	ands	r2, r1
 800233e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002340:	4b57      	ldr	r3, [pc, #348]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002342:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002344:	4b56      	ldr	r3, [pc, #344]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002346:	495a      	ldr	r1, [pc, #360]	@ (80024b0 <HAL_RCC_OscConfig+0x698>)
 8002348:	400a      	ands	r2, r1
 800234a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d015      	beq.n	8002380 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002354:	f7fe fed2 	bl	80010fc <HAL_GetTick>
 8002358:	0003      	movs	r3, r0
 800235a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800235c:	e009      	b.n	8002372 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800235e:	f7fe fecd 	bl	80010fc <HAL_GetTick>
 8002362:	0002      	movs	r2, r0
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	4a52      	ldr	r2, [pc, #328]	@ (80024b4 <HAL_RCC_OscConfig+0x69c>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e11b      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002372:	4b4b      	ldr	r3, [pc, #300]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002374:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002376:	2380      	movs	r3, #128	@ 0x80
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	4013      	ands	r3, r2
 800237c:	d0ef      	beq.n	800235e <HAL_RCC_OscConfig+0x546>
 800237e:	e014      	b.n	80023aa <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002380:	f7fe febc 	bl	80010fc <HAL_GetTick>
 8002384:	0003      	movs	r3, r0
 8002386:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002388:	e009      	b.n	800239e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800238a:	f7fe feb7 	bl	80010fc <HAL_GetTick>
 800238e:	0002      	movs	r2, r0
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	4a47      	ldr	r2, [pc, #284]	@ (80024b4 <HAL_RCC_OscConfig+0x69c>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e105      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800239e:	4b40      	ldr	r3, [pc, #256]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80023a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80023a2:	2380      	movs	r3, #128	@ 0x80
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4013      	ands	r3, r2
 80023a8:	d1ef      	bne.n	800238a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023aa:	2323      	movs	r3, #35	@ 0x23
 80023ac:	18fb      	adds	r3, r7, r3
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d105      	bne.n	80023c0 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023b4:	4b3a      	ldr	r3, [pc, #232]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80023b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023b8:	4b39      	ldr	r3, [pc, #228]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80023ba:	493f      	ldr	r1, [pc, #252]	@ (80024b8 <HAL_RCC_OscConfig+0x6a0>)
 80023bc:	400a      	ands	r2, r1
 80023be:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2220      	movs	r2, #32
 80023c6:	4013      	ands	r3, r2
 80023c8:	d049      	beq.n	800245e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	699b      	ldr	r3, [r3, #24]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d026      	beq.n	8002420 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80023d2:	4b33      	ldr	r3, [pc, #204]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80023d4:	689a      	ldr	r2, [r3, #8]
 80023d6:	4b32      	ldr	r3, [pc, #200]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80023d8:	2101      	movs	r1, #1
 80023da:	430a      	orrs	r2, r1
 80023dc:	609a      	str	r2, [r3, #8]
 80023de:	4b30      	ldr	r3, [pc, #192]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80023e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80023e2:	4b2f      	ldr	r3, [pc, #188]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 80023e4:	2101      	movs	r1, #1
 80023e6:	430a      	orrs	r2, r1
 80023e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80023ea:	4b34      	ldr	r3, [pc, #208]	@ (80024bc <HAL_RCC_OscConfig+0x6a4>)
 80023ec:	6a1a      	ldr	r2, [r3, #32]
 80023ee:	4b33      	ldr	r3, [pc, #204]	@ (80024bc <HAL_RCC_OscConfig+0x6a4>)
 80023f0:	2180      	movs	r1, #128	@ 0x80
 80023f2:	0189      	lsls	r1, r1, #6
 80023f4:	430a      	orrs	r2, r1
 80023f6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f8:	f7fe fe80 	bl	80010fc <HAL_GetTick>
 80023fc:	0003      	movs	r3, r0
 80023fe:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002400:	e008      	b.n	8002414 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002402:	f7fe fe7b 	bl	80010fc <HAL_GetTick>
 8002406:	0002      	movs	r2, r0
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	2b02      	cmp	r3, #2
 800240e:	d901      	bls.n	8002414 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e0ca      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002414:	4b22      	ldr	r3, [pc, #136]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	2202      	movs	r2, #2
 800241a:	4013      	ands	r3, r2
 800241c:	d0f1      	beq.n	8002402 <HAL_RCC_OscConfig+0x5ea>
 800241e:	e01e      	b.n	800245e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002420:	4b1f      	ldr	r3, [pc, #124]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	4b1e      	ldr	r3, [pc, #120]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002426:	2101      	movs	r1, #1
 8002428:	438a      	bics	r2, r1
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	4b23      	ldr	r3, [pc, #140]	@ (80024bc <HAL_RCC_OscConfig+0x6a4>)
 800242e:	6a1a      	ldr	r2, [r3, #32]
 8002430:	4b22      	ldr	r3, [pc, #136]	@ (80024bc <HAL_RCC_OscConfig+0x6a4>)
 8002432:	4923      	ldr	r1, [pc, #140]	@ (80024c0 <HAL_RCC_OscConfig+0x6a8>)
 8002434:	400a      	ands	r2, r1
 8002436:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002438:	f7fe fe60 	bl	80010fc <HAL_GetTick>
 800243c:	0003      	movs	r3, r0
 800243e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002440:	e008      	b.n	8002454 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002442:	f7fe fe5b 	bl	80010fc <HAL_GetTick>
 8002446:	0002      	movs	r2, r0
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	1ad3      	subs	r3, r2, r3
 800244c:	2b02      	cmp	r3, #2
 800244e:	d901      	bls.n	8002454 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e0aa      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002454:	4b12      	ldr	r3, [pc, #72]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	2202      	movs	r2, #2
 800245a:	4013      	ands	r3, r2
 800245c:	d1f1      	bne.n	8002442 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002462:	2b00      	cmp	r3, #0
 8002464:	d100      	bne.n	8002468 <HAL_RCC_OscConfig+0x650>
 8002466:	e09f      	b.n	80025a8 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	2b0c      	cmp	r3, #12
 800246c:	d100      	bne.n	8002470 <HAL_RCC_OscConfig+0x658>
 800246e:	e078      	b.n	8002562 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002474:	2b02      	cmp	r3, #2
 8002476:	d159      	bne.n	800252c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002478:	4b09      	ldr	r3, [pc, #36]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	4b08      	ldr	r3, [pc, #32]	@ (80024a0 <HAL_RCC_OscConfig+0x688>)
 800247e:	4911      	ldr	r1, [pc, #68]	@ (80024c4 <HAL_RCC_OscConfig+0x6ac>)
 8002480:	400a      	ands	r2, r1
 8002482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002484:	f7fe fe3a 	bl	80010fc <HAL_GetTick>
 8002488:	0003      	movs	r3, r0
 800248a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800248c:	e01c      	b.n	80024c8 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800248e:	f7fe fe35 	bl	80010fc <HAL_GetTick>
 8002492:	0002      	movs	r2, r0
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	2b02      	cmp	r3, #2
 800249a:	d915      	bls.n	80024c8 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e084      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
 80024a0:	40021000 	.word	0x40021000
 80024a4:	ffff1fff 	.word	0xffff1fff
 80024a8:	fffffeff 	.word	0xfffffeff
 80024ac:	40007000 	.word	0x40007000
 80024b0:	fffffbff 	.word	0xfffffbff
 80024b4:	00001388 	.word	0x00001388
 80024b8:	efffffff 	.word	0xefffffff
 80024bc:	40010000 	.word	0x40010000
 80024c0:	ffffdfff 	.word	0xffffdfff
 80024c4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80024c8:	4b3a      	ldr	r3, [pc, #232]	@ (80025b4 <HAL_RCC_OscConfig+0x79c>)
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	2380      	movs	r3, #128	@ 0x80
 80024ce:	049b      	lsls	r3, r3, #18
 80024d0:	4013      	ands	r3, r2
 80024d2:	d1dc      	bne.n	800248e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024d4:	4b37      	ldr	r3, [pc, #220]	@ (80025b4 <HAL_RCC_OscConfig+0x79c>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	4a37      	ldr	r2, [pc, #220]	@ (80025b8 <HAL_RCC_OscConfig+0x7a0>)
 80024da:	4013      	ands	r3, r2
 80024dc:	0019      	movs	r1, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	431a      	orrs	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024ec:	431a      	orrs	r2, r3
 80024ee:	4b31      	ldr	r3, [pc, #196]	@ (80025b4 <HAL_RCC_OscConfig+0x79c>)
 80024f0:	430a      	orrs	r2, r1
 80024f2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024f4:	4b2f      	ldr	r3, [pc, #188]	@ (80025b4 <HAL_RCC_OscConfig+0x79c>)
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	4b2e      	ldr	r3, [pc, #184]	@ (80025b4 <HAL_RCC_OscConfig+0x79c>)
 80024fa:	2180      	movs	r1, #128	@ 0x80
 80024fc:	0449      	lsls	r1, r1, #17
 80024fe:	430a      	orrs	r2, r1
 8002500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002502:	f7fe fdfb 	bl	80010fc <HAL_GetTick>
 8002506:	0003      	movs	r3, r0
 8002508:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800250a:	e008      	b.n	800251e <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800250c:	f7fe fdf6 	bl	80010fc <HAL_GetTick>
 8002510:	0002      	movs	r2, r0
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d901      	bls.n	800251e <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e045      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800251e:	4b25      	ldr	r3, [pc, #148]	@ (80025b4 <HAL_RCC_OscConfig+0x79c>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	2380      	movs	r3, #128	@ 0x80
 8002524:	049b      	lsls	r3, r3, #18
 8002526:	4013      	ands	r3, r2
 8002528:	d0f0      	beq.n	800250c <HAL_RCC_OscConfig+0x6f4>
 800252a:	e03d      	b.n	80025a8 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800252c:	4b21      	ldr	r3, [pc, #132]	@ (80025b4 <HAL_RCC_OscConfig+0x79c>)
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	4b20      	ldr	r3, [pc, #128]	@ (80025b4 <HAL_RCC_OscConfig+0x79c>)
 8002532:	4922      	ldr	r1, [pc, #136]	@ (80025bc <HAL_RCC_OscConfig+0x7a4>)
 8002534:	400a      	ands	r2, r1
 8002536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002538:	f7fe fde0 	bl	80010fc <HAL_GetTick>
 800253c:	0003      	movs	r3, r0
 800253e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002540:	e008      	b.n	8002554 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002542:	f7fe fddb 	bl	80010fc <HAL_GetTick>
 8002546:	0002      	movs	r2, r0
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	2b02      	cmp	r3, #2
 800254e:	d901      	bls.n	8002554 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e02a      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002554:	4b17      	ldr	r3, [pc, #92]	@ (80025b4 <HAL_RCC_OscConfig+0x79c>)
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	2380      	movs	r3, #128	@ 0x80
 800255a:	049b      	lsls	r3, r3, #18
 800255c:	4013      	ands	r3, r2
 800255e:	d1f0      	bne.n	8002542 <HAL_RCC_OscConfig+0x72a>
 8002560:	e022      	b.n	80025a8 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002566:	2b01      	cmp	r3, #1
 8002568:	d101      	bne.n	800256e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e01d      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800256e:	4b11      	ldr	r3, [pc, #68]	@ (80025b4 <HAL_RCC_OscConfig+0x79c>)
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	2380      	movs	r3, #128	@ 0x80
 8002578:	025b      	lsls	r3, r3, #9
 800257a:	401a      	ands	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002580:	429a      	cmp	r2, r3
 8002582:	d10f      	bne.n	80025a4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	23f0      	movs	r3, #240	@ 0xf0
 8002588:	039b      	lsls	r3, r3, #14
 800258a:	401a      	ands	r2, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002590:	429a      	cmp	r2, r3
 8002592:	d107      	bne.n	80025a4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	23c0      	movs	r3, #192	@ 0xc0
 8002598:	041b      	lsls	r3, r3, #16
 800259a:	401a      	ands	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d001      	beq.n	80025a8 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e000      	b.n	80025aa <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	0018      	movs	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	b00a      	add	sp, #40	@ 0x28
 80025b0:	bdb0      	pop	{r4, r5, r7, pc}
 80025b2:	46c0      	nop			@ (mov r8, r8)
 80025b4:	40021000 	.word	0x40021000
 80025b8:	ff02ffff 	.word	0xff02ffff
 80025bc:	feffffff 	.word	0xfeffffff

080025c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025c0:	b5b0      	push	{r4, r5, r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d101      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e128      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025d4:	4b96      	ldr	r3, [pc, #600]	@ (8002830 <HAL_RCC_ClockConfig+0x270>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2201      	movs	r2, #1
 80025da:	4013      	ands	r3, r2
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d91e      	bls.n	8002620 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e2:	4b93      	ldr	r3, [pc, #588]	@ (8002830 <HAL_RCC_ClockConfig+0x270>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2201      	movs	r2, #1
 80025e8:	4393      	bics	r3, r2
 80025ea:	0019      	movs	r1, r3
 80025ec:	4b90      	ldr	r3, [pc, #576]	@ (8002830 <HAL_RCC_ClockConfig+0x270>)
 80025ee:	683a      	ldr	r2, [r7, #0]
 80025f0:	430a      	orrs	r2, r1
 80025f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80025f4:	f7fe fd82 	bl	80010fc <HAL_GetTick>
 80025f8:	0003      	movs	r3, r0
 80025fa:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025fc:	e009      	b.n	8002612 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025fe:	f7fe fd7d 	bl	80010fc <HAL_GetTick>
 8002602:	0002      	movs	r2, r0
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	4a8a      	ldr	r2, [pc, #552]	@ (8002834 <HAL_RCC_ClockConfig+0x274>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d901      	bls.n	8002612 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e109      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002612:	4b87      	ldr	r3, [pc, #540]	@ (8002830 <HAL_RCC_ClockConfig+0x270>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2201      	movs	r2, #1
 8002618:	4013      	ands	r3, r2
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	429a      	cmp	r2, r3
 800261e:	d1ee      	bne.n	80025fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2202      	movs	r2, #2
 8002626:	4013      	ands	r3, r2
 8002628:	d009      	beq.n	800263e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800262a:	4b83      	ldr	r3, [pc, #524]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	22f0      	movs	r2, #240	@ 0xf0
 8002630:	4393      	bics	r3, r2
 8002632:	0019      	movs	r1, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	4b7f      	ldr	r3, [pc, #508]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 800263a:	430a      	orrs	r2, r1
 800263c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2201      	movs	r2, #1
 8002644:	4013      	ands	r3, r2
 8002646:	d100      	bne.n	800264a <HAL_RCC_ClockConfig+0x8a>
 8002648:	e089      	b.n	800275e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	2b02      	cmp	r3, #2
 8002650:	d107      	bne.n	8002662 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002652:	4b79      	ldr	r3, [pc, #484]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	2380      	movs	r3, #128	@ 0x80
 8002658:	029b      	lsls	r3, r3, #10
 800265a:	4013      	ands	r3, r2
 800265c:	d120      	bne.n	80026a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e0e1      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	2b03      	cmp	r3, #3
 8002668:	d107      	bne.n	800267a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800266a:	4b73      	ldr	r3, [pc, #460]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	2380      	movs	r3, #128	@ 0x80
 8002670:	049b      	lsls	r3, r3, #18
 8002672:	4013      	ands	r3, r2
 8002674:	d114      	bne.n	80026a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e0d5      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b01      	cmp	r3, #1
 8002680:	d106      	bne.n	8002690 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002682:	4b6d      	ldr	r3, [pc, #436]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2204      	movs	r2, #4
 8002688:	4013      	ands	r3, r2
 800268a:	d109      	bne.n	80026a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e0ca      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002690:	4b69      	ldr	r3, [pc, #420]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	2380      	movs	r3, #128	@ 0x80
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	4013      	ands	r3, r2
 800269a:	d101      	bne.n	80026a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e0c2      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026a0:	4b65      	ldr	r3, [pc, #404]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	2203      	movs	r2, #3
 80026a6:	4393      	bics	r3, r2
 80026a8:	0019      	movs	r1, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	4b62      	ldr	r3, [pc, #392]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 80026b0:	430a      	orrs	r2, r1
 80026b2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026b4:	f7fe fd22 	bl	80010fc <HAL_GetTick>
 80026b8:	0003      	movs	r3, r0
 80026ba:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d111      	bne.n	80026e8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026c4:	e009      	b.n	80026da <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026c6:	f7fe fd19 	bl	80010fc <HAL_GetTick>
 80026ca:	0002      	movs	r2, r0
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	4a58      	ldr	r2, [pc, #352]	@ (8002834 <HAL_RCC_ClockConfig+0x274>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e0a5      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026da:	4b57      	ldr	r3, [pc, #348]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	220c      	movs	r2, #12
 80026e0:	4013      	ands	r3, r2
 80026e2:	2b08      	cmp	r3, #8
 80026e4:	d1ef      	bne.n	80026c6 <HAL_RCC_ClockConfig+0x106>
 80026e6:	e03a      	b.n	800275e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	2b03      	cmp	r3, #3
 80026ee:	d111      	bne.n	8002714 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026f0:	e009      	b.n	8002706 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026f2:	f7fe fd03 	bl	80010fc <HAL_GetTick>
 80026f6:	0002      	movs	r2, r0
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	4a4d      	ldr	r2, [pc, #308]	@ (8002834 <HAL_RCC_ClockConfig+0x274>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e08f      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002706:	4b4c      	ldr	r3, [pc, #304]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	220c      	movs	r2, #12
 800270c:	4013      	ands	r3, r2
 800270e:	2b0c      	cmp	r3, #12
 8002710:	d1ef      	bne.n	80026f2 <HAL_RCC_ClockConfig+0x132>
 8002712:	e024      	b.n	800275e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d11b      	bne.n	8002754 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800271c:	e009      	b.n	8002732 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800271e:	f7fe fced 	bl	80010fc <HAL_GetTick>
 8002722:	0002      	movs	r2, r0
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	4a42      	ldr	r2, [pc, #264]	@ (8002834 <HAL_RCC_ClockConfig+0x274>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e079      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002732:	4b41      	ldr	r3, [pc, #260]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	220c      	movs	r2, #12
 8002738:	4013      	ands	r3, r2
 800273a:	2b04      	cmp	r3, #4
 800273c:	d1ef      	bne.n	800271e <HAL_RCC_ClockConfig+0x15e>
 800273e:	e00e      	b.n	800275e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002740:	f7fe fcdc 	bl	80010fc <HAL_GetTick>
 8002744:	0002      	movs	r2, r0
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	4a3a      	ldr	r2, [pc, #232]	@ (8002834 <HAL_RCC_ClockConfig+0x274>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e068      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002754:	4b38      	ldr	r3, [pc, #224]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	220c      	movs	r2, #12
 800275a:	4013      	ands	r3, r2
 800275c:	d1f0      	bne.n	8002740 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800275e:	4b34      	ldr	r3, [pc, #208]	@ (8002830 <HAL_RCC_ClockConfig+0x270>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2201      	movs	r2, #1
 8002764:	4013      	ands	r3, r2
 8002766:	683a      	ldr	r2, [r7, #0]
 8002768:	429a      	cmp	r2, r3
 800276a:	d21e      	bcs.n	80027aa <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276c:	4b30      	ldr	r3, [pc, #192]	@ (8002830 <HAL_RCC_ClockConfig+0x270>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2201      	movs	r2, #1
 8002772:	4393      	bics	r3, r2
 8002774:	0019      	movs	r1, r3
 8002776:	4b2e      	ldr	r3, [pc, #184]	@ (8002830 <HAL_RCC_ClockConfig+0x270>)
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	430a      	orrs	r2, r1
 800277c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800277e:	f7fe fcbd 	bl	80010fc <HAL_GetTick>
 8002782:	0003      	movs	r3, r0
 8002784:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002786:	e009      	b.n	800279c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002788:	f7fe fcb8 	bl	80010fc <HAL_GetTick>
 800278c:	0002      	movs	r2, r0
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	4a28      	ldr	r2, [pc, #160]	@ (8002834 <HAL_RCC_ClockConfig+0x274>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d901      	bls.n	800279c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e044      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800279c:	4b24      	ldr	r3, [pc, #144]	@ (8002830 <HAL_RCC_ClockConfig+0x270>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2201      	movs	r2, #1
 80027a2:	4013      	ands	r3, r2
 80027a4:	683a      	ldr	r2, [r7, #0]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d1ee      	bne.n	8002788 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2204      	movs	r2, #4
 80027b0:	4013      	ands	r3, r2
 80027b2:	d009      	beq.n	80027c8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027b4:	4b20      	ldr	r3, [pc, #128]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	4a20      	ldr	r2, [pc, #128]	@ (800283c <HAL_RCC_ClockConfig+0x27c>)
 80027ba:	4013      	ands	r3, r2
 80027bc:	0019      	movs	r1, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 80027c4:	430a      	orrs	r2, r1
 80027c6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2208      	movs	r2, #8
 80027ce:	4013      	ands	r3, r2
 80027d0:	d00a      	beq.n	80027e8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027d2:	4b19      	ldr	r3, [pc, #100]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	4a1a      	ldr	r2, [pc, #104]	@ (8002840 <HAL_RCC_ClockConfig+0x280>)
 80027d8:	4013      	ands	r3, r2
 80027da:	0019      	movs	r1, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	00da      	lsls	r2, r3, #3
 80027e2:	4b15      	ldr	r3, [pc, #84]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 80027e4:	430a      	orrs	r2, r1
 80027e6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027e8:	f000 f832 	bl	8002850 <HAL_RCC_GetSysClockFreq>
 80027ec:	0001      	movs	r1, r0
 80027ee:	4b12      	ldr	r3, [pc, #72]	@ (8002838 <HAL_RCC_ClockConfig+0x278>)
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	091b      	lsrs	r3, r3, #4
 80027f4:	220f      	movs	r2, #15
 80027f6:	4013      	ands	r3, r2
 80027f8:	4a12      	ldr	r2, [pc, #72]	@ (8002844 <HAL_RCC_ClockConfig+0x284>)
 80027fa:	5cd3      	ldrb	r3, [r2, r3]
 80027fc:	000a      	movs	r2, r1
 80027fe:	40da      	lsrs	r2, r3
 8002800:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <HAL_RCC_ClockConfig+0x288>)
 8002802:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002804:	4b11      	ldr	r3, [pc, #68]	@ (800284c <HAL_RCC_ClockConfig+0x28c>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	250b      	movs	r5, #11
 800280a:	197c      	adds	r4, r7, r5
 800280c:	0018      	movs	r0, r3
 800280e:	f7fe fc2f 	bl	8001070 <HAL_InitTick>
 8002812:	0003      	movs	r3, r0
 8002814:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002816:	197b      	adds	r3, r7, r5
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d002      	beq.n	8002824 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800281e:	197b      	adds	r3, r7, r5
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	e000      	b.n	8002826 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	0018      	movs	r0, r3
 8002828:	46bd      	mov	sp, r7
 800282a:	b004      	add	sp, #16
 800282c:	bdb0      	pop	{r4, r5, r7, pc}
 800282e:	46c0      	nop			@ (mov r8, r8)
 8002830:	40022000 	.word	0x40022000
 8002834:	00001388 	.word	0x00001388
 8002838:	40021000 	.word	0x40021000
 800283c:	fffff8ff 	.word	0xfffff8ff
 8002840:	ffffc7ff 	.word	0xffffc7ff
 8002844:	08005ac0 	.word	0x08005ac0
 8002848:	20000004 	.word	0x20000004
 800284c:	20000008 	.word	0x20000008

08002850 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002856:	4b3c      	ldr	r3, [pc, #240]	@ (8002948 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	220c      	movs	r2, #12
 8002860:	4013      	ands	r3, r2
 8002862:	2b0c      	cmp	r3, #12
 8002864:	d013      	beq.n	800288e <HAL_RCC_GetSysClockFreq+0x3e>
 8002866:	d85c      	bhi.n	8002922 <HAL_RCC_GetSysClockFreq+0xd2>
 8002868:	2b04      	cmp	r3, #4
 800286a:	d002      	beq.n	8002872 <HAL_RCC_GetSysClockFreq+0x22>
 800286c:	2b08      	cmp	r3, #8
 800286e:	d00b      	beq.n	8002888 <HAL_RCC_GetSysClockFreq+0x38>
 8002870:	e057      	b.n	8002922 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002872:	4b35      	ldr	r3, [pc, #212]	@ (8002948 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2210      	movs	r2, #16
 8002878:	4013      	ands	r3, r2
 800287a:	d002      	beq.n	8002882 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800287c:	4b33      	ldr	r3, [pc, #204]	@ (800294c <HAL_RCC_GetSysClockFreq+0xfc>)
 800287e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002880:	e05d      	b.n	800293e <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8002882:	4b33      	ldr	r3, [pc, #204]	@ (8002950 <HAL_RCC_GetSysClockFreq+0x100>)
 8002884:	613b      	str	r3, [r7, #16]
      break;
 8002886:	e05a      	b.n	800293e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002888:	4b32      	ldr	r3, [pc, #200]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x104>)
 800288a:	613b      	str	r3, [r7, #16]
      break;
 800288c:	e057      	b.n	800293e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	0c9b      	lsrs	r3, r3, #18
 8002892:	220f      	movs	r2, #15
 8002894:	4013      	ands	r3, r2
 8002896:	4a30      	ldr	r2, [pc, #192]	@ (8002958 <HAL_RCC_GetSysClockFreq+0x108>)
 8002898:	5cd3      	ldrb	r3, [r2, r3]
 800289a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	0d9b      	lsrs	r3, r3, #22
 80028a0:	2203      	movs	r2, #3
 80028a2:	4013      	ands	r3, r2
 80028a4:	3301      	adds	r3, #1
 80028a6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028a8:	4b27      	ldr	r3, [pc, #156]	@ (8002948 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028aa:	68da      	ldr	r2, [r3, #12]
 80028ac:	2380      	movs	r3, #128	@ 0x80
 80028ae:	025b      	lsls	r3, r3, #9
 80028b0:	4013      	ands	r3, r2
 80028b2:	d00f      	beq.n	80028d4 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80028b4:	68b9      	ldr	r1, [r7, #8]
 80028b6:	000a      	movs	r2, r1
 80028b8:	0152      	lsls	r2, r2, #5
 80028ba:	1a52      	subs	r2, r2, r1
 80028bc:	0193      	lsls	r3, r2, #6
 80028be:	1a9b      	subs	r3, r3, r2
 80028c0:	00db      	lsls	r3, r3, #3
 80028c2:	185b      	adds	r3, r3, r1
 80028c4:	025b      	lsls	r3, r3, #9
 80028c6:	6879      	ldr	r1, [r7, #4]
 80028c8:	0018      	movs	r0, r3
 80028ca:	f7fd fc25 	bl	8000118 <__udivsi3>
 80028ce:	0003      	movs	r3, r0
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	e023      	b.n	800291c <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80028d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002948 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2210      	movs	r2, #16
 80028da:	4013      	ands	r3, r2
 80028dc:	d00f      	beq.n	80028fe <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80028de:	68b9      	ldr	r1, [r7, #8]
 80028e0:	000a      	movs	r2, r1
 80028e2:	0152      	lsls	r2, r2, #5
 80028e4:	1a52      	subs	r2, r2, r1
 80028e6:	0193      	lsls	r3, r2, #6
 80028e8:	1a9b      	subs	r3, r3, r2
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	185b      	adds	r3, r3, r1
 80028ee:	021b      	lsls	r3, r3, #8
 80028f0:	6879      	ldr	r1, [r7, #4]
 80028f2:	0018      	movs	r0, r3
 80028f4:	f7fd fc10 	bl	8000118 <__udivsi3>
 80028f8:	0003      	movs	r3, r0
 80028fa:	617b      	str	r3, [r7, #20]
 80028fc:	e00e      	b.n	800291c <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80028fe:	68b9      	ldr	r1, [r7, #8]
 8002900:	000a      	movs	r2, r1
 8002902:	0152      	lsls	r2, r2, #5
 8002904:	1a52      	subs	r2, r2, r1
 8002906:	0193      	lsls	r3, r2, #6
 8002908:	1a9b      	subs	r3, r3, r2
 800290a:	00db      	lsls	r3, r3, #3
 800290c:	185b      	adds	r3, r3, r1
 800290e:	029b      	lsls	r3, r3, #10
 8002910:	6879      	ldr	r1, [r7, #4]
 8002912:	0018      	movs	r0, r3
 8002914:	f7fd fc00 	bl	8000118 <__udivsi3>
 8002918:	0003      	movs	r3, r0
 800291a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	613b      	str	r3, [r7, #16]
      break;
 8002920:	e00d      	b.n	800293e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002922:	4b09      	ldr	r3, [pc, #36]	@ (8002948 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	0b5b      	lsrs	r3, r3, #13
 8002928:	2207      	movs	r2, #7
 800292a:	4013      	ands	r3, r2
 800292c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	3301      	adds	r3, #1
 8002932:	2280      	movs	r2, #128	@ 0x80
 8002934:	0212      	lsls	r2, r2, #8
 8002936:	409a      	lsls	r2, r3
 8002938:	0013      	movs	r3, r2
 800293a:	613b      	str	r3, [r7, #16]
      break;
 800293c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800293e:	693b      	ldr	r3, [r7, #16]
}
 8002940:	0018      	movs	r0, r3
 8002942:	46bd      	mov	sp, r7
 8002944:	b006      	add	sp, #24
 8002946:	bd80      	pop	{r7, pc}
 8002948:	40021000 	.word	0x40021000
 800294c:	003d0900 	.word	0x003d0900
 8002950:	00f42400 	.word	0x00f42400
 8002954:	007a1200 	.word	0x007a1200
 8002958:	08005ad8 	.word	0x08005ad8

0800295c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002960:	4b02      	ldr	r3, [pc, #8]	@ (800296c <HAL_RCC_GetHCLKFreq+0x10>)
 8002962:	681b      	ldr	r3, [r3, #0]
}
 8002964:	0018      	movs	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	46c0      	nop			@ (mov r8, r8)
 800296c:	20000004 	.word	0x20000004

08002970 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002974:	f7ff fff2 	bl	800295c <HAL_RCC_GetHCLKFreq>
 8002978:	0001      	movs	r1, r0
 800297a:	4b06      	ldr	r3, [pc, #24]	@ (8002994 <HAL_RCC_GetPCLK1Freq+0x24>)
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	0a1b      	lsrs	r3, r3, #8
 8002980:	2207      	movs	r2, #7
 8002982:	4013      	ands	r3, r2
 8002984:	4a04      	ldr	r2, [pc, #16]	@ (8002998 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002986:	5cd3      	ldrb	r3, [r2, r3]
 8002988:	40d9      	lsrs	r1, r3
 800298a:	000b      	movs	r3, r1
}
 800298c:	0018      	movs	r0, r3
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	46c0      	nop			@ (mov r8, r8)
 8002994:	40021000 	.word	0x40021000
 8002998:	08005ad0 	.word	0x08005ad0

0800299c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029a0:	f7ff ffdc 	bl	800295c <HAL_RCC_GetHCLKFreq>
 80029a4:	0001      	movs	r1, r0
 80029a6:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	0adb      	lsrs	r3, r3, #11
 80029ac:	2207      	movs	r2, #7
 80029ae:	4013      	ands	r3, r2
 80029b0:	4a04      	ldr	r2, [pc, #16]	@ (80029c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029b2:	5cd3      	ldrb	r3, [r2, r3]
 80029b4:	40d9      	lsrs	r1, r3
 80029b6:	000b      	movs	r3, r1
}
 80029b8:	0018      	movs	r0, r3
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	46c0      	nop			@ (mov r8, r8)
 80029c0:	40021000 	.word	0x40021000
 80029c4:	08005ad0 	.word	0x08005ad0

080029c8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80029d0:	2317      	movs	r3, #23
 80029d2:	18fb      	adds	r3, r7, r3
 80029d4:	2200      	movs	r2, #0
 80029d6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2220      	movs	r2, #32
 80029de:	4013      	ands	r3, r2
 80029e0:	d106      	bne.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	2380      	movs	r3, #128	@ 0x80
 80029e8:	011b      	lsls	r3, r3, #4
 80029ea:	4013      	ands	r3, r2
 80029ec:	d100      	bne.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80029ee:	e104      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029f0:	4bb9      	ldr	r3, [pc, #740]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80029f4:	2380      	movs	r3, #128	@ 0x80
 80029f6:	055b      	lsls	r3, r3, #21
 80029f8:	4013      	ands	r3, r2
 80029fa:	d10a      	bne.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029fc:	4bb6      	ldr	r3, [pc, #728]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a00:	4bb5      	ldr	r3, [pc, #724]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a02:	2180      	movs	r1, #128	@ 0x80
 8002a04:	0549      	lsls	r1, r1, #21
 8002a06:	430a      	orrs	r2, r1
 8002a08:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002a0a:	2317      	movs	r3, #23
 8002a0c:	18fb      	adds	r3, r7, r3
 8002a0e:	2201      	movs	r2, #1
 8002a10:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a12:	4bb2      	ldr	r3, [pc, #712]	@ (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	2380      	movs	r3, #128	@ 0x80
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	d11a      	bne.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a1e:	4baf      	ldr	r3, [pc, #700]	@ (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	4bae      	ldr	r3, [pc, #696]	@ (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002a24:	2180      	movs	r1, #128	@ 0x80
 8002a26:	0049      	lsls	r1, r1, #1
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a2c:	f7fe fb66 	bl	80010fc <HAL_GetTick>
 8002a30:	0003      	movs	r3, r0
 8002a32:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a34:	e008      	b.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a36:	f7fe fb61 	bl	80010fc <HAL_GetTick>
 8002a3a:	0002      	movs	r2, r0
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b64      	cmp	r3, #100	@ 0x64
 8002a42:	d901      	bls.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e143      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a48:	4ba4      	ldr	r3, [pc, #656]	@ (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	2380      	movs	r3, #128	@ 0x80
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	4013      	ands	r3, r2
 8002a52:	d0f0      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002a54:	4ba0      	ldr	r3, [pc, #640]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	23c0      	movs	r3, #192	@ 0xc0
 8002a5a:	039b      	lsls	r3, r3, #14
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	23c0      	movs	r3, #192	@ 0xc0
 8002a66:	039b      	lsls	r3, r3, #14
 8002a68:	4013      	ands	r3, r2
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d107      	bne.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	23c0      	movs	r3, #192	@ 0xc0
 8002a76:	039b      	lsls	r3, r3, #14
 8002a78:	4013      	ands	r3, r2
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d013      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	23c0      	movs	r3, #192	@ 0xc0
 8002a86:	029b      	lsls	r3, r3, #10
 8002a88:	401a      	ands	r2, r3
 8002a8a:	23c0      	movs	r3, #192	@ 0xc0
 8002a8c:	029b      	lsls	r3, r3, #10
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d10a      	bne.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002a92:	4b91      	ldr	r3, [pc, #580]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	2380      	movs	r3, #128	@ 0x80
 8002a98:	029b      	lsls	r3, r3, #10
 8002a9a:	401a      	ands	r2, r3
 8002a9c:	2380      	movs	r3, #128	@ 0x80
 8002a9e:	029b      	lsls	r3, r3, #10
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d101      	bne.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e113      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002aa8:	4b8b      	ldr	r3, [pc, #556]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002aaa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002aac:	23c0      	movs	r3, #192	@ 0xc0
 8002aae:	029b      	lsls	r3, r3, #10
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d049      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	23c0      	movs	r3, #192	@ 0xc0
 8002ac0:	029b      	lsls	r3, r3, #10
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	68fa      	ldr	r2, [r7, #12]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d004      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d10d      	bne.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689a      	ldr	r2, [r3, #8]
 8002ad8:	23c0      	movs	r3, #192	@ 0xc0
 8002ada:	029b      	lsls	r3, r3, #10
 8002adc:	4013      	ands	r3, r2
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d034      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	2380      	movs	r3, #128	@ 0x80
 8002aea:	011b      	lsls	r3, r3, #4
 8002aec:	4013      	ands	r3, r2
 8002aee:	d02e      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002af0:	4b79      	ldr	r3, [pc, #484]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002af2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002af4:	4a7a      	ldr	r2, [pc, #488]	@ (8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002af6:	4013      	ands	r3, r2
 8002af8:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002afa:	4b77      	ldr	r3, [pc, #476]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002afc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002afe:	4b76      	ldr	r3, [pc, #472]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b00:	2180      	movs	r1, #128	@ 0x80
 8002b02:	0309      	lsls	r1, r1, #12
 8002b04:	430a      	orrs	r2, r1
 8002b06:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b08:	4b73      	ldr	r3, [pc, #460]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b0a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b0c:	4b72      	ldr	r3, [pc, #456]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b0e:	4975      	ldr	r1, [pc, #468]	@ (8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002b10:	400a      	ands	r2, r1
 8002b12:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002b14:	4b70      	ldr	r3, [pc, #448]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002b1a:	68fa      	ldr	r2, [r7, #12]
 8002b1c:	2380      	movs	r3, #128	@ 0x80
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	4013      	ands	r3, r2
 8002b22:	d014      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b24:	f7fe faea 	bl	80010fc <HAL_GetTick>
 8002b28:	0003      	movs	r3, r0
 8002b2a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b2c:	e009      	b.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b2e:	f7fe fae5 	bl	80010fc <HAL_GetTick>
 8002b32:	0002      	movs	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	4a6b      	ldr	r2, [pc, #428]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e0c6      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b42:	4b65      	ldr	r3, [pc, #404]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b46:	2380      	movs	r3, #128	@ 0x80
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	d0ef      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	2380      	movs	r3, #128	@ 0x80
 8002b54:	011b      	lsls	r3, r3, #4
 8002b56:	4013      	ands	r3, r2
 8002b58:	d01f      	beq.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	23c0      	movs	r3, #192	@ 0xc0
 8002b60:	029b      	lsls	r3, r3, #10
 8002b62:	401a      	ands	r2, r3
 8002b64:	23c0      	movs	r3, #192	@ 0xc0
 8002b66:	029b      	lsls	r3, r3, #10
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d10c      	bne.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002b6c:	4b5a      	ldr	r3, [pc, #360]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a5e      	ldr	r2, [pc, #376]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8002b72:	4013      	ands	r3, r2
 8002b74:	0019      	movs	r1, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	23c0      	movs	r3, #192	@ 0xc0
 8002b7c:	039b      	lsls	r3, r3, #14
 8002b7e:	401a      	ands	r2, r3
 8002b80:	4b55      	ldr	r3, [pc, #340]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b82:	430a      	orrs	r2, r1
 8002b84:	601a      	str	r2, [r3, #0]
 8002b86:	4b54      	ldr	r3, [pc, #336]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b88:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	23c0      	movs	r3, #192	@ 0xc0
 8002b90:	029b      	lsls	r3, r3, #10
 8002b92:	401a      	ands	r2, r3
 8002b94:	4b50      	ldr	r3, [pc, #320]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b96:	430a      	orrs	r2, r1
 8002b98:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	d01f      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	23c0      	movs	r3, #192	@ 0xc0
 8002baa:	029b      	lsls	r3, r3, #10
 8002bac:	401a      	ands	r2, r3
 8002bae:	23c0      	movs	r3, #192	@ 0xc0
 8002bb0:	029b      	lsls	r3, r3, #10
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d10c      	bne.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8002bb6:	4b48      	ldr	r3, [pc, #288]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a4c      	ldr	r2, [pc, #304]	@ (8002cec <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	0019      	movs	r1, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	23c0      	movs	r3, #192	@ 0xc0
 8002bc6:	039b      	lsls	r3, r3, #14
 8002bc8:	401a      	ands	r2, r3
 8002bca:	4b43      	ldr	r3, [pc, #268]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	4b41      	ldr	r3, [pc, #260]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bd2:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685a      	ldr	r2, [r3, #4]
 8002bd8:	23c0      	movs	r3, #192	@ 0xc0
 8002bda:	029b      	lsls	r3, r3, #10
 8002bdc:	401a      	ands	r2, r3
 8002bde:	4b3e      	ldr	r3, [pc, #248]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002be0:	430a      	orrs	r2, r1
 8002be2:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002be4:	2317      	movs	r3, #23
 8002be6:	18fb      	adds	r3, r7, r3
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d105      	bne.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bee:	4b3a      	ldr	r3, [pc, #232]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002bf2:	4b39      	ldr	r3, [pc, #228]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bf4:	493e      	ldr	r1, [pc, #248]	@ (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8002bf6:	400a      	ands	r2, r1
 8002bf8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	4013      	ands	r3, r2
 8002c02:	d009      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c04:	4b34      	ldr	r3, [pc, #208]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c08:	2203      	movs	r2, #3
 8002c0a:	4393      	bics	r3, r2
 8002c0c:	0019      	movs	r1, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	68da      	ldr	r2, [r3, #12]
 8002c12:	4b31      	ldr	r3, [pc, #196]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c14:	430a      	orrs	r2, r1
 8002c16:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2202      	movs	r2, #2
 8002c1e:	4013      	ands	r3, r2
 8002c20:	d009      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c22:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c26:	220c      	movs	r2, #12
 8002c28:	4393      	bics	r3, r2
 8002c2a:	0019      	movs	r1, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	691a      	ldr	r2, [r3, #16]
 8002c30:	4b29      	ldr	r3, [pc, #164]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c32:	430a      	orrs	r2, r1
 8002c34:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	2204      	movs	r2, #4
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	d009      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c40:	4b25      	ldr	r3, [pc, #148]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c44:	4a2b      	ldr	r2, [pc, #172]	@ (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8002c46:	4013      	ands	r3, r2
 8002c48:	0019      	movs	r1, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	695a      	ldr	r2, [r3, #20]
 8002c4e:	4b22      	ldr	r3, [pc, #136]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c50:	430a      	orrs	r2, r1
 8002c52:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2208      	movs	r2, #8
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d009      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c5e:	4b1e      	ldr	r3, [pc, #120]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c62:	4a25      	ldr	r2, [pc, #148]	@ (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002c64:	4013      	ands	r3, r2
 8002c66:	0019      	movs	r1, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	699a      	ldr	r2, [r3, #24]
 8002c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	2380      	movs	r3, #128	@ 0x80
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	d009      	beq.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c7e:	4b16      	ldr	r3, [pc, #88]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c82:	4a17      	ldr	r2, [pc, #92]	@ (8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002c84:	4013      	ands	r3, r2
 8002c86:	0019      	movs	r1, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	69da      	ldr	r2, [r3, #28]
 8002c8c:	4b12      	ldr	r3, [pc, #72]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2240      	movs	r2, #64	@ 0x40
 8002c98:	4013      	ands	r3, r2
 8002c9a:	d009      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ca0:	4a16      	ldr	r2, [pc, #88]	@ (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	0019      	movs	r1, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002caa:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002cac:	430a      	orrs	r2, r1
 8002cae:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2280      	movs	r2, #128	@ 0x80
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	d009      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002cba:	4b07      	ldr	r3, [pc, #28]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cbe:	4a10      	ldr	r2, [pc, #64]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	0019      	movs	r1, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a1a      	ldr	r2, [r3, #32]
 8002cc8:	4b03      	ldr	r3, [pc, #12]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	0018      	movs	r0, r3
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	b006      	add	sp, #24
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	40007000 	.word	0x40007000
 8002ce0:	fffcffff 	.word	0xfffcffff
 8002ce4:	fff7ffff 	.word	0xfff7ffff
 8002ce8:	00001388 	.word	0x00001388
 8002cec:	ffcfffff 	.word	0xffcfffff
 8002cf0:	efffffff 	.word	0xefffffff
 8002cf4:	fffff3ff 	.word	0xfffff3ff
 8002cf8:	ffffcfff 	.word	0xffffcfff
 8002cfc:	fbffffff 	.word	0xfbffffff
 8002d00:	fff3ffff 	.word	0xfff3ffff

08002d04 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002d04:	b5b0      	push	{r4, r5, r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d0c:	230f      	movs	r3, #15
 8002d0e:	18fb      	adds	r3, r7, r3
 8002d10:	2201      	movs	r2, #1
 8002d12:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e088      	b.n	8002e30 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2221      	movs	r2, #33	@ 0x21
 8002d22:	5c9b      	ldrb	r3, [r3, r2]
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d107      	bne.n	8002d3a <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2220      	movs	r2, #32
 8002d2e:	2100      	movs	r1, #0
 8002d30:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	0018      	movs	r0, r3
 8002d36:	f7fd ffc9 	bl	8000ccc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2221      	movs	r2, #33	@ 0x21
 8002d3e:	2102      	movs	r1, #2
 8002d40:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	2210      	movs	r2, #16
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	2b10      	cmp	r3, #16
 8002d4e:	d05f      	beq.n	8002e10 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	22ca      	movs	r2, #202	@ 0xca
 8002d56:	625a      	str	r2, [r3, #36]	@ 0x24
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2253      	movs	r2, #83	@ 0x53
 8002d5e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002d60:	250f      	movs	r5, #15
 8002d62:	197c      	adds	r4, r7, r5
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	0018      	movs	r0, r3
 8002d68:	f000 f9ce 	bl	8003108 <RTC_EnterInitMode>
 8002d6c:	0003      	movs	r3, r0
 8002d6e:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8002d70:	0028      	movs	r0, r5
 8002d72:	183b      	adds	r3, r7, r0
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d12c      	bne.n	8002dd4 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	492c      	ldr	r1, [pc, #176]	@ (8002e38 <HAL_RTC_Init+0x134>)
 8002d86:	400a      	ands	r2, r1
 8002d88:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	6899      	ldr	r1, [r3, #8]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	430a      	orrs	r2, r1
 8002da6:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	68d2      	ldr	r2, [r2, #12]
 8002db0:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6919      	ldr	r1, [r3, #16]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	041a      	lsls	r2, r3, #16
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002dc6:	183c      	adds	r4, r7, r0
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	0018      	movs	r0, r3
 8002dcc:	f000 f9e0 	bl	8003190 <RTC_ExitInitMode>
 8002dd0:	0003      	movs	r3, r0
 8002dd2:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8002dd4:	230f      	movs	r3, #15
 8002dd6:	18fb      	adds	r3, r7, r3
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d113      	bne.n	8002e06 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2103      	movs	r1, #3
 8002dea:	438a      	bics	r2, r1
 8002dec:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	69da      	ldr	r2, [r3, #28]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	695b      	ldr	r3, [r3, #20]
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	430a      	orrs	r2, r1
 8002e04:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	22ff      	movs	r2, #255	@ 0xff
 8002e0c:	625a      	str	r2, [r3, #36]	@ 0x24
 8002e0e:	e003      	b.n	8002e18 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002e10:	230f      	movs	r3, #15
 8002e12:	18fb      	adds	r3, r7, r3
 8002e14:	2200      	movs	r2, #0
 8002e16:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8002e18:	230f      	movs	r3, #15
 8002e1a:	18fb      	adds	r3, r7, r3
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d103      	bne.n	8002e2a <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2221      	movs	r2, #33	@ 0x21
 8002e26:	2101      	movs	r1, #1
 8002e28:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002e2a:	230f      	movs	r3, #15
 8002e2c:	18fb      	adds	r3, r7, r3
 8002e2e:	781b      	ldrb	r3, [r3, #0]
}
 8002e30:	0018      	movs	r0, r3
 8002e32:	46bd      	mov	sp, r7
 8002e34:	b004      	add	sp, #16
 8002e36:	bdb0      	pop	{r4, r5, r7, pc}
 8002e38:	ff8fffbf 	.word	0xff8fffbf

08002e3c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002e3c:	b5b0      	push	{r4, r5, r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2220      	movs	r2, #32
 8002e50:	5c9b      	ldrb	r3, [r3, r2]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d101      	bne.n	8002e5a <HAL_RTC_SetTime+0x1e>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e092      	b.n	8002f80 <HAL_RTC_SetTime+0x144>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2220      	movs	r2, #32
 8002e5e:	2101      	movs	r1, #1
 8002e60:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2221      	movs	r2, #33	@ 0x21
 8002e66:	2102      	movs	r1, #2
 8002e68:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d125      	bne.n	8002ebc <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	2240      	movs	r2, #64	@ 0x40
 8002e78:	4013      	ands	r3, r2
 8002e7a:	d102      	bne.n	8002e82 <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	0018      	movs	r0, r3
 8002e88:	f000 f9ac 	bl	80031e4 <RTC_ByteToBcd2>
 8002e8c:	0003      	movs	r3, r0
 8002e8e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	785b      	ldrb	r3, [r3, #1]
 8002e94:	0018      	movs	r0, r3
 8002e96:	f000 f9a5 	bl	80031e4 <RTC_ByteToBcd2>
 8002e9a:	0003      	movs	r3, r0
 8002e9c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002e9e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	789b      	ldrb	r3, [r3, #2]
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	f000 f99d 	bl	80031e4 <RTC_ByteToBcd2>
 8002eaa:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002eac:	0022      	movs	r2, r4
 8002eae:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	78db      	ldrb	r3, [r3, #3]
 8002eb4:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	617b      	str	r3, [r7, #20]
 8002eba:	e017      	b.n	8002eec <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	2240      	movs	r2, #64	@ 0x40
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	d102      	bne.n	8002ece <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	785b      	ldrb	r3, [r3, #1]
 8002ed8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002eda:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002edc:	68ba      	ldr	r2, [r7, #8]
 8002ede:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002ee0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	78db      	ldrb	r3, [r3, #3]
 8002ee6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	22ca      	movs	r2, #202	@ 0xca
 8002ef2:	625a      	str	r2, [r3, #36]	@ 0x24
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2253      	movs	r2, #83	@ 0x53
 8002efa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002efc:	2513      	movs	r5, #19
 8002efe:	197c      	adds	r4, r7, r5
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	0018      	movs	r0, r3
 8002f04:	f000 f900 	bl	8003108 <RTC_EnterInitMode>
 8002f08:	0003      	movs	r3, r0
 8002f0a:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8002f0c:	0028      	movs	r0, r5
 8002f0e:	183b      	adds	r3, r7, r0
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d120      	bne.n	8002f58 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	697a      	ldr	r2, [r7, #20]
 8002f1c:	491a      	ldr	r1, [pc, #104]	@ (8002f88 <HAL_RTC_SetTime+0x14c>)
 8002f1e:	400a      	ands	r2, r1
 8002f20:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4917      	ldr	r1, [pc, #92]	@ (8002f8c <HAL_RTC_SetTime+0x150>)
 8002f2e:	400a      	ands	r2, r1
 8002f30:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6899      	ldr	r1, [r3, #8]
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	68da      	ldr	r2, [r3, #12]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	431a      	orrs	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002f4a:	183c      	adds	r4, r7, r0
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	0018      	movs	r0, r3
 8002f50:	f000 f91e 	bl	8003190 <RTC_ExitInitMode>
 8002f54:	0003      	movs	r3, r0
 8002f56:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8002f58:	2313      	movs	r3, #19
 8002f5a:	18fb      	adds	r3, r7, r3
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d103      	bne.n	8002f6a <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2221      	movs	r2, #33	@ 0x21
 8002f66:	2101      	movs	r1, #1
 8002f68:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	22ff      	movs	r2, #255	@ 0xff
 8002f70:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2220      	movs	r2, #32
 8002f76:	2100      	movs	r1, #0
 8002f78:	5499      	strb	r1, [r3, r2]

  return status;
 8002f7a:	2313      	movs	r3, #19
 8002f7c:	18fb      	adds	r3, r7, r3
 8002f7e:	781b      	ldrb	r3, [r3, #0]
}
 8002f80:	0018      	movs	r0, r3
 8002f82:	46bd      	mov	sp, r7
 8002f84:	b006      	add	sp, #24
 8002f86:	bdb0      	pop	{r4, r5, r7, pc}
 8002f88:	007f7f7f 	.word	0x007f7f7f
 8002f8c:	fffbffff 	.word	0xfffbffff

08002f90 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002f90:	b5b0      	push	{r4, r5, r7, lr}
 8002f92:	b086      	sub	sp, #24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	5c9b      	ldrb	r3, [r3, r2]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d101      	bne.n	8002fae <HAL_RTC_SetDate+0x1e>
 8002faa:	2302      	movs	r3, #2
 8002fac:	e07e      	b.n	80030ac <HAL_RTC_SetDate+0x11c>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2221      	movs	r2, #33	@ 0x21
 8002fba:	2102      	movs	r1, #2
 8002fbc:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10e      	bne.n	8002fe2 <HAL_RTC_SetDate+0x52>
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	785b      	ldrb	r3, [r3, #1]
 8002fc8:	001a      	movs	r2, r3
 8002fca:	2310      	movs	r3, #16
 8002fcc:	4013      	ands	r3, r2
 8002fce:	d008      	beq.n	8002fe2 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	785b      	ldrb	r3, [r3, #1]
 8002fd4:	2210      	movs	r2, #16
 8002fd6:	4393      	bics	r3, r2
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	330a      	adds	r3, #10
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d11c      	bne.n	8003022 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	78db      	ldrb	r3, [r3, #3]
 8002fec:	0018      	movs	r0, r3
 8002fee:	f000 f8f9 	bl	80031e4 <RTC_ByteToBcd2>
 8002ff2:	0003      	movs	r3, r0
 8002ff4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	785b      	ldrb	r3, [r3, #1]
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	f000 f8f2 	bl	80031e4 <RTC_ByteToBcd2>
 8003000:	0003      	movs	r3, r0
 8003002:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003004:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	789b      	ldrb	r3, [r3, #2]
 800300a:	0018      	movs	r0, r3
 800300c:	f000 f8ea 	bl	80031e4 <RTC_ByteToBcd2>
 8003010:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003012:	0022      	movs	r2, r4
 8003014:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800301c:	4313      	orrs	r3, r2
 800301e:	617b      	str	r3, [r7, #20]
 8003020:	e00e      	b.n	8003040 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	78db      	ldrb	r3, [r3, #3]
 8003026:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	785b      	ldrb	r3, [r3, #1]
 800302c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800302e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003030:	68ba      	ldr	r2, [r7, #8]
 8003032:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003034:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800303c:	4313      	orrs	r3, r2
 800303e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	22ca      	movs	r2, #202	@ 0xca
 8003046:	625a      	str	r2, [r3, #36]	@ 0x24
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2253      	movs	r2, #83	@ 0x53
 800304e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003050:	2513      	movs	r5, #19
 8003052:	197c      	adds	r4, r7, r5
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	0018      	movs	r0, r3
 8003058:	f000 f856 	bl	8003108 <RTC_EnterInitMode>
 800305c:	0003      	movs	r3, r0
 800305e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8003060:	0028      	movs	r0, r5
 8003062:	183b      	adds	r3, r7, r0
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d10c      	bne.n	8003084 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	697a      	ldr	r2, [r7, #20]
 8003070:	4910      	ldr	r1, [pc, #64]	@ (80030b4 <HAL_RTC_SetDate+0x124>)
 8003072:	400a      	ands	r2, r1
 8003074:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003076:	183c      	adds	r4, r7, r0
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	0018      	movs	r0, r3
 800307c:	f000 f888 	bl	8003190 <RTC_ExitInitMode>
 8003080:	0003      	movs	r3, r0
 8003082:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8003084:	2313      	movs	r3, #19
 8003086:	18fb      	adds	r3, r7, r3
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d103      	bne.n	8003096 <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2221      	movs	r2, #33	@ 0x21
 8003092:	2101      	movs	r1, #1
 8003094:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	22ff      	movs	r2, #255	@ 0xff
 800309c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2220      	movs	r2, #32
 80030a2:	2100      	movs	r1, #0
 80030a4:	5499      	strb	r1, [r3, r2]

  return status;
 80030a6:	2313      	movs	r3, #19
 80030a8:	18fb      	adds	r3, r7, r3
 80030aa:	781b      	ldrb	r3, [r3, #0]
}
 80030ac:	0018      	movs	r0, r3
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b006      	add	sp, #24
 80030b2:	bdb0      	pop	{r4, r5, r7, pc}
 80030b4:	00ffff3f 	.word	0x00ffff3f

080030b8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80030c0:	2300      	movs	r3, #0
 80030c2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003104 <HAL_RTC_WaitForSynchro+0x4c>)
 80030ca:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030cc:	f7fe f816 	bl	80010fc <HAL_GetTick>
 80030d0:	0003      	movs	r3, r0
 80030d2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80030d4:	e00a      	b.n	80030ec <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80030d6:	f7fe f811 	bl	80010fc <HAL_GetTick>
 80030da:	0002      	movs	r2, r0
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	1ad2      	subs	r2, r2, r3
 80030e0:	23fa      	movs	r3, #250	@ 0xfa
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d901      	bls.n	80030ec <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e006      	b.n	80030fa <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	2220      	movs	r2, #32
 80030f4:	4013      	ands	r3, r2
 80030f6:	d0ee      	beq.n	80030d6 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	0018      	movs	r0, r3
 80030fc:	46bd      	mov	sp, r7
 80030fe:	b004      	add	sp, #16
 8003100:	bd80      	pop	{r7, pc}
 8003102:	46c0      	nop			@ (mov r8, r8)
 8003104:	0001ff5f 	.word	0x0001ff5f

08003108 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003110:	2300      	movs	r3, #0
 8003112:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003114:	230f      	movs	r3, #15
 8003116:	18fb      	adds	r3, r7, r3
 8003118:	2200      	movs	r2, #0
 800311a:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	2240      	movs	r2, #64	@ 0x40
 8003124:	4013      	ands	r3, r2
 8003126:	d12c      	bne.n	8003182 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	68da      	ldr	r2, [r3, #12]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	2180      	movs	r1, #128	@ 0x80
 8003134:	430a      	orrs	r2, r1
 8003136:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003138:	f7fd ffe0 	bl	80010fc <HAL_GetTick>
 800313c:	0003      	movs	r3, r0
 800313e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003140:	e014      	b.n	800316c <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003142:	f7fd ffdb 	bl	80010fc <HAL_GetTick>
 8003146:	0002      	movs	r2, r0
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	1ad2      	subs	r2, r2, r3
 800314c:	200f      	movs	r0, #15
 800314e:	183b      	adds	r3, r7, r0
 8003150:	1839      	adds	r1, r7, r0
 8003152:	7809      	ldrb	r1, [r1, #0]
 8003154:	7019      	strb	r1, [r3, #0]
 8003156:	23fa      	movs	r3, #250	@ 0xfa
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	429a      	cmp	r2, r3
 800315c:	d906      	bls.n	800316c <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2221      	movs	r2, #33	@ 0x21
 8003162:	2104      	movs	r1, #4
 8003164:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8003166:	183b      	adds	r3, r7, r0
 8003168:	2201      	movs	r2, #1
 800316a:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	2240      	movs	r2, #64	@ 0x40
 8003174:	4013      	ands	r3, r2
 8003176:	d104      	bne.n	8003182 <RTC_EnterInitMode+0x7a>
 8003178:	230f      	movs	r3, #15
 800317a:	18fb      	adds	r3, r7, r3
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	2b01      	cmp	r3, #1
 8003180:	d1df      	bne.n	8003142 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8003182:	230f      	movs	r3, #15
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	781b      	ldrb	r3, [r3, #0]
}
 8003188:	0018      	movs	r0, r3
 800318a:	46bd      	mov	sp, r7
 800318c:	b004      	add	sp, #16
 800318e:	bd80      	pop	{r7, pc}

08003190 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003190:	b590      	push	{r4, r7, lr}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003198:	240f      	movs	r4, #15
 800319a:	193b      	adds	r3, r7, r4
 800319c:	2200      	movs	r2, #0
 800319e:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68da      	ldr	r2, [r3, #12]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	2180      	movs	r1, #128	@ 0x80
 80031ac:	438a      	bics	r2, r1
 80031ae:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	2220      	movs	r2, #32
 80031b8:	4013      	ands	r3, r2
 80031ba:	d10c      	bne.n	80031d6 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	0018      	movs	r0, r3
 80031c0:	f7ff ff7a 	bl	80030b8 <HAL_RTC_WaitForSynchro>
 80031c4:	1e03      	subs	r3, r0, #0
 80031c6:	d006      	beq.n	80031d6 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2221      	movs	r2, #33	@ 0x21
 80031cc:	2104      	movs	r1, #4
 80031ce:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 80031d0:	193b      	adds	r3, r7, r4
 80031d2:	2201      	movs	r2, #1
 80031d4:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80031d6:	230f      	movs	r3, #15
 80031d8:	18fb      	adds	r3, r7, r3
 80031da:	781b      	ldrb	r3, [r3, #0]
}
 80031dc:	0018      	movs	r0, r3
 80031de:	46bd      	mov	sp, r7
 80031e0:	b005      	add	sp, #20
 80031e2:	bd90      	pop	{r4, r7, pc}

080031e4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	0002      	movs	r2, r0
 80031ec:	1dfb      	adds	r3, r7, #7
 80031ee:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80031f0:	2300      	movs	r3, #0
 80031f2:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80031f4:	e007      	b.n	8003206 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	3301      	adds	r3, #1
 80031fa:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80031fc:	1dfb      	adds	r3, r7, #7
 80031fe:	1dfa      	adds	r2, r7, #7
 8003200:	7812      	ldrb	r2, [r2, #0]
 8003202:	3a0a      	subs	r2, #10
 8003204:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8003206:	1dfb      	adds	r3, r7, #7
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	2b09      	cmp	r3, #9
 800320c:	d8f3      	bhi.n	80031f6 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	b2db      	uxtb	r3, r3
 8003212:	011b      	lsls	r3, r3, #4
 8003214:	b2da      	uxtb	r2, r3
 8003216:	1dfb      	adds	r3, r7, #7
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	4313      	orrs	r3, r2
 800321c:	b2db      	uxtb	r3, r3
}
 800321e:	0018      	movs	r0, r3
 8003220:	46bd      	mov	sp, r7
 8003222:	b004      	add	sp, #16
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003234:	4b64      	ldr	r3, [pc, #400]	@ (80033c8 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	22fa      	movs	r2, #250	@ 0xfa
 800323a:	01d1      	lsls	r1, r2, #7
 800323c:	0018      	movs	r0, r3
 800323e:	f7fc ff6b 	bl	8000118 <__udivsi3>
 8003242:	0003      	movs	r3, r0
 8003244:	001a      	movs	r2, r3
 8003246:	0013      	movs	r3, r2
 8003248:	015b      	lsls	r3, r3, #5
 800324a:	1a9b      	subs	r3, r3, r2
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	189b      	adds	r3, r3, r2
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2220      	movs	r2, #32
 8003258:	5c9b      	ldrb	r3, [r3, r2]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d101      	bne.n	8003262 <HAL_RTCEx_SetWakeUpTimer_IT+0x3a>
 800325e:	2302      	movs	r3, #2
 8003260:	e0ad      	b.n	80033be <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2220      	movs	r2, #32
 8003266:	2101      	movs	r1, #1
 8003268:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2221      	movs	r2, #33	@ 0x21
 800326e:	2102      	movs	r1, #2
 8003270:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	22ca      	movs	r2, #202	@ 0xca
 8003278:	625a      	str	r2, [r3, #36]	@ 0x24
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2253      	movs	r2, #83	@ 0x53
 8003280:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	689a      	ldr	r2, [r3, #8]
 8003288:	2380      	movs	r3, #128	@ 0x80
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	4013      	ands	r3, r2
 800328e:	d019      	beq.n	80032c4 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	3b01      	subs	r3, #1
 8003294:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10d      	bne.n	80032b8 <HAL_RTCEx_SetWakeUpTimer_IT+0x90>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	22ff      	movs	r2, #255	@ 0xff
 80032a2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2221      	movs	r2, #33	@ 0x21
 80032a8:	2103      	movs	r1, #3
 80032aa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2220      	movs	r2, #32
 80032b0:	2100      	movs	r1, #0
 80032b2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e082      	b.n	80033be <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	2204      	movs	r2, #4
 80032c0:	4013      	ands	r3, r2
 80032c2:	d1e5      	bne.n	8003290 <HAL_RTCEx_SetWakeUpTimer_IT+0x68>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	689a      	ldr	r2, [r3, #8]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	493f      	ldr	r1, [pc, #252]	@ (80033cc <HAL_RTCEx_SetWakeUpTimer_IT+0x1a4>)
 80032d0:	400a      	ands	r2, r1
 80032d2:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	22ff      	movs	r2, #255	@ 0xff
 80032dc:	401a      	ands	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	493b      	ldr	r1, [pc, #236]	@ (80033d0 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a8>)
 80032e4:	430a      	orrs	r2, r1
 80032e6:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80032e8:	4b37      	ldr	r3, [pc, #220]	@ (80033c8 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	22fa      	movs	r2, #250	@ 0xfa
 80032ee:	01d1      	lsls	r1, r2, #7
 80032f0:	0018      	movs	r0, r3
 80032f2:	f7fc ff11 	bl	8000118 <__udivsi3>
 80032f6:	0003      	movs	r3, r0
 80032f8:	001a      	movs	r2, r3
 80032fa:	0013      	movs	r3, r2
 80032fc:	015b      	lsls	r3, r3, #5
 80032fe:	1a9b      	subs	r3, r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	189b      	adds	r3, r3, r2
 8003304:	00db      	lsls	r3, r3, #3
 8003306:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	3b01      	subs	r3, #1
 800330c:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10d      	bne.n	8003330 <HAL_RTCEx_SetWakeUpTimer_IT+0x108>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	22ff      	movs	r2, #255	@ 0xff
 800331a:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2221      	movs	r2, #33	@ 0x21
 8003320:	2103      	movs	r1, #3
 8003322:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2220      	movs	r2, #32
 8003328:	2100      	movs	r1, #0
 800332a:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 800332c:	2303      	movs	r3, #3
 800332e:	e046      	b.n	80033be <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	2204      	movs	r2, #4
 8003338:	4013      	ands	r3, r2
 800333a:	d0e5      	beq.n	8003308 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689a      	ldr	r2, [r3, #8]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2107      	movs	r1, #7
 8003348:	438a      	bics	r2, r1
 800334a:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6899      	ldr	r1, [r3, #8]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	430a      	orrs	r2, r1
 800335a:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	68ba      	ldr	r2, [r7, #8]
 8003362:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003364:	4b1b      	ldr	r3, [pc, #108]	@ (80033d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	4b1a      	ldr	r3, [pc, #104]	@ (80033d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 800336a:	2180      	movs	r1, #128	@ 0x80
 800336c:	0349      	lsls	r1, r1, #13
 800336e:	430a      	orrs	r2, r1
 8003370:	601a      	str	r2, [r3, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8003372:	4b18      	ldr	r3, [pc, #96]	@ (80033d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8003374:	689a      	ldr	r2, [r3, #8]
 8003376:	4b17      	ldr	r3, [pc, #92]	@ (80033d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 8003378:	2180      	movs	r1, #128	@ 0x80
 800337a:	0349      	lsls	r1, r1, #13
 800337c:	430a      	orrs	r2, r1
 800337e:	609a      	str	r2, [r3, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689a      	ldr	r2, [r3, #8]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2180      	movs	r1, #128	@ 0x80
 800338c:	01c9      	lsls	r1, r1, #7
 800338e:	430a      	orrs	r2, r1
 8003390:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2180      	movs	r1, #128	@ 0x80
 800339e:	00c9      	lsls	r1, r1, #3
 80033a0:	430a      	orrs	r2, r1
 80033a2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	22ff      	movs	r2, #255	@ 0xff
 80033aa:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2221      	movs	r2, #33	@ 0x21
 80033b0:	2101      	movs	r1, #1
 80033b2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2220      	movs	r2, #32
 80033b8:	2100      	movs	r1, #0
 80033ba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	0018      	movs	r0, r3
 80033c0:	46bd      	mov	sp, r7
 80033c2:	b006      	add	sp, #24
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	46c0      	nop			@ (mov r8, r8)
 80033c8:	20000004 	.word	0x20000004
 80033cc:	fffffbff 	.word	0xfffffbff
 80033d0:	fffffb7f 	.word	0xfffffb7f
 80033d4:	40010400 	.word	0x40010400

080033d8 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2220      	movs	r2, #32
 80033e8:	5c9b      	ldrb	r3, [r3, r2]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d101      	bne.n	80033f2 <HAL_RTCEx_DeactivateWakeUpTimer+0x1a>
 80033ee:	2302      	movs	r3, #2
 80033f0:	e04e      	b.n	8003490 <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2220      	movs	r2, #32
 80033f6:	2101      	movs	r1, #1
 80033f8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2221      	movs	r2, #33	@ 0x21
 80033fe:	2102      	movs	r1, #2
 8003400:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	22ca      	movs	r2, #202	@ 0xca
 8003408:	625a      	str	r2, [r3, #36]	@ 0x24
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2253      	movs	r2, #83	@ 0x53
 8003410:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	491e      	ldr	r1, [pc, #120]	@ (8003498 <HAL_RTCEx_DeactivateWakeUpTimer+0xc0>)
 800341e:	400a      	ands	r2, r1
 8003420:	609a      	str	r2, [r3, #8]

  /* In case interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	491b      	ldr	r1, [pc, #108]	@ (800349c <HAL_RTCEx_DeactivateWakeUpTimer+0xc4>)
 800342e:	400a      	ands	r2, r1
 8003430:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003432:	f7fd fe63 	bl	80010fc <HAL_GetTick>
 8003436:	0003      	movs	r3, r0
 8003438:	60fb      	str	r3, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800343a:	e016      	b.n	800346a <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800343c:	f7fd fe5e 	bl	80010fc <HAL_GetTick>
 8003440:	0002      	movs	r2, r0
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	1ad2      	subs	r2, r2, r3
 8003446:	23fa      	movs	r3, #250	@ 0xfa
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	429a      	cmp	r2, r3
 800344c:	d90d      	bls.n	800346a <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	22ff      	movs	r2, #255	@ 0xff
 8003454:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2221      	movs	r2, #33	@ 0x21
 800345a:	2103      	movs	r1, #3
 800345c:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2220      	movs	r2, #32
 8003462:	2100      	movs	r1, #0
 8003464:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e012      	b.n	8003490 <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	2204      	movs	r2, #4
 8003472:	4013      	ands	r3, r2
 8003474:	d0e2      	beq.n	800343c <HAL_RTCEx_DeactivateWakeUpTimer+0x64>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	22ff      	movs	r2, #255	@ 0xff
 800347c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2221      	movs	r2, #33	@ 0x21
 8003482:	2101      	movs	r1, #1
 8003484:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2220      	movs	r2, #32
 800348a:	2100      	movs	r1, #0
 800348c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	0018      	movs	r0, r3
 8003492:	46bd      	mov	sp, r7
 8003494:	b004      	add	sp, #16
 8003496:	bd80      	pop	{r7, pc}
 8003498:	fffffbff 	.word	0xfffffbff
 800349c:	ffffbfff 	.word	0xffffbfff

080034a0 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80034a8:	4b13      	ldr	r3, [pc, #76]	@ (80034f8 <HAL_RTCEx_WakeUpTimerIRQHandler+0x58>)
 80034aa:	2280      	movs	r2, #128	@ 0x80
 80034ac:	0352      	lsls	r2, r2, #13
 80034ae:	615a      	str	r2, [r3, #20]

  /* Get the Wakeup timer interrupt source enable status */
  if (__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(hrtc, RTC_IT_WUT) != RESET)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689a      	ldr	r2, [r3, #8]
 80034b6:	2380      	movs	r3, #128	@ 0x80
 80034b8:	01db      	lsls	r3, r3, #7
 80034ba:	4013      	ands	r3, r2
 80034bc:	d014      	beq.n	80034e8 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
  {
    /* Get the pending status of the Wakeup timer Interrupt */
    if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68da      	ldr	r2, [r3, #12]
 80034c4:	2380      	movs	r3, #128	@ 0x80
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	4013      	ands	r3, r2
 80034ca:	d00d      	beq.n	80034e8 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
    {
      /* Clear the Wakeup timer interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	22ff      	movs	r2, #255	@ 0xff
 80034d4:	401a      	ands	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4908      	ldr	r1, [pc, #32]	@ (80034fc <HAL_RTCEx_WakeUpTimerIRQHandler+0x5c>)
 80034dc:	430a      	orrs	r2, r1
 80034de:	60da      	str	r2, [r3, #12]

      /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	0018      	movs	r0, r3
 80034e4:	f7fd f932 	bl	800074c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2221      	movs	r2, #33	@ 0x21
 80034ec:	2101      	movs	r1, #1
 80034ee:	5499      	strb	r1, [r3, r2]
}
 80034f0:	46c0      	nop			@ (mov r8, r8)
 80034f2:	46bd      	mov	sp, r7
 80034f4:	b002      	add	sp, #8
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	40010400 	.word	0x40010400
 80034fc:	fffffb7f 	.word	0xfffffb7f

08003500 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e044      	b.n	800359c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003516:	2b00      	cmp	r3, #0
 8003518:	d107      	bne.n	800352a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2278      	movs	r2, #120	@ 0x78
 800351e:	2100      	movs	r1, #0
 8003520:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	0018      	movs	r0, r3
 8003526:	f7fd fcb3 	bl	8000e90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2224      	movs	r2, #36	@ 0x24
 800352e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2101      	movs	r1, #1
 800353c:	438a      	bics	r2, r1
 800353e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003544:	2b00      	cmp	r3, #0
 8003546:	d003      	beq.n	8003550 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	0018      	movs	r0, r3
 800354c:	f000 ffac 	bl	80044a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	0018      	movs	r0, r3
 8003554:	f000 fd0a 	bl	8003f6c <UART_SetConfig>
 8003558:	0003      	movs	r3, r0
 800355a:	2b01      	cmp	r3, #1
 800355c:	d101      	bne.n	8003562 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e01c      	b.n	800359c <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	685a      	ldr	r2, [r3, #4]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	490d      	ldr	r1, [pc, #52]	@ (80035a4 <HAL_UART_Init+0xa4>)
 800356e:	400a      	ands	r2, r1
 8003570:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	212a      	movs	r1, #42	@ 0x2a
 800357e:	438a      	bics	r2, r1
 8003580:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2101      	movs	r1, #1
 800358e:	430a      	orrs	r2, r1
 8003590:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	0018      	movs	r0, r3
 8003596:	f001 f83b 	bl	8004610 <UART_CheckIdleState>
 800359a:	0003      	movs	r3, r0
}
 800359c:	0018      	movs	r0, r3
 800359e:	46bd      	mov	sp, r7
 80035a0:	b002      	add	sp, #8
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	ffffb7ff 	.word	0xffffb7ff

080035a8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b088      	sub	sp, #32
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	1dbb      	adds	r3, r7, #6
 80035b4:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035ba:	2b20      	cmp	r3, #32
 80035bc:	d000      	beq.n	80035c0 <HAL_UART_Transmit_DMA+0x18>
 80035be:	e077      	b.n	80036b0 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d003      	beq.n	80035ce <HAL_UART_Transmit_DMA+0x26>
 80035c6:	1dbb      	adds	r3, r7, #6
 80035c8:	881b      	ldrh	r3, [r3, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e06f      	b.n	80036b2 <HAL_UART_Transmit_DMA+0x10a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	2380      	movs	r3, #128	@ 0x80
 80035d8:	015b      	lsls	r3, r3, #5
 80035da:	429a      	cmp	r2, r3
 80035dc:	d109      	bne.n	80035f2 <HAL_UART_Transmit_DMA+0x4a>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d105      	bne.n	80035f2 <HAL_UART_Transmit_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	2201      	movs	r2, #1
 80035ea:	4013      	ands	r3, r2
 80035ec:	d001      	beq.n	80035f2 <HAL_UART_Transmit_DMA+0x4a>
      {
        return  HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e05f      	b.n	80036b2 <HAL_UART_Transmit_DMA+0x10a>
      }
    }

    huart->pTxBuffPtr  = pData;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	1dba      	adds	r2, r7, #6
 80035fc:	2150      	movs	r1, #80	@ 0x50
 80035fe:	8812      	ldrh	r2, [r2, #0]
 8003600:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	1dba      	adds	r2, r7, #6
 8003606:	2152      	movs	r1, #82	@ 0x52
 8003608:	8812      	ldrh	r2, [r2, #0]
 800360a:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2284      	movs	r2, #132	@ 0x84
 8003610:	2100      	movs	r1, #0
 8003612:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2221      	movs	r2, #33	@ 0x21
 8003618:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800361e:	2b00      	cmp	r3, #0
 8003620:	d027      	beq.n	8003672 <HAL_UART_Transmit_DMA+0xca>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003626:	4a25      	ldr	r2, [pc, #148]	@ (80036bc <HAL_UART_Transmit_DMA+0x114>)
 8003628:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800362e:	4a24      	ldr	r2, [pc, #144]	@ (80036c0 <HAL_UART_Transmit_DMA+0x118>)
 8003630:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003636:	4a23      	ldr	r2, [pc, #140]	@ (80036c4 <HAL_UART_Transmit_DMA+0x11c>)
 8003638:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800363e:	2200      	movs	r2, #0
 8003640:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800364a:	0019      	movs	r1, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	3328      	adds	r3, #40	@ 0x28
 8003652:	001a      	movs	r2, r3
 8003654:	1dbb      	adds	r3, r7, #6
 8003656:	881b      	ldrh	r3, [r3, #0]
 8003658:	f7fd fed4 	bl	8001404 <HAL_DMA_Start_IT>
 800365c:	1e03      	subs	r3, r0, #0
 800365e:	d008      	beq.n	8003672 <HAL_UART_Transmit_DMA+0xca>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2284      	movs	r2, #132	@ 0x84
 8003664:	2110      	movs	r1, #16
 8003666:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2220      	movs	r2, #32
 800366c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e01f      	b.n	80036b2 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2240      	movs	r2, #64	@ 0x40
 8003678:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800367a:	f3ef 8310 	mrs	r3, PRIMASK
 800367e:	613b      	str	r3, [r7, #16]
  return(result);
 8003680:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003682:	61fb      	str	r3, [r7, #28]
 8003684:	2301      	movs	r3, #1
 8003686:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	f383 8810 	msr	PRIMASK, r3
}
 800368e:	46c0      	nop			@ (mov r8, r8)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2180      	movs	r1, #128	@ 0x80
 800369c:	430a      	orrs	r2, r1
 800369e:	609a      	str	r2, [r3, #8]
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	f383 8810 	msr	PRIMASK, r3
}
 80036aa:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 80036ac:	2300      	movs	r3, #0
 80036ae:	e000      	b.n	80036b2 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80036b0:	2302      	movs	r3, #2
  }
}
 80036b2:	0018      	movs	r0, r3
 80036b4:	46bd      	mov	sp, r7
 80036b6:	b008      	add	sp, #32
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	46c0      	nop			@ (mov r8, r8)
 80036bc:	08004a91 	.word	0x08004a91
 80036c0:	08004b29 	.word	0x08004b29
 80036c4:	08004d2f 	.word	0x08004d2f

080036c8 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08a      	sub	sp, #40	@ 0x28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036d0:	f3ef 8310 	mrs	r3, PRIMASK
 80036d4:	617b      	str	r3, [r7, #20]
  return(result);
 80036d6:	697b      	ldr	r3, [r7, #20]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80036d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80036da:	2301      	movs	r3, #1
 80036dc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	f383 8810 	msr	PRIMASK, r3
}
 80036e4:	46c0      	nop			@ (mov r8, r8)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	21c0      	movs	r1, #192	@ 0xc0
 80036f2:	438a      	bics	r2, r1
 80036f4:	601a      	str	r2, [r3, #0]
 80036f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	f383 8810 	msr	PRIMASK, r3
}
 8003700:	46c0      	nop			@ (mov r8, r8)

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	2280      	movs	r2, #128	@ 0x80
 800370a:	4013      	ands	r3, r2
 800370c:	2b80      	cmp	r3, #128	@ 0x80
 800370e:	d135      	bne.n	800377c <HAL_UART_AbortTransmit+0xb4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003710:	f3ef 8310 	mrs	r3, PRIMASK
 8003714:	60bb      	str	r3, [r7, #8]
  return(result);
 8003716:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003718:	623b      	str	r3, [r7, #32]
 800371a:	2301      	movs	r3, #1
 800371c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f383 8810 	msr	PRIMASK, r3
}
 8003724:	46c0      	nop			@ (mov r8, r8)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689a      	ldr	r2, [r3, #8]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2180      	movs	r1, #128	@ 0x80
 8003732:	438a      	bics	r2, r1
 8003734:	609a      	str	r2, [r3, #8]
 8003736:	6a3b      	ldr	r3, [r7, #32]
 8003738:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	f383 8810 	msr	PRIMASK, r3
}
 8003740:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003746:	2b00      	cmp	r3, #0
 8003748:	d018      	beq.n	800377c <HAL_UART_AbortTransmit+0xb4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800374e:	2200      	movs	r2, #0
 8003750:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003756:	0018      	movs	r0, r3
 8003758:	f7fd feba 	bl	80014d0 <HAL_DMA_Abort>
 800375c:	1e03      	subs	r3, r0, #0
 800375e:	d00d      	beq.n	800377c <HAL_UART_AbortTransmit+0xb4>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003764:	0018      	movs	r0, r3
 8003766:	f7fd ffe8 	bl	800173a <HAL_DMA_GetError>
 800376a:	0003      	movs	r3, r0
 800376c:	2b20      	cmp	r3, #32
 800376e:	d105      	bne.n	800377c <HAL_UART_AbortTransmit+0xb4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2284      	movs	r2, #132	@ 0x84
 8003774:	2110      	movs	r1, #16
 8003776:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e007      	b.n	800378c <HAL_UART_AbortTransmit+0xc4>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2252      	movs	r2, #82	@ 0x52
 8003780:	2100      	movs	r1, #0
 8003782:	5299      	strh	r1, [r3, r2]


  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2220      	movs	r2, #32
 8003788:	67da      	str	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	0018      	movs	r0, r3
 800378e:	46bd      	mov	sp, r7
 8003790:	b00a      	add	sp, #40	@ 0x28
 8003792:	bd80      	pop	{r7, pc}

08003794 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b092      	sub	sp, #72	@ 0x48
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800379c:	f3ef 8310 	mrs	r3, PRIMASK
 80037a0:	623b      	str	r3, [r7, #32]
  return(result);
 80037a2:	6a3b      	ldr	r3, [r7, #32]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80037a6:	2301      	movs	r3, #1
 80037a8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ac:	f383 8810 	msr	PRIMASK, r3
}
 80037b0:	46c0      	nop			@ (mov r8, r8)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	494b      	ldr	r1, [pc, #300]	@ (80038ec <HAL_UART_AbortReceive+0x158>)
 80037be:	400a      	ands	r2, r1
 80037c0:	601a      	str	r2, [r3, #0]
 80037c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c8:	f383 8810 	msr	PRIMASK, r3
}
 80037cc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037ce:	f3ef 8310 	mrs	r3, PRIMASK
 80037d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80037d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80037d8:	2301      	movs	r3, #1
 80037da:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037de:	f383 8810 	msr	PRIMASK, r3
}
 80037e2:	46c0      	nop			@ (mov r8, r8)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689a      	ldr	r2, [r3, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2101      	movs	r1, #1
 80037f0:	438a      	bics	r2, r1
 80037f2:	609a      	str	r2, [r3, #8]
 80037f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037f6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037fa:	f383 8810 	msr	PRIMASK, r3
}
 80037fe:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003804:	2b01      	cmp	r3, #1
 8003806:	d118      	bne.n	800383a <HAL_UART_AbortReceive+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003808:	f3ef 8310 	mrs	r3, PRIMASK
 800380c:	617b      	str	r3, [r7, #20]
  return(result);
 800380e:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003810:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003812:	2301      	movs	r3, #1
 8003814:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	f383 8810 	msr	PRIMASK, r3
}
 800381c:	46c0      	nop			@ (mov r8, r8)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2110      	movs	r1, #16
 800382a:	438a      	bics	r2, r1
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003830:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	f383 8810 	msr	PRIMASK, r3
}
 8003838:	46c0      	nop			@ (mov r8, r8)
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	2240      	movs	r2, #64	@ 0x40
 8003842:	4013      	ands	r3, r2
 8003844:	2b40      	cmp	r3, #64	@ 0x40
 8003846:	d135      	bne.n	80038b4 <HAL_UART_AbortReceive+0x120>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003848:	f3ef 8310 	mrs	r3, PRIMASK
 800384c:	60bb      	str	r3, [r7, #8]
  return(result);
 800384e:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003850:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003852:	2301      	movs	r3, #1
 8003854:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f383 8810 	msr	PRIMASK, r3
}
 800385c:	46c0      	nop			@ (mov r8, r8)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2140      	movs	r1, #64	@ 0x40
 800386a:	438a      	bics	r2, r1
 800386c:	609a      	str	r2, [r3, #8]
 800386e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003870:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	f383 8810 	msr	PRIMASK, r3
}
 8003878:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800387e:	2b00      	cmp	r3, #0
 8003880:	d018      	beq.n	80038b4 <HAL_UART_AbortReceive+0x120>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003886:	2200      	movs	r2, #0
 8003888:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800388e:	0018      	movs	r0, r3
 8003890:	f7fd fe1e 	bl	80014d0 <HAL_DMA_Abort>
 8003894:	1e03      	subs	r3, r0, #0
 8003896:	d00d      	beq.n	80038b4 <HAL_UART_AbortReceive+0x120>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800389c:	0018      	movs	r0, r3
 800389e:	f7fd ff4c 	bl	800173a <HAL_DMA_GetError>
 80038a2:	0003      	movs	r3, r0
 80038a4:	2b20      	cmp	r3, #32
 80038a6:	d105      	bne.n	80038b4 <HAL_UART_AbortReceive+0x120>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2284      	movs	r2, #132	@ 0x84
 80038ac:	2110      	movs	r1, #16
 80038ae:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e017      	b.n	80038e4 <HAL_UART_AbortReceive+0x150>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	225a      	movs	r2, #90	@ 0x5a
 80038b8:	2100      	movs	r1, #0
 80038ba:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	220f      	movs	r2, #15
 80038c2:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	699a      	ldr	r2, [r3, #24]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2108      	movs	r1, #8
 80038d0:	430a      	orrs	r2, r1
 80038d2:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2280      	movs	r2, #128	@ 0x80
 80038d8:	2120      	movs	r1, #32
 80038da:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	0018      	movs	r0, r3
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b012      	add	sp, #72	@ 0x48
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	fffffedf 	.word	0xfffffedf

080038f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038f0:	b590      	push	{r4, r7, lr}
 80038f2:	b0ab      	sub	sp, #172	@ 0xac
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	69db      	ldr	r3, [r3, #28]
 80038fe:	22a4      	movs	r2, #164	@ 0xa4
 8003900:	18b9      	adds	r1, r7, r2
 8003902:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	20a0      	movs	r0, #160	@ 0xa0
 800390c:	1839      	adds	r1, r7, r0
 800390e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	219c      	movs	r1, #156	@ 0x9c
 8003918:	1879      	adds	r1, r7, r1
 800391a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800391c:	0011      	movs	r1, r2
 800391e:	18bb      	adds	r3, r7, r2
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a99      	ldr	r2, [pc, #612]	@ (8003b88 <HAL_UART_IRQHandler+0x298>)
 8003924:	4013      	ands	r3, r2
 8003926:	2298      	movs	r2, #152	@ 0x98
 8003928:	18bc      	adds	r4, r7, r2
 800392a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 800392c:	18bb      	adds	r3, r7, r2
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d114      	bne.n	800395e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003934:	187b      	adds	r3, r7, r1
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2220      	movs	r2, #32
 800393a:	4013      	ands	r3, r2
 800393c:	d00f      	beq.n	800395e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800393e:	183b      	adds	r3, r7, r0
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2220      	movs	r2, #32
 8003944:	4013      	ands	r3, r2
 8003946:	d00a      	beq.n	800395e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800394c:	2b00      	cmp	r3, #0
 800394e:	d100      	bne.n	8003952 <HAL_UART_IRQHandler+0x62>
 8003950:	e2be      	b.n	8003ed0 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	0010      	movs	r0, r2
 800395a:	4798      	blx	r3
      }
      return;
 800395c:	e2b8      	b.n	8003ed0 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800395e:	2398      	movs	r3, #152	@ 0x98
 8003960:	18fb      	adds	r3, r7, r3
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d100      	bne.n	800396a <HAL_UART_IRQHandler+0x7a>
 8003968:	e114      	b.n	8003b94 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800396a:	239c      	movs	r3, #156	@ 0x9c
 800396c:	18fb      	adds	r3, r7, r3
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2201      	movs	r2, #1
 8003972:	4013      	ands	r3, r2
 8003974:	d106      	bne.n	8003984 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003976:	23a0      	movs	r3, #160	@ 0xa0
 8003978:	18fb      	adds	r3, r7, r3
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a83      	ldr	r2, [pc, #524]	@ (8003b8c <HAL_UART_IRQHandler+0x29c>)
 800397e:	4013      	ands	r3, r2
 8003980:	d100      	bne.n	8003984 <HAL_UART_IRQHandler+0x94>
 8003982:	e107      	b.n	8003b94 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003984:	23a4      	movs	r3, #164	@ 0xa4
 8003986:	18fb      	adds	r3, r7, r3
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2201      	movs	r2, #1
 800398c:	4013      	ands	r3, r2
 800398e:	d012      	beq.n	80039b6 <HAL_UART_IRQHandler+0xc6>
 8003990:	23a0      	movs	r3, #160	@ 0xa0
 8003992:	18fb      	adds	r3, r7, r3
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	2380      	movs	r3, #128	@ 0x80
 8003998:	005b      	lsls	r3, r3, #1
 800399a:	4013      	ands	r3, r2
 800399c:	d00b      	beq.n	80039b6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2201      	movs	r2, #1
 80039a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2284      	movs	r2, #132	@ 0x84
 80039aa:	589b      	ldr	r3, [r3, r2]
 80039ac:	2201      	movs	r2, #1
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2184      	movs	r1, #132	@ 0x84
 80039b4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039b6:	23a4      	movs	r3, #164	@ 0xa4
 80039b8:	18fb      	adds	r3, r7, r3
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2202      	movs	r2, #2
 80039be:	4013      	ands	r3, r2
 80039c0:	d011      	beq.n	80039e6 <HAL_UART_IRQHandler+0xf6>
 80039c2:	239c      	movs	r3, #156	@ 0x9c
 80039c4:	18fb      	adds	r3, r7, r3
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	2201      	movs	r2, #1
 80039ca:	4013      	ands	r3, r2
 80039cc:	d00b      	beq.n	80039e6 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2202      	movs	r2, #2
 80039d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2284      	movs	r2, #132	@ 0x84
 80039da:	589b      	ldr	r3, [r3, r2]
 80039dc:	2204      	movs	r2, #4
 80039de:	431a      	orrs	r2, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2184      	movs	r1, #132	@ 0x84
 80039e4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039e6:	23a4      	movs	r3, #164	@ 0xa4
 80039e8:	18fb      	adds	r3, r7, r3
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2204      	movs	r2, #4
 80039ee:	4013      	ands	r3, r2
 80039f0:	d011      	beq.n	8003a16 <HAL_UART_IRQHandler+0x126>
 80039f2:	239c      	movs	r3, #156	@ 0x9c
 80039f4:	18fb      	adds	r3, r7, r3
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2201      	movs	r2, #1
 80039fa:	4013      	ands	r3, r2
 80039fc:	d00b      	beq.n	8003a16 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2204      	movs	r2, #4
 8003a04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2284      	movs	r2, #132	@ 0x84
 8003a0a:	589b      	ldr	r3, [r3, r2]
 8003a0c:	2202      	movs	r2, #2
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2184      	movs	r1, #132	@ 0x84
 8003a14:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003a16:	23a4      	movs	r3, #164	@ 0xa4
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2208      	movs	r2, #8
 8003a1e:	4013      	ands	r3, r2
 8003a20:	d017      	beq.n	8003a52 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a22:	23a0      	movs	r3, #160	@ 0xa0
 8003a24:	18fb      	adds	r3, r7, r3
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2220      	movs	r2, #32
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	d105      	bne.n	8003a3a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003a2e:	239c      	movs	r3, #156	@ 0x9c
 8003a30:	18fb      	adds	r3, r7, r3
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2201      	movs	r2, #1
 8003a36:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a38:	d00b      	beq.n	8003a52 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2208      	movs	r2, #8
 8003a40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2284      	movs	r2, #132	@ 0x84
 8003a46:	589b      	ldr	r3, [r3, r2]
 8003a48:	2208      	movs	r2, #8
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2184      	movs	r1, #132	@ 0x84
 8003a50:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003a52:	23a4      	movs	r3, #164	@ 0xa4
 8003a54:	18fb      	adds	r3, r7, r3
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	2380      	movs	r3, #128	@ 0x80
 8003a5a:	011b      	lsls	r3, r3, #4
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	d013      	beq.n	8003a88 <HAL_UART_IRQHandler+0x198>
 8003a60:	23a0      	movs	r3, #160	@ 0xa0
 8003a62:	18fb      	adds	r3, r7, r3
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	2380      	movs	r3, #128	@ 0x80
 8003a68:	04db      	lsls	r3, r3, #19
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	d00c      	beq.n	8003a88 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2280      	movs	r2, #128	@ 0x80
 8003a74:	0112      	lsls	r2, r2, #4
 8003a76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2284      	movs	r2, #132	@ 0x84
 8003a7c:	589b      	ldr	r3, [r3, r2]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	431a      	orrs	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2184      	movs	r1, #132	@ 0x84
 8003a86:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2284      	movs	r2, #132	@ 0x84
 8003a8c:	589b      	ldr	r3, [r3, r2]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d100      	bne.n	8003a94 <HAL_UART_IRQHandler+0x1a4>
 8003a92:	e21f      	b.n	8003ed4 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a94:	23a4      	movs	r3, #164	@ 0xa4
 8003a96:	18fb      	adds	r3, r7, r3
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	d00e      	beq.n	8003abe <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003aa0:	23a0      	movs	r3, #160	@ 0xa0
 8003aa2:	18fb      	adds	r3, r7, r3
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2220      	movs	r2, #32
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	d008      	beq.n	8003abe <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d004      	beq.n	8003abe <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	0010      	movs	r0, r2
 8003abc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2284      	movs	r2, #132	@ 0x84
 8003ac2:	589b      	ldr	r3, [r3, r2]
 8003ac4:	2194      	movs	r1, #148	@ 0x94
 8003ac6:	187a      	adds	r2, r7, r1
 8003ac8:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	2240      	movs	r2, #64	@ 0x40
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	2b40      	cmp	r3, #64	@ 0x40
 8003ad6:	d004      	beq.n	8003ae2 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003ad8:	187b      	adds	r3, r7, r1
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2228      	movs	r2, #40	@ 0x28
 8003ade:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ae0:	d047      	beq.n	8003b72 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f000 ff6f 	bl	80049c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	2240      	movs	r2, #64	@ 0x40
 8003af2:	4013      	ands	r3, r2
 8003af4:	2b40      	cmp	r3, #64	@ 0x40
 8003af6:	d137      	bne.n	8003b68 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003af8:	f3ef 8310 	mrs	r3, PRIMASK
 8003afc:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8003afe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b00:	2090      	movs	r0, #144	@ 0x90
 8003b02:	183a      	adds	r2, r7, r0
 8003b04:	6013      	str	r3, [r2, #0]
 8003b06:	2301      	movs	r3, #1
 8003b08:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b0c:	f383 8810 	msr	PRIMASK, r3
}
 8003b10:	46c0      	nop			@ (mov r8, r8)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2140      	movs	r1, #64	@ 0x40
 8003b1e:	438a      	bics	r2, r1
 8003b20:	609a      	str	r2, [r3, #8]
 8003b22:	183b      	adds	r3, r7, r0
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b2a:	f383 8810 	msr	PRIMASK, r3
}
 8003b2e:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d012      	beq.n	8003b5e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b3c:	4a14      	ldr	r2, [pc, #80]	@ (8003b90 <HAL_UART_IRQHandler+0x2a0>)
 8003b3e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b44:	0018      	movs	r0, r3
 8003b46:	f7fd fd03 	bl	8001550 <HAL_DMA_Abort_IT>
 8003b4a:	1e03      	subs	r3, r0, #0
 8003b4c:	d01a      	beq.n	8003b84 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b58:	0018      	movs	r0, r3
 8003b5a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b5c:	e012      	b.n	8003b84 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	0018      	movs	r0, r3
 8003b62:	f7fd f825 	bl	8000bb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b66:	e00d      	b.n	8003b84 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	f7fd f820 	bl	8000bb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b70:	e008      	b.n	8003b84 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	0018      	movs	r0, r3
 8003b76:	f7fd f81b 	bl	8000bb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2284      	movs	r2, #132	@ 0x84
 8003b7e:	2100      	movs	r1, #0
 8003b80:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003b82:	e1a7      	b.n	8003ed4 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b84:	46c0      	nop			@ (mov r8, r8)
    return;
 8003b86:	e1a5      	b.n	8003ed4 <HAL_UART_IRQHandler+0x5e4>
 8003b88:	0000080f 	.word	0x0000080f
 8003b8c:	04000120 	.word	0x04000120
 8003b90:	08004db3 	.word	0x08004db3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d000      	beq.n	8003b9e <HAL_UART_IRQHandler+0x2ae>
 8003b9c:	e159      	b.n	8003e52 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003b9e:	23a4      	movs	r3, #164	@ 0xa4
 8003ba0:	18fb      	adds	r3, r7, r3
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2210      	movs	r2, #16
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	d100      	bne.n	8003bac <HAL_UART_IRQHandler+0x2bc>
 8003baa:	e152      	b.n	8003e52 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003bac:	23a0      	movs	r3, #160	@ 0xa0
 8003bae:	18fb      	adds	r3, r7, r3
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2210      	movs	r2, #16
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	d100      	bne.n	8003bba <HAL_UART_IRQHandler+0x2ca>
 8003bb8:	e14b      	b.n	8003e52 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2210      	movs	r2, #16
 8003bc0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	2240      	movs	r2, #64	@ 0x40
 8003bca:	4013      	ands	r3, r2
 8003bcc:	2b40      	cmp	r3, #64	@ 0x40
 8003bce:	d000      	beq.n	8003bd2 <HAL_UART_IRQHandler+0x2e2>
 8003bd0:	e0bf      	b.n	8003d52 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685a      	ldr	r2, [r3, #4]
 8003bda:	217e      	movs	r1, #126	@ 0x7e
 8003bdc:	187b      	adds	r3, r7, r1
 8003bde:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003be0:	187b      	adds	r3, r7, r1
 8003be2:	881b      	ldrh	r3, [r3, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d100      	bne.n	8003bea <HAL_UART_IRQHandler+0x2fa>
 8003be8:	e095      	b.n	8003d16 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2258      	movs	r2, #88	@ 0x58
 8003bee:	5a9b      	ldrh	r3, [r3, r2]
 8003bf0:	187a      	adds	r2, r7, r1
 8003bf2:	8812      	ldrh	r2, [r2, #0]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d300      	bcc.n	8003bfa <HAL_UART_IRQHandler+0x30a>
 8003bf8:	e08d      	b.n	8003d16 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	187a      	adds	r2, r7, r1
 8003bfe:	215a      	movs	r1, #90	@ 0x5a
 8003c00:	8812      	ldrh	r2, [r2, #0]
 8003c02:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	4013      	ands	r3, r2
 8003c10:	d16f      	bne.n	8003cf2 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c12:	f3ef 8310 	mrs	r3, PRIMASK
 8003c16:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c1a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c22:	f383 8810 	msr	PRIMASK, r3
}
 8003c26:	46c0      	nop			@ (mov r8, r8)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	49ad      	ldr	r1, [pc, #692]	@ (8003ee8 <HAL_UART_IRQHandler+0x5f8>)
 8003c34:	400a      	ands	r2, r1
 8003c36:	601a      	str	r2, [r3, #0]
 8003c38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c3e:	f383 8810 	msr	PRIMASK, r3
}
 8003c42:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c44:	f3ef 8310 	mrs	r3, PRIMASK
 8003c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8003c4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c4c:	677b      	str	r3, [r7, #116]	@ 0x74
 8003c4e:	2301      	movs	r3, #1
 8003c50:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c54:	f383 8810 	msr	PRIMASK, r3
}
 8003c58:	46c0      	nop			@ (mov r8, r8)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2101      	movs	r1, #1
 8003c66:	438a      	bics	r2, r1
 8003c68:	609a      	str	r2, [r3, #8]
 8003c6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c6c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c70:	f383 8810 	msr	PRIMASK, r3
}
 8003c74:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c76:	f3ef 8310 	mrs	r3, PRIMASK
 8003c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8003c7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c7e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c80:	2301      	movs	r3, #1
 8003c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c86:	f383 8810 	msr	PRIMASK, r3
}
 8003c8a:	46c0      	nop			@ (mov r8, r8)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689a      	ldr	r2, [r3, #8]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2140      	movs	r1, #64	@ 0x40
 8003c98:	438a      	bics	r2, r1
 8003c9a:	609a      	str	r2, [r3, #8]
 8003c9c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c9e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ca0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ca2:	f383 8810 	msr	PRIMASK, r3
}
 8003ca6:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2280      	movs	r2, #128	@ 0x80
 8003cac:	2120      	movs	r1, #32
 8003cae:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cb6:	f3ef 8310 	mrs	r3, PRIMASK
 8003cba:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8003cbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cc4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003cc6:	f383 8810 	msr	PRIMASK, r3
}
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2110      	movs	r1, #16
 8003cd8:	438a      	bics	r2, r1
 8003cda:	601a      	str	r2, [r3, #0]
 8003cdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cde:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ce2:	f383 8810 	msr	PRIMASK, r3
}
 8003ce6:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cec:	0018      	movs	r0, r3
 8003cee:	f7fd fbef 	bl	80014d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2202      	movs	r2, #2
 8003cf6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2258      	movs	r2, #88	@ 0x58
 8003cfc:	5a9a      	ldrh	r2, [r3, r2]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	215a      	movs	r1, #90	@ 0x5a
 8003d02:	5a5b      	ldrh	r3, [r3, r1]
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	b29a      	uxth	r2, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	0011      	movs	r1, r2
 8003d0e:	0018      	movs	r0, r3
 8003d10:	f7fc ff32 	bl	8000b78 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003d14:	e0e0      	b.n	8003ed8 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2258      	movs	r2, #88	@ 0x58
 8003d1a:	5a9b      	ldrh	r3, [r3, r2]
 8003d1c:	227e      	movs	r2, #126	@ 0x7e
 8003d1e:	18ba      	adds	r2, r7, r2
 8003d20:	8812      	ldrh	r2, [r2, #0]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d000      	beq.n	8003d28 <HAL_UART_IRQHandler+0x438>
 8003d26:	e0d7      	b.n	8003ed8 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2220      	movs	r2, #32
 8003d32:	4013      	ands	r3, r2
 8003d34:	2b20      	cmp	r3, #32
 8003d36:	d000      	beq.n	8003d3a <HAL_UART_IRQHandler+0x44a>
 8003d38:	e0ce      	b.n	8003ed8 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2202      	movs	r2, #2
 8003d3e:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2258      	movs	r2, #88	@ 0x58
 8003d44:	5a9a      	ldrh	r2, [r3, r2]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	0011      	movs	r1, r2
 8003d4a:	0018      	movs	r0, r3
 8003d4c:	f7fc ff14 	bl	8000b78 <HAL_UARTEx_RxEventCallback>
      return;
 8003d50:	e0c2      	b.n	8003ed8 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2258      	movs	r2, #88	@ 0x58
 8003d56:	5a99      	ldrh	r1, [r3, r2]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	225a      	movs	r2, #90	@ 0x5a
 8003d5c:	5a9b      	ldrh	r3, [r3, r2]
 8003d5e:	b29a      	uxth	r2, r3
 8003d60:	208e      	movs	r0, #142	@ 0x8e
 8003d62:	183b      	adds	r3, r7, r0
 8003d64:	1a8a      	subs	r2, r1, r2
 8003d66:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	225a      	movs	r2, #90	@ 0x5a
 8003d6c:	5a9b      	ldrh	r3, [r3, r2]
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d100      	bne.n	8003d76 <HAL_UART_IRQHandler+0x486>
 8003d74:	e0b2      	b.n	8003edc <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8003d76:	183b      	adds	r3, r7, r0
 8003d78:	881b      	ldrh	r3, [r3, #0]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d100      	bne.n	8003d80 <HAL_UART_IRQHandler+0x490>
 8003d7e:	e0ad      	b.n	8003edc <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d80:	f3ef 8310 	mrs	r3, PRIMASK
 8003d84:	60fb      	str	r3, [r7, #12]
  return(result);
 8003d86:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d88:	2488      	movs	r4, #136	@ 0x88
 8003d8a:	193a      	adds	r2, r7, r4
 8003d8c:	6013      	str	r3, [r2, #0]
 8003d8e:	2301      	movs	r3, #1
 8003d90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	f383 8810 	msr	PRIMASK, r3
}
 8003d98:	46c0      	nop			@ (mov r8, r8)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4951      	ldr	r1, [pc, #324]	@ (8003eec <HAL_UART_IRQHandler+0x5fc>)
 8003da6:	400a      	ands	r2, r1
 8003da8:	601a      	str	r2, [r3, #0]
 8003daa:	193b      	adds	r3, r7, r4
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	f383 8810 	msr	PRIMASK, r3
}
 8003db6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003db8:	f3ef 8310 	mrs	r3, PRIMASK
 8003dbc:	61bb      	str	r3, [r7, #24]
  return(result);
 8003dbe:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dc0:	2484      	movs	r4, #132	@ 0x84
 8003dc2:	193a      	adds	r2, r7, r4
 8003dc4:	6013      	str	r3, [r2, #0]
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	f383 8810 	msr	PRIMASK, r3
}
 8003dd0:	46c0      	nop			@ (mov r8, r8)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2101      	movs	r1, #1
 8003dde:	438a      	bics	r2, r1
 8003de0:	609a      	str	r2, [r3, #8]
 8003de2:	193b      	adds	r3, r7, r4
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003de8:	6a3b      	ldr	r3, [r7, #32]
 8003dea:	f383 8810 	msr	PRIMASK, r3
}
 8003dee:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2280      	movs	r2, #128	@ 0x80
 8003df4:	2120      	movs	r1, #32
 8003df6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e04:	f3ef 8310 	mrs	r3, PRIMASK
 8003e08:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e0c:	2480      	movs	r4, #128	@ 0x80
 8003e0e:	193a      	adds	r2, r7, r4
 8003e10:	6013      	str	r3, [r2, #0]
 8003e12:	2301      	movs	r3, #1
 8003e14:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e18:	f383 8810 	msr	PRIMASK, r3
}
 8003e1c:	46c0      	nop			@ (mov r8, r8)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2110      	movs	r1, #16
 8003e2a:	438a      	bics	r2, r1
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	193b      	adds	r3, r7, r4
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e36:	f383 8810 	msr	PRIMASK, r3
}
 8003e3a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2202      	movs	r2, #2
 8003e40:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e42:	183b      	adds	r3, r7, r0
 8003e44:	881a      	ldrh	r2, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	0011      	movs	r1, r2
 8003e4a:	0018      	movs	r0, r3
 8003e4c:	f7fc fe94 	bl	8000b78 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e50:	e044      	b.n	8003edc <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003e52:	23a4      	movs	r3, #164	@ 0xa4
 8003e54:	18fb      	adds	r3, r7, r3
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	2380      	movs	r3, #128	@ 0x80
 8003e5a:	035b      	lsls	r3, r3, #13
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	d010      	beq.n	8003e82 <HAL_UART_IRQHandler+0x592>
 8003e60:	239c      	movs	r3, #156	@ 0x9c
 8003e62:	18fb      	adds	r3, r7, r3
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	2380      	movs	r3, #128	@ 0x80
 8003e68:	03db      	lsls	r3, r3, #15
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	d009      	beq.n	8003e82 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2280      	movs	r2, #128	@ 0x80
 8003e74:	0352      	lsls	r2, r2, #13
 8003e76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	0018      	movs	r0, r3
 8003e7c:	f000 ffd7 	bl	8004e2e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003e80:	e02f      	b.n	8003ee2 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003e82:	23a4      	movs	r3, #164	@ 0xa4
 8003e84:	18fb      	adds	r3, r7, r3
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2280      	movs	r2, #128	@ 0x80
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	d00f      	beq.n	8003eae <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003e8e:	23a0      	movs	r3, #160	@ 0xa0
 8003e90:	18fb      	adds	r3, r7, r3
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2280      	movs	r2, #128	@ 0x80
 8003e96:	4013      	ands	r3, r2
 8003e98:	d009      	beq.n	8003eae <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d01e      	beq.n	8003ee0 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	0010      	movs	r0, r2
 8003eaa:	4798      	blx	r3
    }
    return;
 8003eac:	e018      	b.n	8003ee0 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003eae:	23a4      	movs	r3, #164	@ 0xa4
 8003eb0:	18fb      	adds	r3, r7, r3
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2240      	movs	r2, #64	@ 0x40
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	d013      	beq.n	8003ee2 <HAL_UART_IRQHandler+0x5f2>
 8003eba:	23a0      	movs	r3, #160	@ 0xa0
 8003ebc:	18fb      	adds	r3, r7, r3
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2240      	movs	r2, #64	@ 0x40
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	d00d      	beq.n	8003ee2 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	0018      	movs	r0, r3
 8003eca:	f000 ff85 	bl	8004dd8 <UART_EndTransmit_IT>
    return;
 8003ece:	e008      	b.n	8003ee2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003ed0:	46c0      	nop			@ (mov r8, r8)
 8003ed2:	e006      	b.n	8003ee2 <HAL_UART_IRQHandler+0x5f2>
    return;
 8003ed4:	46c0      	nop			@ (mov r8, r8)
 8003ed6:	e004      	b.n	8003ee2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003ed8:	46c0      	nop			@ (mov r8, r8)
 8003eda:	e002      	b.n	8003ee2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003edc:	46c0      	nop			@ (mov r8, r8)
 8003ede:	e000      	b.n	8003ee2 <HAL_UART_IRQHandler+0x5f2>
    return;
 8003ee0:	46c0      	nop			@ (mov r8, r8)
  }

}
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	b02b      	add	sp, #172	@ 0xac
 8003ee6:	bd90      	pop	{r4, r7, pc}
 8003ee8:	fffffeff 	.word	0xfffffeff
 8003eec:	fffffedf 	.word	0xfffffedf

08003ef0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ef8:	46c0      	nop			@ (mov r8, r8)
 8003efa:	46bd      	mov	sp, r7
 8003efc:	b002      	add	sp, #8
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8003f08:	46c0      	nop			@ (mov r8, r8)
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	b002      	add	sp, #8
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003f18:	46c0      	nop			@ (mov r8, r8)
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	b002      	add	sp, #8
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003f28:	46c0      	nop			@ (mov r8, r8)
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	b002      	add	sp, #8
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f3c:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2280      	movs	r2, #128	@ 0x80
 8003f42:	589b      	ldr	r3, [r3, r2]
 8003f44:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	4313      	orrs	r3, r2
}
 8003f4c:	0018      	movs	r0, r3
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	b004      	add	sp, #16
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2284      	movs	r2, #132	@ 0x84
 8003f60:	589b      	ldr	r3, [r3, r2]
}
 8003f62:	0018      	movs	r0, r3
 8003f64:	46bd      	mov	sp, r7
 8003f66:	b002      	add	sp, #8
 8003f68:	bd80      	pop	{r7, pc}
	...

08003f6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f6c:	b5b0      	push	{r4, r5, r7, lr}
 8003f6e:	b08e      	sub	sp, #56	@ 0x38
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f74:	231a      	movs	r3, #26
 8003f76:	2218      	movs	r2, #24
 8003f78:	189b      	adds	r3, r3, r2
 8003f7a:	19db      	adds	r3, r3, r7
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	689a      	ldr	r2, [r3, #8]
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	431a      	orrs	r2, r3
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	431a      	orrs	r2, r3
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	69db      	ldr	r3, [r3, #28]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4ac3      	ldr	r2, [pc, #780]	@ (80042ac <UART_SetConfig+0x340>)
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	0019      	movs	r1, r3
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003faa:	430a      	orrs	r2, r1
 8003fac:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	4abe      	ldr	r2, [pc, #760]	@ (80042b0 <UART_SetConfig+0x344>)
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	0019      	movs	r1, r3
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	68da      	ldr	r2, [r3, #12]
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4ab8      	ldr	r2, [pc, #736]	@ (80042b4 <UART_SetConfig+0x348>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d004      	beq.n	8003fe0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	4ab4      	ldr	r2, [pc, #720]	@ (80042b8 <UART_SetConfig+0x34c>)
 8003fe8:	4013      	ands	r3, r2
 8003fea:	0019      	movs	r1, r3
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4ab0      	ldr	r2, [pc, #704]	@ (80042bc <UART_SetConfig+0x350>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d131      	bne.n	8004064 <UART_SetConfig+0xf8>
 8004000:	4baf      	ldr	r3, [pc, #700]	@ (80042c0 <UART_SetConfig+0x354>)
 8004002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004004:	2203      	movs	r2, #3
 8004006:	4013      	ands	r3, r2
 8004008:	2b03      	cmp	r3, #3
 800400a:	d01d      	beq.n	8004048 <UART_SetConfig+0xdc>
 800400c:	d823      	bhi.n	8004056 <UART_SetConfig+0xea>
 800400e:	2b02      	cmp	r3, #2
 8004010:	d00c      	beq.n	800402c <UART_SetConfig+0xc0>
 8004012:	d820      	bhi.n	8004056 <UART_SetConfig+0xea>
 8004014:	2b00      	cmp	r3, #0
 8004016:	d002      	beq.n	800401e <UART_SetConfig+0xb2>
 8004018:	2b01      	cmp	r3, #1
 800401a:	d00e      	beq.n	800403a <UART_SetConfig+0xce>
 800401c:	e01b      	b.n	8004056 <UART_SetConfig+0xea>
 800401e:	231b      	movs	r3, #27
 8004020:	2218      	movs	r2, #24
 8004022:	189b      	adds	r3, r3, r2
 8004024:	19db      	adds	r3, r3, r7
 8004026:	2201      	movs	r2, #1
 8004028:	701a      	strb	r2, [r3, #0]
 800402a:	e0b4      	b.n	8004196 <UART_SetConfig+0x22a>
 800402c:	231b      	movs	r3, #27
 800402e:	2218      	movs	r2, #24
 8004030:	189b      	adds	r3, r3, r2
 8004032:	19db      	adds	r3, r3, r7
 8004034:	2202      	movs	r2, #2
 8004036:	701a      	strb	r2, [r3, #0]
 8004038:	e0ad      	b.n	8004196 <UART_SetConfig+0x22a>
 800403a:	231b      	movs	r3, #27
 800403c:	2218      	movs	r2, #24
 800403e:	189b      	adds	r3, r3, r2
 8004040:	19db      	adds	r3, r3, r7
 8004042:	2204      	movs	r2, #4
 8004044:	701a      	strb	r2, [r3, #0]
 8004046:	e0a6      	b.n	8004196 <UART_SetConfig+0x22a>
 8004048:	231b      	movs	r3, #27
 800404a:	2218      	movs	r2, #24
 800404c:	189b      	adds	r3, r3, r2
 800404e:	19db      	adds	r3, r3, r7
 8004050:	2208      	movs	r2, #8
 8004052:	701a      	strb	r2, [r3, #0]
 8004054:	e09f      	b.n	8004196 <UART_SetConfig+0x22a>
 8004056:	231b      	movs	r3, #27
 8004058:	2218      	movs	r2, #24
 800405a:	189b      	adds	r3, r3, r2
 800405c:	19db      	adds	r3, r3, r7
 800405e:	2210      	movs	r2, #16
 8004060:	701a      	strb	r2, [r3, #0]
 8004062:	e098      	b.n	8004196 <UART_SetConfig+0x22a>
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a96      	ldr	r2, [pc, #600]	@ (80042c4 <UART_SetConfig+0x358>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d131      	bne.n	80040d2 <UART_SetConfig+0x166>
 800406e:	4b94      	ldr	r3, [pc, #592]	@ (80042c0 <UART_SetConfig+0x354>)
 8004070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004072:	220c      	movs	r2, #12
 8004074:	4013      	ands	r3, r2
 8004076:	2b0c      	cmp	r3, #12
 8004078:	d01d      	beq.n	80040b6 <UART_SetConfig+0x14a>
 800407a:	d823      	bhi.n	80040c4 <UART_SetConfig+0x158>
 800407c:	2b08      	cmp	r3, #8
 800407e:	d00c      	beq.n	800409a <UART_SetConfig+0x12e>
 8004080:	d820      	bhi.n	80040c4 <UART_SetConfig+0x158>
 8004082:	2b00      	cmp	r3, #0
 8004084:	d002      	beq.n	800408c <UART_SetConfig+0x120>
 8004086:	2b04      	cmp	r3, #4
 8004088:	d00e      	beq.n	80040a8 <UART_SetConfig+0x13c>
 800408a:	e01b      	b.n	80040c4 <UART_SetConfig+0x158>
 800408c:	231b      	movs	r3, #27
 800408e:	2218      	movs	r2, #24
 8004090:	189b      	adds	r3, r3, r2
 8004092:	19db      	adds	r3, r3, r7
 8004094:	2200      	movs	r2, #0
 8004096:	701a      	strb	r2, [r3, #0]
 8004098:	e07d      	b.n	8004196 <UART_SetConfig+0x22a>
 800409a:	231b      	movs	r3, #27
 800409c:	2218      	movs	r2, #24
 800409e:	189b      	adds	r3, r3, r2
 80040a0:	19db      	adds	r3, r3, r7
 80040a2:	2202      	movs	r2, #2
 80040a4:	701a      	strb	r2, [r3, #0]
 80040a6:	e076      	b.n	8004196 <UART_SetConfig+0x22a>
 80040a8:	231b      	movs	r3, #27
 80040aa:	2218      	movs	r2, #24
 80040ac:	189b      	adds	r3, r3, r2
 80040ae:	19db      	adds	r3, r3, r7
 80040b0:	2204      	movs	r2, #4
 80040b2:	701a      	strb	r2, [r3, #0]
 80040b4:	e06f      	b.n	8004196 <UART_SetConfig+0x22a>
 80040b6:	231b      	movs	r3, #27
 80040b8:	2218      	movs	r2, #24
 80040ba:	189b      	adds	r3, r3, r2
 80040bc:	19db      	adds	r3, r3, r7
 80040be:	2208      	movs	r2, #8
 80040c0:	701a      	strb	r2, [r3, #0]
 80040c2:	e068      	b.n	8004196 <UART_SetConfig+0x22a>
 80040c4:	231b      	movs	r3, #27
 80040c6:	2218      	movs	r2, #24
 80040c8:	189b      	adds	r3, r3, r2
 80040ca:	19db      	adds	r3, r3, r7
 80040cc:	2210      	movs	r2, #16
 80040ce:	701a      	strb	r2, [r3, #0]
 80040d0:	e061      	b.n	8004196 <UART_SetConfig+0x22a>
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a7c      	ldr	r2, [pc, #496]	@ (80042c8 <UART_SetConfig+0x35c>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d106      	bne.n	80040ea <UART_SetConfig+0x17e>
 80040dc:	231b      	movs	r3, #27
 80040de:	2218      	movs	r2, #24
 80040e0:	189b      	adds	r3, r3, r2
 80040e2:	19db      	adds	r3, r3, r7
 80040e4:	2200      	movs	r2, #0
 80040e6:	701a      	strb	r2, [r3, #0]
 80040e8:	e055      	b.n	8004196 <UART_SetConfig+0x22a>
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a77      	ldr	r2, [pc, #476]	@ (80042cc <UART_SetConfig+0x360>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d106      	bne.n	8004102 <UART_SetConfig+0x196>
 80040f4:	231b      	movs	r3, #27
 80040f6:	2218      	movs	r2, #24
 80040f8:	189b      	adds	r3, r3, r2
 80040fa:	19db      	adds	r3, r3, r7
 80040fc:	2200      	movs	r2, #0
 80040fe:	701a      	strb	r2, [r3, #0]
 8004100:	e049      	b.n	8004196 <UART_SetConfig+0x22a>
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a6b      	ldr	r2, [pc, #428]	@ (80042b4 <UART_SetConfig+0x348>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d13e      	bne.n	800418a <UART_SetConfig+0x21e>
 800410c:	4b6c      	ldr	r3, [pc, #432]	@ (80042c0 <UART_SetConfig+0x354>)
 800410e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004110:	23c0      	movs	r3, #192	@ 0xc0
 8004112:	011b      	lsls	r3, r3, #4
 8004114:	4013      	ands	r3, r2
 8004116:	22c0      	movs	r2, #192	@ 0xc0
 8004118:	0112      	lsls	r2, r2, #4
 800411a:	4293      	cmp	r3, r2
 800411c:	d027      	beq.n	800416e <UART_SetConfig+0x202>
 800411e:	22c0      	movs	r2, #192	@ 0xc0
 8004120:	0112      	lsls	r2, r2, #4
 8004122:	4293      	cmp	r3, r2
 8004124:	d82a      	bhi.n	800417c <UART_SetConfig+0x210>
 8004126:	2280      	movs	r2, #128	@ 0x80
 8004128:	0112      	lsls	r2, r2, #4
 800412a:	4293      	cmp	r3, r2
 800412c:	d011      	beq.n	8004152 <UART_SetConfig+0x1e6>
 800412e:	2280      	movs	r2, #128	@ 0x80
 8004130:	0112      	lsls	r2, r2, #4
 8004132:	4293      	cmp	r3, r2
 8004134:	d822      	bhi.n	800417c <UART_SetConfig+0x210>
 8004136:	2b00      	cmp	r3, #0
 8004138:	d004      	beq.n	8004144 <UART_SetConfig+0x1d8>
 800413a:	2280      	movs	r2, #128	@ 0x80
 800413c:	00d2      	lsls	r2, r2, #3
 800413e:	4293      	cmp	r3, r2
 8004140:	d00e      	beq.n	8004160 <UART_SetConfig+0x1f4>
 8004142:	e01b      	b.n	800417c <UART_SetConfig+0x210>
 8004144:	231b      	movs	r3, #27
 8004146:	2218      	movs	r2, #24
 8004148:	189b      	adds	r3, r3, r2
 800414a:	19db      	adds	r3, r3, r7
 800414c:	2200      	movs	r2, #0
 800414e:	701a      	strb	r2, [r3, #0]
 8004150:	e021      	b.n	8004196 <UART_SetConfig+0x22a>
 8004152:	231b      	movs	r3, #27
 8004154:	2218      	movs	r2, #24
 8004156:	189b      	adds	r3, r3, r2
 8004158:	19db      	adds	r3, r3, r7
 800415a:	2202      	movs	r2, #2
 800415c:	701a      	strb	r2, [r3, #0]
 800415e:	e01a      	b.n	8004196 <UART_SetConfig+0x22a>
 8004160:	231b      	movs	r3, #27
 8004162:	2218      	movs	r2, #24
 8004164:	189b      	adds	r3, r3, r2
 8004166:	19db      	adds	r3, r3, r7
 8004168:	2204      	movs	r2, #4
 800416a:	701a      	strb	r2, [r3, #0]
 800416c:	e013      	b.n	8004196 <UART_SetConfig+0x22a>
 800416e:	231b      	movs	r3, #27
 8004170:	2218      	movs	r2, #24
 8004172:	189b      	adds	r3, r3, r2
 8004174:	19db      	adds	r3, r3, r7
 8004176:	2208      	movs	r2, #8
 8004178:	701a      	strb	r2, [r3, #0]
 800417a:	e00c      	b.n	8004196 <UART_SetConfig+0x22a>
 800417c:	231b      	movs	r3, #27
 800417e:	2218      	movs	r2, #24
 8004180:	189b      	adds	r3, r3, r2
 8004182:	19db      	adds	r3, r3, r7
 8004184:	2210      	movs	r2, #16
 8004186:	701a      	strb	r2, [r3, #0]
 8004188:	e005      	b.n	8004196 <UART_SetConfig+0x22a>
 800418a:	231b      	movs	r3, #27
 800418c:	2218      	movs	r2, #24
 800418e:	189b      	adds	r3, r3, r2
 8004190:	19db      	adds	r3, r3, r7
 8004192:	2210      	movs	r2, #16
 8004194:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a46      	ldr	r2, [pc, #280]	@ (80042b4 <UART_SetConfig+0x348>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d000      	beq.n	80041a2 <UART_SetConfig+0x236>
 80041a0:	e09a      	b.n	80042d8 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80041a2:	231b      	movs	r3, #27
 80041a4:	2218      	movs	r2, #24
 80041a6:	189b      	adds	r3, r3, r2
 80041a8:	19db      	adds	r3, r3, r7
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	2b08      	cmp	r3, #8
 80041ae:	d01d      	beq.n	80041ec <UART_SetConfig+0x280>
 80041b0:	dc20      	bgt.n	80041f4 <UART_SetConfig+0x288>
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	d015      	beq.n	80041e2 <UART_SetConfig+0x276>
 80041b6:	dc1d      	bgt.n	80041f4 <UART_SetConfig+0x288>
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d002      	beq.n	80041c2 <UART_SetConfig+0x256>
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d005      	beq.n	80041cc <UART_SetConfig+0x260>
 80041c0:	e018      	b.n	80041f4 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041c2:	f7fe fbd5 	bl	8002970 <HAL_RCC_GetPCLK1Freq>
 80041c6:	0003      	movs	r3, r0
 80041c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80041ca:	e01c      	b.n	8004206 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041cc:	4b3c      	ldr	r3, [pc, #240]	@ (80042c0 <UART_SetConfig+0x354>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2210      	movs	r2, #16
 80041d2:	4013      	ands	r3, r2
 80041d4:	d002      	beq.n	80041dc <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80041d6:	4b3e      	ldr	r3, [pc, #248]	@ (80042d0 <UART_SetConfig+0x364>)
 80041d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80041da:	e014      	b.n	8004206 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80041dc:	4b3d      	ldr	r3, [pc, #244]	@ (80042d4 <UART_SetConfig+0x368>)
 80041de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80041e0:	e011      	b.n	8004206 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041e2:	f7fe fb35 	bl	8002850 <HAL_RCC_GetSysClockFreq>
 80041e6:	0003      	movs	r3, r0
 80041e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80041ea:	e00c      	b.n	8004206 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041ec:	2380      	movs	r3, #128	@ 0x80
 80041ee:	021b      	lsls	r3, r3, #8
 80041f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80041f2:	e008      	b.n	8004206 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80041f8:	231a      	movs	r3, #26
 80041fa:	2218      	movs	r2, #24
 80041fc:	189b      	adds	r3, r3, r2
 80041fe:	19db      	adds	r3, r3, r7
 8004200:	2201      	movs	r2, #1
 8004202:	701a      	strb	r2, [r3, #0]
        break;
 8004204:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004208:	2b00      	cmp	r3, #0
 800420a:	d100      	bne.n	800420e <UART_SetConfig+0x2a2>
 800420c:	e133      	b.n	8004476 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	0013      	movs	r3, r2
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	189b      	adds	r3, r3, r2
 8004218:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800421a:	429a      	cmp	r2, r3
 800421c:	d305      	bcc.n	800422a <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004224:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004226:	429a      	cmp	r2, r3
 8004228:	d906      	bls.n	8004238 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800422a:	231a      	movs	r3, #26
 800422c:	2218      	movs	r2, #24
 800422e:	189b      	adds	r3, r3, r2
 8004230:	19db      	adds	r3, r3, r7
 8004232:	2201      	movs	r2, #1
 8004234:	701a      	strb	r2, [r3, #0]
 8004236:	e11e      	b.n	8004476 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800423a:	613b      	str	r3, [r7, #16]
 800423c:	2300      	movs	r3, #0
 800423e:	617b      	str	r3, [r7, #20]
 8004240:	6939      	ldr	r1, [r7, #16]
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	000b      	movs	r3, r1
 8004246:	0e1b      	lsrs	r3, r3, #24
 8004248:	0010      	movs	r0, r2
 800424a:	0205      	lsls	r5, r0, #8
 800424c:	431d      	orrs	r5, r3
 800424e:	000b      	movs	r3, r1
 8004250:	021c      	lsls	r4, r3, #8
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	085b      	lsrs	r3, r3, #1
 8004258:	60bb      	str	r3, [r7, #8]
 800425a:	2300      	movs	r3, #0
 800425c:	60fb      	str	r3, [r7, #12]
 800425e:	68b8      	ldr	r0, [r7, #8]
 8004260:	68f9      	ldr	r1, [r7, #12]
 8004262:	1900      	adds	r0, r0, r4
 8004264:	4169      	adcs	r1, r5
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	603b      	str	r3, [r7, #0]
 800426c:	2300      	movs	r3, #0
 800426e:	607b      	str	r3, [r7, #4]
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f7fb ffdc 	bl	8000230 <__aeabi_uldivmod>
 8004278:	0002      	movs	r2, r0
 800427a:	000b      	movs	r3, r1
 800427c:	0013      	movs	r3, r2
 800427e:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004280:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004282:	23c0      	movs	r3, #192	@ 0xc0
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	429a      	cmp	r2, r3
 8004288:	d309      	bcc.n	800429e <UART_SetConfig+0x332>
 800428a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800428c:	2380      	movs	r3, #128	@ 0x80
 800428e:	035b      	lsls	r3, r3, #13
 8004290:	429a      	cmp	r2, r3
 8004292:	d204      	bcs.n	800429e <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800429a:	60da      	str	r2, [r3, #12]
 800429c:	e0eb      	b.n	8004476 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 800429e:	231a      	movs	r3, #26
 80042a0:	2218      	movs	r2, #24
 80042a2:	189b      	adds	r3, r3, r2
 80042a4:	19db      	adds	r3, r3, r7
 80042a6:	2201      	movs	r2, #1
 80042a8:	701a      	strb	r2, [r3, #0]
 80042aa:	e0e4      	b.n	8004476 <UART_SetConfig+0x50a>
 80042ac:	efff69f3 	.word	0xefff69f3
 80042b0:	ffffcfff 	.word	0xffffcfff
 80042b4:	40004800 	.word	0x40004800
 80042b8:	fffff4ff 	.word	0xfffff4ff
 80042bc:	40013800 	.word	0x40013800
 80042c0:	40021000 	.word	0x40021000
 80042c4:	40004400 	.word	0x40004400
 80042c8:	40004c00 	.word	0x40004c00
 80042cc:	40005000 	.word	0x40005000
 80042d0:	003d0900 	.word	0x003d0900
 80042d4:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	69da      	ldr	r2, [r3, #28]
 80042dc:	2380      	movs	r3, #128	@ 0x80
 80042de:	021b      	lsls	r3, r3, #8
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d000      	beq.n	80042e6 <UART_SetConfig+0x37a>
 80042e4:	e070      	b.n	80043c8 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 80042e6:	231b      	movs	r3, #27
 80042e8:	2218      	movs	r2, #24
 80042ea:	189b      	adds	r3, r3, r2
 80042ec:	19db      	adds	r3, r3, r7
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d822      	bhi.n	800433a <UART_SetConfig+0x3ce>
 80042f4:	009a      	lsls	r2, r3, #2
 80042f6:	4b67      	ldr	r3, [pc, #412]	@ (8004494 <UART_SetConfig+0x528>)
 80042f8:	18d3      	adds	r3, r2, r3
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042fe:	f7fe fb37 	bl	8002970 <HAL_RCC_GetPCLK1Freq>
 8004302:	0003      	movs	r3, r0
 8004304:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004306:	e021      	b.n	800434c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004308:	f7fe fb48 	bl	800299c <HAL_RCC_GetPCLK2Freq>
 800430c:	0003      	movs	r3, r0
 800430e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004310:	e01c      	b.n	800434c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004312:	4b61      	ldr	r3, [pc, #388]	@ (8004498 <UART_SetConfig+0x52c>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2210      	movs	r2, #16
 8004318:	4013      	ands	r3, r2
 800431a:	d002      	beq.n	8004322 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800431c:	4b5f      	ldr	r3, [pc, #380]	@ (800449c <UART_SetConfig+0x530>)
 800431e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004320:	e014      	b.n	800434c <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8004322:	4b5f      	ldr	r3, [pc, #380]	@ (80044a0 <UART_SetConfig+0x534>)
 8004324:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004326:	e011      	b.n	800434c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004328:	f7fe fa92 	bl	8002850 <HAL_RCC_GetSysClockFreq>
 800432c:	0003      	movs	r3, r0
 800432e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004330:	e00c      	b.n	800434c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004332:	2380      	movs	r3, #128	@ 0x80
 8004334:	021b      	lsls	r3, r3, #8
 8004336:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004338:	e008      	b.n	800434c <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800433a:	2300      	movs	r3, #0
 800433c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800433e:	231a      	movs	r3, #26
 8004340:	2218      	movs	r2, #24
 8004342:	189b      	adds	r3, r3, r2
 8004344:	19db      	adds	r3, r3, r7
 8004346:	2201      	movs	r2, #1
 8004348:	701a      	strb	r2, [r3, #0]
        break;
 800434a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800434c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800434e:	2b00      	cmp	r3, #0
 8004350:	d100      	bne.n	8004354 <UART_SetConfig+0x3e8>
 8004352:	e090      	b.n	8004476 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004356:	005a      	lsls	r2, r3, #1
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	085b      	lsrs	r3, r3, #1
 800435e:	18d2      	adds	r2, r2, r3
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	0019      	movs	r1, r3
 8004366:	0010      	movs	r0, r2
 8004368:	f7fb fed6 	bl	8000118 <__udivsi3>
 800436c:	0003      	movs	r3, r0
 800436e:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004372:	2b0f      	cmp	r3, #15
 8004374:	d921      	bls.n	80043ba <UART_SetConfig+0x44e>
 8004376:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004378:	2380      	movs	r3, #128	@ 0x80
 800437a:	025b      	lsls	r3, r3, #9
 800437c:	429a      	cmp	r2, r3
 800437e:	d21c      	bcs.n	80043ba <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004382:	b29a      	uxth	r2, r3
 8004384:	200e      	movs	r0, #14
 8004386:	2418      	movs	r4, #24
 8004388:	1903      	adds	r3, r0, r4
 800438a:	19db      	adds	r3, r3, r7
 800438c:	210f      	movs	r1, #15
 800438e:	438a      	bics	r2, r1
 8004390:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004394:	085b      	lsrs	r3, r3, #1
 8004396:	b29b      	uxth	r3, r3
 8004398:	2207      	movs	r2, #7
 800439a:	4013      	ands	r3, r2
 800439c:	b299      	uxth	r1, r3
 800439e:	1903      	adds	r3, r0, r4
 80043a0:	19db      	adds	r3, r3, r7
 80043a2:	1902      	adds	r2, r0, r4
 80043a4:	19d2      	adds	r2, r2, r7
 80043a6:	8812      	ldrh	r2, [r2, #0]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	1902      	adds	r2, r0, r4
 80043b2:	19d2      	adds	r2, r2, r7
 80043b4:	8812      	ldrh	r2, [r2, #0]
 80043b6:	60da      	str	r2, [r3, #12]
 80043b8:	e05d      	b.n	8004476 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80043ba:	231a      	movs	r3, #26
 80043bc:	2218      	movs	r2, #24
 80043be:	189b      	adds	r3, r3, r2
 80043c0:	19db      	adds	r3, r3, r7
 80043c2:	2201      	movs	r2, #1
 80043c4:	701a      	strb	r2, [r3, #0]
 80043c6:	e056      	b.n	8004476 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80043c8:	231b      	movs	r3, #27
 80043ca:	2218      	movs	r2, #24
 80043cc:	189b      	adds	r3, r3, r2
 80043ce:	19db      	adds	r3, r3, r7
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	2b08      	cmp	r3, #8
 80043d4:	d822      	bhi.n	800441c <UART_SetConfig+0x4b0>
 80043d6:	009a      	lsls	r2, r3, #2
 80043d8:	4b32      	ldr	r3, [pc, #200]	@ (80044a4 <UART_SetConfig+0x538>)
 80043da:	18d3      	adds	r3, r2, r3
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043e0:	f7fe fac6 	bl	8002970 <HAL_RCC_GetPCLK1Freq>
 80043e4:	0003      	movs	r3, r0
 80043e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80043e8:	e021      	b.n	800442e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043ea:	f7fe fad7 	bl	800299c <HAL_RCC_GetPCLK2Freq>
 80043ee:	0003      	movs	r3, r0
 80043f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80043f2:	e01c      	b.n	800442e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043f4:	4b28      	ldr	r3, [pc, #160]	@ (8004498 <UART_SetConfig+0x52c>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2210      	movs	r2, #16
 80043fa:	4013      	ands	r3, r2
 80043fc:	d002      	beq.n	8004404 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80043fe:	4b27      	ldr	r3, [pc, #156]	@ (800449c <UART_SetConfig+0x530>)
 8004400:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004402:	e014      	b.n	800442e <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8004404:	4b26      	ldr	r3, [pc, #152]	@ (80044a0 <UART_SetConfig+0x534>)
 8004406:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004408:	e011      	b.n	800442e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800440a:	f7fe fa21 	bl	8002850 <HAL_RCC_GetSysClockFreq>
 800440e:	0003      	movs	r3, r0
 8004410:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004412:	e00c      	b.n	800442e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004414:	2380      	movs	r3, #128	@ 0x80
 8004416:	021b      	lsls	r3, r3, #8
 8004418:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800441a:	e008      	b.n	800442e <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 800441c:	2300      	movs	r3, #0
 800441e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004420:	231a      	movs	r3, #26
 8004422:	2218      	movs	r2, #24
 8004424:	189b      	adds	r3, r3, r2
 8004426:	19db      	adds	r3, r3, r7
 8004428:	2201      	movs	r2, #1
 800442a:	701a      	strb	r2, [r3, #0]
        break;
 800442c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800442e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004430:	2b00      	cmp	r3, #0
 8004432:	d020      	beq.n	8004476 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	085a      	lsrs	r2, r3, #1
 800443a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800443c:	18d2      	adds	r2, r2, r3
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	0019      	movs	r1, r3
 8004444:	0010      	movs	r0, r2
 8004446:	f7fb fe67 	bl	8000118 <__udivsi3>
 800444a:	0003      	movs	r3, r0
 800444c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800444e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004450:	2b0f      	cmp	r3, #15
 8004452:	d90a      	bls.n	800446a <UART_SetConfig+0x4fe>
 8004454:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004456:	2380      	movs	r3, #128	@ 0x80
 8004458:	025b      	lsls	r3, r3, #9
 800445a:	429a      	cmp	r2, r3
 800445c:	d205      	bcs.n	800446a <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800445e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004460:	b29a      	uxth	r2, r3
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	60da      	str	r2, [r3, #12]
 8004468:	e005      	b.n	8004476 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800446a:	231a      	movs	r3, #26
 800446c:	2218      	movs	r2, #24
 800446e:	189b      	adds	r3, r3, r2
 8004470:	19db      	adds	r3, r3, r7
 8004472:	2201      	movs	r2, #1
 8004474:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	2200      	movs	r2, #0
 800447a:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	2200      	movs	r2, #0
 8004480:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004482:	231a      	movs	r3, #26
 8004484:	2218      	movs	r2, #24
 8004486:	189b      	adds	r3, r3, r2
 8004488:	19db      	adds	r3, r3, r7
 800448a:	781b      	ldrb	r3, [r3, #0]
}
 800448c:	0018      	movs	r0, r3
 800448e:	46bd      	mov	sp, r7
 8004490:	b00e      	add	sp, #56	@ 0x38
 8004492:	bdb0      	pop	{r4, r5, r7, pc}
 8004494:	08005ae4 	.word	0x08005ae4
 8004498:	40021000 	.word	0x40021000
 800449c:	003d0900 	.word	0x003d0900
 80044a0:	00f42400 	.word	0x00f42400
 80044a4:	08005b08 	.word	0x08005b08

080044a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b4:	2208      	movs	r2, #8
 80044b6:	4013      	ands	r3, r2
 80044b8:	d00b      	beq.n	80044d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	4a4a      	ldr	r2, [pc, #296]	@ (80045ec <UART_AdvFeatureConfig+0x144>)
 80044c2:	4013      	ands	r3, r2
 80044c4:	0019      	movs	r1, r3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d6:	2201      	movs	r2, #1
 80044d8:	4013      	ands	r3, r2
 80044da:	d00b      	beq.n	80044f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	4a43      	ldr	r2, [pc, #268]	@ (80045f0 <UART_AdvFeatureConfig+0x148>)
 80044e4:	4013      	ands	r3, r2
 80044e6:	0019      	movs	r1, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	430a      	orrs	r2, r1
 80044f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f8:	2202      	movs	r2, #2
 80044fa:	4013      	ands	r3, r2
 80044fc:	d00b      	beq.n	8004516 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	4a3b      	ldr	r2, [pc, #236]	@ (80045f4 <UART_AdvFeatureConfig+0x14c>)
 8004506:	4013      	ands	r3, r2
 8004508:	0019      	movs	r1, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	430a      	orrs	r2, r1
 8004514:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451a:	2204      	movs	r2, #4
 800451c:	4013      	ands	r3, r2
 800451e:	d00b      	beq.n	8004538 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	4a34      	ldr	r2, [pc, #208]	@ (80045f8 <UART_AdvFeatureConfig+0x150>)
 8004528:	4013      	ands	r3, r2
 800452a:	0019      	movs	r1, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	430a      	orrs	r2, r1
 8004536:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453c:	2210      	movs	r2, #16
 800453e:	4013      	ands	r3, r2
 8004540:	d00b      	beq.n	800455a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	4a2c      	ldr	r2, [pc, #176]	@ (80045fc <UART_AdvFeatureConfig+0x154>)
 800454a:	4013      	ands	r3, r2
 800454c:	0019      	movs	r1, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	430a      	orrs	r2, r1
 8004558:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	2220      	movs	r2, #32
 8004560:	4013      	ands	r3, r2
 8004562:	d00b      	beq.n	800457c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	4a25      	ldr	r2, [pc, #148]	@ (8004600 <UART_AdvFeatureConfig+0x158>)
 800456c:	4013      	ands	r3, r2
 800456e:	0019      	movs	r1, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	430a      	orrs	r2, r1
 800457a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004580:	2240      	movs	r2, #64	@ 0x40
 8004582:	4013      	ands	r3, r2
 8004584:	d01d      	beq.n	80045c2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	4a1d      	ldr	r2, [pc, #116]	@ (8004604 <UART_AdvFeatureConfig+0x15c>)
 800458e:	4013      	ands	r3, r2
 8004590:	0019      	movs	r1, r3
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	430a      	orrs	r2, r1
 800459c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80045a2:	2380      	movs	r3, #128	@ 0x80
 80045a4:	035b      	lsls	r3, r3, #13
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d10b      	bne.n	80045c2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	4a15      	ldr	r2, [pc, #84]	@ (8004608 <UART_AdvFeatureConfig+0x160>)
 80045b2:	4013      	ands	r3, r2
 80045b4:	0019      	movs	r1, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	430a      	orrs	r2, r1
 80045c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c6:	2280      	movs	r2, #128	@ 0x80
 80045c8:	4013      	ands	r3, r2
 80045ca:	d00b      	beq.n	80045e4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	4a0e      	ldr	r2, [pc, #56]	@ (800460c <UART_AdvFeatureConfig+0x164>)
 80045d4:	4013      	ands	r3, r2
 80045d6:	0019      	movs	r1, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	430a      	orrs	r2, r1
 80045e2:	605a      	str	r2, [r3, #4]
  }
}
 80045e4:	46c0      	nop			@ (mov r8, r8)
 80045e6:	46bd      	mov	sp, r7
 80045e8:	b002      	add	sp, #8
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	ffff7fff 	.word	0xffff7fff
 80045f0:	fffdffff 	.word	0xfffdffff
 80045f4:	fffeffff 	.word	0xfffeffff
 80045f8:	fffbffff 	.word	0xfffbffff
 80045fc:	ffffefff 	.word	0xffffefff
 8004600:	ffffdfff 	.word	0xffffdfff
 8004604:	ffefffff 	.word	0xffefffff
 8004608:	ff9fffff 	.word	0xff9fffff
 800460c:	fff7ffff 	.word	0xfff7ffff

08004610 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b092      	sub	sp, #72	@ 0x48
 8004614:	af02      	add	r7, sp, #8
 8004616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2284      	movs	r2, #132	@ 0x84
 800461c:	2100      	movs	r1, #0
 800461e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004620:	f7fc fd6c 	bl	80010fc <HAL_GetTick>
 8004624:	0003      	movs	r3, r0
 8004626:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2208      	movs	r2, #8
 8004630:	4013      	ands	r3, r2
 8004632:	2b08      	cmp	r3, #8
 8004634:	d12c      	bne.n	8004690 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004638:	2280      	movs	r2, #128	@ 0x80
 800463a:	0391      	lsls	r1, r2, #14
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	4a46      	ldr	r2, [pc, #280]	@ (8004758 <UART_CheckIdleState+0x148>)
 8004640:	9200      	str	r2, [sp, #0]
 8004642:	2200      	movs	r2, #0
 8004644:	f000 f88c 	bl	8004760 <UART_WaitOnFlagUntilTimeout>
 8004648:	1e03      	subs	r3, r0, #0
 800464a:	d021      	beq.n	8004690 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800464c:	f3ef 8310 	mrs	r3, PRIMASK
 8004650:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004654:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004656:	2301      	movs	r3, #1
 8004658:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800465a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800465c:	f383 8810 	msr	PRIMASK, r3
}
 8004660:	46c0      	nop			@ (mov r8, r8)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2180      	movs	r1, #128	@ 0x80
 800466e:	438a      	bics	r2, r1
 8004670:	601a      	str	r2, [r3, #0]
 8004672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004674:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004678:	f383 8810 	msr	PRIMASK, r3
}
 800467c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2220      	movs	r2, #32
 8004682:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2278      	movs	r2, #120	@ 0x78
 8004688:	2100      	movs	r1, #0
 800468a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e05f      	b.n	8004750 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2204      	movs	r2, #4
 8004698:	4013      	ands	r3, r2
 800469a:	2b04      	cmp	r3, #4
 800469c:	d146      	bne.n	800472c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800469e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046a0:	2280      	movs	r2, #128	@ 0x80
 80046a2:	03d1      	lsls	r1, r2, #15
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	4a2c      	ldr	r2, [pc, #176]	@ (8004758 <UART_CheckIdleState+0x148>)
 80046a8:	9200      	str	r2, [sp, #0]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f000 f858 	bl	8004760 <UART_WaitOnFlagUntilTimeout>
 80046b0:	1e03      	subs	r3, r0, #0
 80046b2:	d03b      	beq.n	800472c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046b4:	f3ef 8310 	mrs	r3, PRIMASK
 80046b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80046ba:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80046be:	2301      	movs	r3, #1
 80046c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	f383 8810 	msr	PRIMASK, r3
}
 80046c8:	46c0      	nop			@ (mov r8, r8)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4921      	ldr	r1, [pc, #132]	@ (800475c <UART_CheckIdleState+0x14c>)
 80046d6:	400a      	ands	r2, r1
 80046d8:	601a      	str	r2, [r3, #0]
 80046da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046dc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	f383 8810 	msr	PRIMASK, r3
}
 80046e4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046e6:	f3ef 8310 	mrs	r3, PRIMASK
 80046ea:	61bb      	str	r3, [r7, #24]
  return(result);
 80046ec:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80046f0:	2301      	movs	r3, #1
 80046f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	f383 8810 	msr	PRIMASK, r3
}
 80046fa:	46c0      	nop			@ (mov r8, r8)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689a      	ldr	r2, [r3, #8]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2101      	movs	r1, #1
 8004708:	438a      	bics	r2, r1
 800470a:	609a      	str	r2, [r3, #8]
 800470c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800470e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004710:	6a3b      	ldr	r3, [r7, #32]
 8004712:	f383 8810 	msr	PRIMASK, r3
}
 8004716:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2280      	movs	r2, #128	@ 0x80
 800471c:	2120      	movs	r1, #32
 800471e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2278      	movs	r2, #120	@ 0x78
 8004724:	2100      	movs	r1, #0
 8004726:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e011      	b.n	8004750 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2220      	movs	r2, #32
 8004730:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2280      	movs	r2, #128	@ 0x80
 8004736:	2120      	movs	r1, #32
 8004738:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2278      	movs	r2, #120	@ 0x78
 800474a:	2100      	movs	r1, #0
 800474c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	0018      	movs	r0, r3
 8004752:	46bd      	mov	sp, r7
 8004754:	b010      	add	sp, #64	@ 0x40
 8004756:	bd80      	pop	{r7, pc}
 8004758:	01ffffff 	.word	0x01ffffff
 800475c:	fffffedf 	.word	0xfffffedf

08004760 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	603b      	str	r3, [r7, #0]
 800476c:	1dfb      	adds	r3, r7, #7
 800476e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004770:	e051      	b.n	8004816 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	3301      	adds	r3, #1
 8004776:	d04e      	beq.n	8004816 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004778:	f7fc fcc0 	bl	80010fc <HAL_GetTick>
 800477c:	0002      	movs	r2, r0
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	69ba      	ldr	r2, [r7, #24]
 8004784:	429a      	cmp	r2, r3
 8004786:	d302      	bcc.n	800478e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e051      	b.n	8004836 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2204      	movs	r2, #4
 800479a:	4013      	ands	r3, r2
 800479c:	d03b      	beq.n	8004816 <UART_WaitOnFlagUntilTimeout+0xb6>
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	2b80      	cmp	r3, #128	@ 0x80
 80047a2:	d038      	beq.n	8004816 <UART_WaitOnFlagUntilTimeout+0xb6>
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	2b40      	cmp	r3, #64	@ 0x40
 80047a8:	d035      	beq.n	8004816 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	69db      	ldr	r3, [r3, #28]
 80047b0:	2208      	movs	r2, #8
 80047b2:	4013      	ands	r3, r2
 80047b4:	2b08      	cmp	r3, #8
 80047b6:	d111      	bne.n	80047dc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2208      	movs	r2, #8
 80047be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	0018      	movs	r0, r3
 80047c4:	f000 f900 	bl	80049c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2284      	movs	r2, #132	@ 0x84
 80047cc:	2108      	movs	r1, #8
 80047ce:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2278      	movs	r2, #120	@ 0x78
 80047d4:	2100      	movs	r1, #0
 80047d6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e02c      	b.n	8004836 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	69da      	ldr	r2, [r3, #28]
 80047e2:	2380      	movs	r3, #128	@ 0x80
 80047e4:	011b      	lsls	r3, r3, #4
 80047e6:	401a      	ands	r2, r3
 80047e8:	2380      	movs	r3, #128	@ 0x80
 80047ea:	011b      	lsls	r3, r3, #4
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d112      	bne.n	8004816 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2280      	movs	r2, #128	@ 0x80
 80047f6:	0112      	lsls	r2, r2, #4
 80047f8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	0018      	movs	r0, r3
 80047fe:	f000 f8e3 	bl	80049c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2284      	movs	r2, #132	@ 0x84
 8004806:	2120      	movs	r1, #32
 8004808:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2278      	movs	r2, #120	@ 0x78
 800480e:	2100      	movs	r1, #0
 8004810:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e00f      	b.n	8004836 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	69db      	ldr	r3, [r3, #28]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	4013      	ands	r3, r2
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	425a      	negs	r2, r3
 8004826:	4153      	adcs	r3, r2
 8004828:	b2db      	uxtb	r3, r3
 800482a:	001a      	movs	r2, r3
 800482c:	1dfb      	adds	r3, r7, #7
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	429a      	cmp	r2, r3
 8004832:	d09e      	beq.n	8004772 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	0018      	movs	r0, r3
 8004838:	46bd      	mov	sp, r7
 800483a:	b004      	add	sp, #16
 800483c:	bd80      	pop	{r7, pc}
	...

08004840 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b090      	sub	sp, #64	@ 0x40
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	1dbb      	adds	r3, r7, #6
 800484c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	68ba      	ldr	r2, [r7, #8]
 8004852:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	1dba      	adds	r2, r7, #6
 8004858:	2158      	movs	r1, #88	@ 0x58
 800485a:	8812      	ldrh	r2, [r2, #0]
 800485c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2284      	movs	r2, #132	@ 0x84
 8004862:	2100      	movs	r1, #0
 8004864:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2280      	movs	r2, #128	@ 0x80
 800486a:	2122      	movs	r1, #34	@ 0x22
 800486c:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004872:	2b00      	cmp	r3, #0
 8004874:	d028      	beq.n	80048c8 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800487a:	4a3e      	ldr	r2, [pc, #248]	@ (8004974 <UART_Start_Receive_DMA+0x134>)
 800487c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004882:	4a3d      	ldr	r2, [pc, #244]	@ (8004978 <UART_Start_Receive_DMA+0x138>)
 8004884:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800488a:	4a3c      	ldr	r2, [pc, #240]	@ (800497c <UART_Start_Receive_DMA+0x13c>)
 800488c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004892:	2200      	movs	r2, #0
 8004894:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	3324      	adds	r3, #36	@ 0x24
 80048a0:	0019      	movs	r1, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048a6:	001a      	movs	r2, r3
 80048a8:	1dbb      	adds	r3, r7, #6
 80048aa:	881b      	ldrh	r3, [r3, #0]
 80048ac:	f7fc fdaa 	bl	8001404 <HAL_DMA_Start_IT>
 80048b0:	1e03      	subs	r3, r0, #0
 80048b2:	d009      	beq.n	80048c8 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2284      	movs	r2, #132	@ 0x84
 80048b8:	2110      	movs	r1, #16
 80048ba:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2280      	movs	r2, #128	@ 0x80
 80048c0:	2120      	movs	r1, #32
 80048c2:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e050      	b.n	800496a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d019      	beq.n	8004904 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048d0:	f3ef 8310 	mrs	r3, PRIMASK
 80048d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80048d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80048d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048da:	2301      	movs	r3, #1
 80048dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e0:	f383 8810 	msr	PRIMASK, r3
}
 80048e4:	46c0      	nop			@ (mov r8, r8)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2180      	movs	r1, #128	@ 0x80
 80048f2:	0049      	lsls	r1, r1, #1
 80048f4:	430a      	orrs	r2, r1
 80048f6:	601a      	str	r2, [r3, #0]
 80048f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048fa:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048fe:	f383 8810 	msr	PRIMASK, r3
}
 8004902:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004904:	f3ef 8310 	mrs	r3, PRIMASK
 8004908:	613b      	str	r3, [r7, #16]
  return(result);
 800490a:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800490c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800490e:	2301      	movs	r3, #1
 8004910:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	f383 8810 	msr	PRIMASK, r3
}
 8004918:	46c0      	nop			@ (mov r8, r8)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2101      	movs	r1, #1
 8004926:	430a      	orrs	r2, r1
 8004928:	609a      	str	r2, [r3, #8]
 800492a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800492c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	f383 8810 	msr	PRIMASK, r3
}
 8004934:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004936:	f3ef 8310 	mrs	r3, PRIMASK
 800493a:	61fb      	str	r3, [r7, #28]
  return(result);
 800493c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800493e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004940:	2301      	movs	r3, #1
 8004942:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004944:	6a3b      	ldr	r3, [r7, #32]
 8004946:	f383 8810 	msr	PRIMASK, r3
}
 800494a:	46c0      	nop			@ (mov r8, r8)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	689a      	ldr	r2, [r3, #8]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2140      	movs	r1, #64	@ 0x40
 8004958:	430a      	orrs	r2, r1
 800495a:	609a      	str	r2, [r3, #8]
 800495c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800495e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004962:	f383 8810 	msr	PRIMASK, r3
}
 8004966:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	0018      	movs	r0, r3
 800496c:	46bd      	mov	sp, r7
 800496e:	b010      	add	sp, #64	@ 0x40
 8004970:	bd80      	pop	{r7, pc}
 8004972:	46c0      	nop			@ (mov r8, r8)
 8004974:	08004b49 	.word	0x08004b49
 8004978:	08004cb1 	.word	0x08004cb1
 800497c:	08004d2f 	.word	0x08004d2f

08004980 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b086      	sub	sp, #24
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004988:	f3ef 8310 	mrs	r3, PRIMASK
 800498c:	60bb      	str	r3, [r7, #8]
  return(result);
 800498e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004990:	617b      	str	r3, [r7, #20]
 8004992:	2301      	movs	r3, #1
 8004994:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f383 8810 	msr	PRIMASK, r3
}
 800499c:	46c0      	nop			@ (mov r8, r8)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	21c0      	movs	r1, #192	@ 0xc0
 80049aa:	438a      	bics	r2, r1
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	f383 8810 	msr	PRIMASK, r3
}
 80049b8:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2220      	movs	r2, #32
 80049be:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80049c0:	46c0      	nop			@ (mov r8, r8)
 80049c2:	46bd      	mov	sp, r7
 80049c4:	b006      	add	sp, #24
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b08e      	sub	sp, #56	@ 0x38
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049d0:	f3ef 8310 	mrs	r3, PRIMASK
 80049d4:	617b      	str	r3, [r7, #20]
  return(result);
 80049d6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80049da:	2301      	movs	r3, #1
 80049dc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	f383 8810 	msr	PRIMASK, r3
}
 80049e4:	46c0      	nop			@ (mov r8, r8)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4926      	ldr	r1, [pc, #152]	@ (8004a8c <UART_EndRxTransfer+0xc4>)
 80049f2:	400a      	ands	r2, r1
 80049f4:	601a      	str	r2, [r3, #0]
 80049f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	f383 8810 	msr	PRIMASK, r3
}
 8004a00:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a02:	f3ef 8310 	mrs	r3, PRIMASK
 8004a06:	623b      	str	r3, [r7, #32]
  return(result);
 8004a08:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a12:	f383 8810 	msr	PRIMASK, r3
}
 8004a16:	46c0      	nop			@ (mov r8, r8)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	689a      	ldr	r2, [r3, #8]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	2101      	movs	r1, #1
 8004a24:	438a      	bics	r2, r1
 8004a26:	609a      	str	r2, [r3, #8]
 8004a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2e:	f383 8810 	msr	PRIMASK, r3
}
 8004a32:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d118      	bne.n	8004a6e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a3c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a40:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a42:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a46:	2301      	movs	r3, #1
 8004a48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	f383 8810 	msr	PRIMASK, r3
}
 8004a50:	46c0      	nop			@ (mov r8, r8)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2110      	movs	r1, #16
 8004a5e:	438a      	bics	r2, r1
 8004a60:	601a      	str	r2, [r3, #0]
 8004a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	f383 8810 	msr	PRIMASK, r3
}
 8004a6c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2280      	movs	r2, #128	@ 0x80
 8004a72:	2120      	movs	r1, #32
 8004a74:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004a82:	46c0      	nop			@ (mov r8, r8)
 8004a84:	46bd      	mov	sp, r7
 8004a86:	b00e      	add	sp, #56	@ 0x38
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	46c0      	nop			@ (mov r8, r8)
 8004a8c:	fffffedf 	.word	0xfffffedf

08004a90 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b08c      	sub	sp, #48	@ 0x30
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2220      	movs	r2, #32
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	d135      	bne.n	8004b16 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 8004aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aac:	2252      	movs	r2, #82	@ 0x52
 8004aae:	2100      	movs	r1, #0
 8004ab0:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ab2:	f3ef 8310 	mrs	r3, PRIMASK
 8004ab6:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ab8:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004aba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004abc:	2301      	movs	r3, #1
 8004abe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f383 8810 	msr	PRIMASK, r3
}
 8004ac6:	46c0      	nop			@ (mov r8, r8)
 8004ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689a      	ldr	r2, [r3, #8]
 8004ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2180      	movs	r1, #128	@ 0x80
 8004ad4:	438a      	bics	r2, r1
 8004ad6:	609a      	str	r2, [r3, #8]
 8004ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ada:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f383 8810 	msr	PRIMASK, r3
}
 8004ae2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ae4:	f3ef 8310 	mrs	r3, PRIMASK
 8004ae8:	61bb      	str	r3, [r7, #24]
  return(result);
 8004aea:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004aec:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aee:	2301      	movs	r3, #1
 8004af0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	f383 8810 	msr	PRIMASK, r3
}
 8004af8:	46c0      	nop			@ (mov r8, r8)
 8004afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2140      	movs	r1, #64	@ 0x40
 8004b06:	430a      	orrs	r2, r1
 8004b08:	601a      	str	r2, [r3, #0]
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b0e:	6a3b      	ldr	r3, [r7, #32]
 8004b10:	f383 8810 	msr	PRIMASK, r3
}
 8004b14:	e004      	b.n	8004b20 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8004b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b18:	0018      	movs	r0, r3
 8004b1a:	f7ff f9e9 	bl	8003ef0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b1e:	46c0      	nop			@ (mov r8, r8)
 8004b20:	46c0      	nop			@ (mov r8, r8)
 8004b22:	46bd      	mov	sp, r7
 8004b24:	b00c      	add	sp, #48	@ 0x30
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b34:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	0018      	movs	r0, r3
 8004b3a:	f7ff f9e1 	bl	8003f00 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b3e:	46c0      	nop			@ (mov r8, r8)
 8004b40:	46bd      	mov	sp, r7
 8004b42:	b004      	add	sp, #16
 8004b44:	bd80      	pop	{r7, pc}
	...

08004b48 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b094      	sub	sp, #80	@ 0x50
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b54:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2220      	movs	r2, #32
 8004b5e:	4013      	ands	r3, r2
 8004b60:	d16f      	bne.n	8004c42 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8004b62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b64:	225a      	movs	r2, #90	@ 0x5a
 8004b66:	2100      	movs	r1, #0
 8004b68:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b6a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b6e:	617b      	str	r3, [r7, #20]
  return(result);
 8004b70:	697b      	ldr	r3, [r7, #20]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b74:	2301      	movs	r3, #1
 8004b76:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	f383 8810 	msr	PRIMASK, r3
}
 8004b7e:	46c0      	nop			@ (mov r8, r8)
 8004b80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4948      	ldr	r1, [pc, #288]	@ (8004cac <UART_DMAReceiveCplt+0x164>)
 8004b8c:	400a      	ands	r2, r1
 8004b8e:	601a      	str	r2, [r3, #0]
 8004b90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b92:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	f383 8810 	msr	PRIMASK, r3
}
 8004b9a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004ba0:	623b      	str	r3, [r7, #32]
  return(result);
 8004ba2:	6a3b      	ldr	r3, [r7, #32]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ba4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bac:	f383 8810 	msr	PRIMASK, r3
}
 8004bb0:	46c0      	nop			@ (mov r8, r8)
 8004bb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	689a      	ldr	r2, [r3, #8]
 8004bb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2101      	movs	r1, #1
 8004bbe:	438a      	bics	r2, r1
 8004bc0:	609a      	str	r2, [r3, #8]
 8004bc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc8:	f383 8810 	msr	PRIMASK, r3
}
 8004bcc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bce:	f3ef 8310 	mrs	r3, PRIMASK
 8004bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8004bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bd6:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bd8:	2301      	movs	r3, #1
 8004bda:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bde:	f383 8810 	msr	PRIMASK, r3
}
 8004be2:	46c0      	nop			@ (mov r8, r8)
 8004be4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689a      	ldr	r2, [r3, #8]
 8004bea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2140      	movs	r1, #64	@ 0x40
 8004bf0:	438a      	bics	r2, r1
 8004bf2:	609a      	str	r2, [r3, #8]
 8004bf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bf6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bfa:	f383 8810 	msr	PRIMASK, r3
}
 8004bfe:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004c00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c02:	2280      	movs	r2, #128	@ 0x80
 8004c04:	2120      	movs	r1, #32
 8004c06:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d118      	bne.n	8004c42 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c10:	f3ef 8310 	mrs	r3, PRIMASK
 8004c14:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c16:	68bb      	ldr	r3, [r7, #8]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f383 8810 	msr	PRIMASK, r3
}
 8004c24:	46c0      	nop			@ (mov r8, r8)
 8004c26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2110      	movs	r1, #16
 8004c32:	438a      	bics	r2, r1
 8004c34:	601a      	str	r2, [r3, #0]
 8004c36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c38:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	f383 8810 	msr	PRIMASK, r3
}
 8004c40:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c44:	2200      	movs	r2, #0
 8004c46:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d124      	bne.n	8004c9a <UART_DMAReceiveCplt+0x152>
  {
    huart->RxXferCount = 0;
 8004c50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c52:	225a      	movs	r2, #90	@ 0x5a
 8004c54:	2100      	movs	r1, #0
 8004c56:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	685a      	ldr	r2, [r3, #4]
 8004c5e:	213a      	movs	r1, #58	@ 0x3a
 8004c60:	187b      	adds	r3, r7, r1
 8004c62:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data < huart->RxXferSize)
 8004c64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c66:	2258      	movs	r2, #88	@ 0x58
 8004c68:	5a9b      	ldrh	r3, [r3, r2]
 8004c6a:	187a      	adds	r2, r7, r1
 8004c6c:	8812      	ldrh	r2, [r2, #0]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d204      	bcs.n	8004c7c <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8004c72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c74:	187a      	adds	r2, r7, r1
 8004c76:	215a      	movs	r1, #90	@ 0x5a
 8004c78:	8812      	ldrh	r2, [r2, #0]
 8004c7a:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c7e:	2258      	movs	r2, #88	@ 0x58
 8004c80:	5a9a      	ldrh	r2, [r3, r2]
 8004c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c84:	215a      	movs	r1, #90	@ 0x5a
 8004c86:	5a5b      	ldrh	r3, [r3, r1]
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c90:	0011      	movs	r1, r2
 8004c92:	0018      	movs	r0, r3
 8004c94:	f7fb ff70 	bl	8000b78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004c98:	e003      	b.n	8004ca2 <UART_DMAReceiveCplt+0x15a>
    HAL_UART_RxCpltCallback(huart);
 8004c9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c9c:	0018      	movs	r0, r3
 8004c9e:	f7ff f937 	bl	8003f10 <HAL_UART_RxCpltCallback>
}
 8004ca2:	46c0      	nop			@ (mov r8, r8)
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	b014      	add	sp, #80	@ 0x50
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	46c0      	nop			@ (mov r8, r8)
 8004cac:	fffffeff 	.word	0xfffffeff

08004cb0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cbc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d128      	bne.n	8004d1e <UART_DMARxHalfCplt+0x6e>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2258      	movs	r2, #88	@ 0x58
 8004cd0:	5a9b      	ldrh	r3, [r3, r2]
 8004cd2:	085b      	lsrs	r3, r3, #1
 8004cd4:	b299      	uxth	r1, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	225a      	movs	r2, #90	@ 0x5a
 8004cda:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685a      	ldr	r2, [r3, #4]
 8004ce2:	210a      	movs	r1, #10
 8004ce4:	187b      	adds	r3, r7, r1
 8004ce6:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2258      	movs	r2, #88	@ 0x58
 8004cec:	5a9b      	ldrh	r3, [r3, r2]
 8004cee:	187a      	adds	r2, r7, r1
 8004cf0:	8812      	ldrh	r2, [r2, #0]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d804      	bhi.n	8004d00 <UART_DMARxHalfCplt+0x50>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	187a      	adds	r2, r7, r1
 8004cfa:	215a      	movs	r1, #90	@ 0x5a
 8004cfc:	8812      	ldrh	r2, [r2, #0]
 8004cfe:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2258      	movs	r2, #88	@ 0x58
 8004d04:	5a9a      	ldrh	r2, [r3, r2]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	215a      	movs	r1, #90	@ 0x5a
 8004d0a:	5a5b      	ldrh	r3, [r3, r1]
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	b29a      	uxth	r2, r3
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	0011      	movs	r1, r2
 8004d16:	0018      	movs	r0, r3
 8004d18:	f7fb ff2e 	bl	8000b78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004d1c:	e003      	b.n	8004d26 <UART_DMARxHalfCplt+0x76>
    HAL_UART_RxHalfCpltCallback(huart);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	0018      	movs	r0, r3
 8004d22:	f7ff f8fd 	bl	8003f20 <HAL_UART_RxHalfCpltCallback>
}
 8004d26:	46c0      	nop			@ (mov r8, r8)
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	b004      	add	sp, #16
 8004d2c:	bd80      	pop	{r7, pc}

08004d2e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d2e:	b580      	push	{r7, lr}
 8004d30:	b086      	sub	sp, #24
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d3a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d40:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	2280      	movs	r2, #128	@ 0x80
 8004d46:	589b      	ldr	r3, [r3, r2]
 8004d48:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	2280      	movs	r2, #128	@ 0x80
 8004d52:	4013      	ands	r3, r2
 8004d54:	2b80      	cmp	r3, #128	@ 0x80
 8004d56:	d10a      	bne.n	8004d6e <UART_DMAError+0x40>
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	2b21      	cmp	r3, #33	@ 0x21
 8004d5c:	d107      	bne.n	8004d6e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	2252      	movs	r2, #82	@ 0x52
 8004d62:	2100      	movs	r1, #0
 8004d64:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	0018      	movs	r0, r3
 8004d6a:	f7ff fe09 	bl	8004980 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	2240      	movs	r2, #64	@ 0x40
 8004d76:	4013      	ands	r3, r2
 8004d78:	2b40      	cmp	r3, #64	@ 0x40
 8004d7a:	d10a      	bne.n	8004d92 <UART_DMAError+0x64>
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2b22      	cmp	r3, #34	@ 0x22
 8004d80:	d107      	bne.n	8004d92 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	225a      	movs	r2, #90	@ 0x5a
 8004d86:	2100      	movs	r1, #0
 8004d88:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	0018      	movs	r0, r3
 8004d8e:	f7ff fe1b 	bl	80049c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	2284      	movs	r2, #132	@ 0x84
 8004d96:	589b      	ldr	r3, [r3, r2]
 8004d98:	2210      	movs	r2, #16
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	2184      	movs	r1, #132	@ 0x84
 8004da0:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	0018      	movs	r0, r3
 8004da6:	f7fb ff03 	bl	8000bb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004daa:	46c0      	nop			@ (mov r8, r8)
 8004dac:	46bd      	mov	sp, r7
 8004dae:	b006      	add	sp, #24
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b084      	sub	sp, #16
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dbe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	225a      	movs	r2, #90	@ 0x5a
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	0018      	movs	r0, r3
 8004dcc:	f7fb fef0 	bl	8000bb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dd0:	46c0      	nop			@ (mov r8, r8)
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	b004      	add	sp, #16
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b086      	sub	sp, #24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004de0:	f3ef 8310 	mrs	r3, PRIMASK
 8004de4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004de6:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004de8:	617b      	str	r3, [r7, #20]
 8004dea:	2301      	movs	r3, #1
 8004dec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f383 8810 	msr	PRIMASK, r3
}
 8004df4:	46c0      	nop			@ (mov r8, r8)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2140      	movs	r1, #64	@ 0x40
 8004e02:	438a      	bics	r2, r1
 8004e04:	601a      	str	r2, [r3, #0]
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	f383 8810 	msr	PRIMASK, r3
}
 8004e10:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2220      	movs	r2, #32
 8004e16:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	0018      	movs	r0, r3
 8004e22:	f7ff f865 	bl	8003ef0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e26:	46c0      	nop			@ (mov r8, r8)
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	b006      	add	sp, #24
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b082      	sub	sp, #8
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004e36:	46c0      	nop			@ (mov r8, r8)
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	b002      	add	sp, #8
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e3e:	b5b0      	push	{r4, r5, r7, lr}
 8004e40:	b08a      	sub	sp, #40	@ 0x28
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	60f8      	str	r0, [r7, #12]
 8004e46:	60b9      	str	r1, [r7, #8]
 8004e48:	1dbb      	adds	r3, r7, #6
 8004e4a:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2280      	movs	r2, #128	@ 0x80
 8004e50:	589b      	ldr	r3, [r3, r2]
 8004e52:	2b20      	cmp	r3, #32
 8004e54:	d156      	bne.n	8004f04 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d003      	beq.n	8004e64 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004e5c:	1dbb      	adds	r3, r7, #6
 8004e5e:	881b      	ldrh	r3, [r3, #0]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d101      	bne.n	8004e68 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e04e      	b.n	8004f06 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	689a      	ldr	r2, [r3, #8]
 8004e6c:	2380      	movs	r3, #128	@ 0x80
 8004e6e:	015b      	lsls	r3, r3, #5
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d109      	bne.n	8004e88 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d105      	bne.n	8004e88 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	4013      	ands	r3, r2
 8004e82:	d001      	beq.n	8004e88 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e03e      	b.n	8004f06 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004e94:	2527      	movs	r5, #39	@ 0x27
 8004e96:	197c      	adds	r4, r7, r5
 8004e98:	1dbb      	adds	r3, r7, #6
 8004e9a:	881a      	ldrh	r2, [r3, #0]
 8004e9c:	68b9      	ldr	r1, [r7, #8]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	0018      	movs	r0, r3
 8004ea2:	f7ff fccd 	bl	8004840 <UART_Start_Receive_DMA>
 8004ea6:	0003      	movs	r3, r0
 8004ea8:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004eaa:	197b      	adds	r3, r7, r5
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d124      	bne.n	8004efc <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d11c      	bne.n	8004ef4 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2210      	movs	r2, #16
 8004ec0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ec2:	f3ef 8310 	mrs	r3, PRIMASK
 8004ec6:	617b      	str	r3, [r7, #20]
  return(result);
 8004ec8:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eca:	623b      	str	r3, [r7, #32]
 8004ecc:	2301      	movs	r3, #1
 8004ece:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	f383 8810 	msr	PRIMASK, r3
}
 8004ed6:	46c0      	nop			@ (mov r8, r8)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2110      	movs	r1, #16
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	601a      	str	r2, [r3, #0]
 8004ee8:	6a3b      	ldr	r3, [r7, #32]
 8004eea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	f383 8810 	msr	PRIMASK, r3
}
 8004ef2:	e003      	b.n	8004efc <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004ef4:	2327      	movs	r3, #39	@ 0x27
 8004ef6:	18fb      	adds	r3, r7, r3
 8004ef8:	2201      	movs	r2, #1
 8004efa:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8004efc:	2327      	movs	r3, #39	@ 0x27
 8004efe:	18fb      	adds	r3, r7, r3
 8004f00:	781b      	ldrb	r3, [r3, #0]
 8004f02:	e000      	b.n	8004f06 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8004f04:	2302      	movs	r3, #2
  }
}
 8004f06:	0018      	movs	r0, r3
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	b00a      	add	sp, #40	@ 0x28
 8004f0c:	bdb0      	pop	{r4, r5, r7, pc}

08004f0e <ATC_Malloc>:
void              ATC_TempCallback(const char *str);

/***********************************************************************************************************/

void* ATC_Malloc(size_t size)
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b084      	sub	sp, #16
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
  void *ptr = NULL;
 8004f16:	2300      	movs	r3, #0
 8004f18:	60fb      	str	r3, [r7, #12]
#if ATC_RTOS == ATC_RTOS_DISABLE
  ptr = malloc(size);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	0018      	movs	r0, r3
 8004f1e:	f000 fc01 	bl	8005724 <malloc>
 8004f22:	0003      	movs	r3, r0
 8004f24:	60fb      	str	r3, [r7, #12]
#elif (ATC_RTOS == ATC_RTOS_CMSIS_V1) || (ATC_RTOS == ATC_RTOS_CMSIS_V2)
  ptr = pvPortMalloc(size);
#elif ATC_RTOS == ATC_RTOS_THREADX
  ??
#endif
  return ptr;
 8004f26:	68fb      	ldr	r3, [r7, #12]
}
 8004f28:	0018      	movs	r0, r3
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	b004      	add	sp, #16
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <ATC_Free>:

/***********************************************************************************************************/

void ATC_Free(void** ptr)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  if (ptr != NULL && *ptr != NULL)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00b      	beq.n	8004f56 <ATC_Free+0x26>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d007      	beq.n	8004f56 <ATC_Free+0x26>
  {
#if ATC_RTOS == ATC_RTOS_DISABLE
    free(*ptr);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	0018      	movs	r0, r3
 8004f4c:	f000 fbf4 	bl	8005738 <free>
#elif (ATC_RTOS == ATC_RTOS_CMSIS_V1) || (ATC_RTOS == ATC_RTOS_CMSIS_V2)
    vPortFree(*ptr);
#elif ATC_RTOS == ATC_RTOS_THREADX
    ??
#endif
     *ptr = NULL;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	601a      	str	r2, [r3, #0]
  }
}
 8004f56:	46c0      	nop			@ (mov r8, r8)
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	b002      	add	sp, #8
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <ATC_RxFlush>:

/***********************************************************************************************************/

void ATC_RxFlush(ATC_HandleTypeDef* hAtc)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b082      	sub	sp, #8
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	6078      	str	r0, [r7, #4]
  hAtc->RxIndex = 0;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	831a      	strh	r2, [r3, #24]
  memset(hAtc->pReadBuff, 0, hAtc->Size);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	8a9b      	ldrh	r3, [r3, #20]
 8004f74:	001a      	movs	r2, r3
 8004f76:	2100      	movs	r1, #0
 8004f78:	f000 fc9a 	bl	80058b0 <memset>
}
 8004f7c:	46c0      	nop			@ (mov r8, r8)
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	b002      	add	sp, #8
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <ATC_TxRaw>:

/***********************************************************************************************************/

bool ATC_TxRaw(ATC_HandleTypeDef* hAtc, const uint8_t* Data, uint16_t Len)
{
 8004f84:	b590      	push	{r4, r7, lr}
 8004f86:	b087      	sub	sp, #28
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	60b9      	str	r1, [r7, #8]
 8004f8e:	1dbb      	adds	r3, r7, #6
 8004f90:	801a      	strh	r2, [r3, #0]
  bool answer = false;
 8004f92:	2417      	movs	r4, #23
 8004f94:	193b      	adds	r3, r7, r4
 8004f96:	2200      	movs	r2, #0
 8004f98:	701a      	strb	r2, [r3, #0]
    {
      dprintf("%c", Data[i]);
    }
    dprintf("\r\n");
#endif
    hAtc->TxLen = Len;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	1dba      	adds	r2, r7, #6
 8004f9e:	8812      	ldrh	r2, [r2, #0]
 8004fa0:	835a      	strh	r2, [r3, #26]
    if (HAL_UART_Transmit_DMA(hAtc->hUart, Data, Len) != HAL_OK)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6818      	ldr	r0, [r3, #0]
 8004fa6:	1dbb      	adds	r3, r7, #6
 8004fa8:	881a      	ldrh	r2, [r3, #0]
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	0019      	movs	r1, r3
 8004fae:	f7fe fafb 	bl	80035a8 <HAL_UART_Transmit_DMA>
 8004fb2:	1e03      	subs	r3, r0, #0
 8004fb4:	d103      	bne.n	8004fbe <ATC_TxRaw+0x3a>
    {
      break;
    }
    answer = true;
 8004fb6:	193b      	adds	r3, r7, r4
 8004fb8:	2201      	movs	r2, #1
 8004fba:	701a      	strb	r2, [r3, #0]
 8004fbc:	e000      	b.n	8004fc0 <ATC_TxRaw+0x3c>
      break;
 8004fbe:	46c0      	nop			@ (mov r8, r8)

  } while (0);

  return answer;
 8004fc0:	2317      	movs	r3, #23
 8004fc2:	18fb      	adds	r3, r7, r3
 8004fc4:	781b      	ldrb	r3, [r3, #0]
}
 8004fc6:	0018      	movs	r0, r3
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	b007      	add	sp, #28
 8004fcc:	bd90      	pop	{r4, r7, pc}

08004fce <ATC_TxBusy>:

/***********************************************************************************************************/

bool ATC_TxBusy(ATC_HandleTypeDef* hAtc)
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b082      	sub	sp, #8
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX_RX))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	0018      	movs	r0, r3
 8004fdc:	f7fe ffa8 	bl	8003f30 <HAL_UART_GetState>
 8004fe0:	0003      	movs	r3, r0
 8004fe2:	2b21      	cmp	r3, #33	@ 0x21
 8004fe4:	d007      	beq.n	8004ff6 <ATC_TxBusy+0x28>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	0018      	movs	r0, r3
 8004fec:	f7fe ffa0 	bl	8003f30 <HAL_UART_GetState>
 8004ff0:	0003      	movs	r3, r0
 8004ff2:	2b23      	cmp	r3, #35	@ 0x23
 8004ff4:	d101      	bne.n	8004ffa <ATC_TxBusy+0x2c>
  {
    return true;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e000      	b.n	8004ffc <ATC_TxBusy+0x2e>
  }
  else
  {
    return false;
 8004ffa:	2300      	movs	r3, #0
  }
}
 8004ffc:	0018      	movs	r0, r3
 8004ffe:	46bd      	mov	sp, r7
 8005000:	b002      	add	sp, #8
 8005002:	bd80      	pop	{r7, pc}

08005004 <ATC_TxWait>:

/***********************************************************************************************************/

bool ATC_TxWait(ATC_HandleTypeDef* hAtc, uint32_t Timeout)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
  bool answer = false;
 800500e:	230f      	movs	r3, #15
 8005010:	18fb      	adds	r3, r7, r3
 8005012:	2200      	movs	r2, #0
 8005014:	701a      	strb	r2, [r3, #0]
  uint32_t start_time = HAL_GetTick();
 8005016:	f7fc f871 	bl	80010fc <HAL_GetTick>
 800501a:	0003      	movs	r3, r0
 800501c:	60bb      	str	r3, [r7, #8]
  while (1)
  {
    ATC_Delay(1);
 800501e:	2001      	movs	r0, #1
 8005020:	f000 fb73 	bl	800570a <ATC_Delay>
    if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_READY))
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	0018      	movs	r0, r3
 800502a:	f7fe ff81 	bl	8003f30 <HAL_UART_GetState>
 800502e:	0003      	movs	r3, r0
 8005030:	2b22      	cmp	r3, #34	@ 0x22
 8005032:	d007      	beq.n	8005044 <ATC_TxWait+0x40>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	0018      	movs	r0, r3
 800503a:	f7fe ff79 	bl	8003f30 <HAL_UART_GetState>
 800503e:	0003      	movs	r3, r0
 8005040:	2b20      	cmp	r3, #32
 8005042:	d104      	bne.n	800504e <ATC_TxWait+0x4a>
    {
      answer = true;
 8005044:	230f      	movs	r3, #15
 8005046:	18fb      	adds	r3, r7, r3
 8005048:	2201      	movs	r2, #1
 800504a:	701a      	strb	r2, [r3, #0]
      break;
 800504c:	e01c      	b.n	8005088 <ATC_TxWait+0x84>
    }
    if ((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_ERROR) || (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_TIMEOUT))
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	0018      	movs	r0, r3
 8005054:	f7fe ff6c 	bl	8003f30 <HAL_UART_GetState>
 8005058:	0003      	movs	r3, r0
 800505a:	2be0      	cmp	r3, #224	@ 0xe0
 800505c:	d014      	beq.n	8005088 <ATC_TxWait+0x84>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	0018      	movs	r0, r3
 8005064:	f7fe ff64 	bl	8003f30 <HAL_UART_GetState>
 8005068:	0003      	movs	r3, r0
 800506a:	2ba0      	cmp	r3, #160	@ 0xa0
 800506c:	d00c      	beq.n	8005088 <ATC_TxWait+0x84>
    {
      break;
    }
    if (HAL_GetTick() - start_time >= Timeout)
 800506e:	f7fc f845 	bl	80010fc <HAL_GetTick>
 8005072:	0002      	movs	r2, r0
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	683a      	ldr	r2, [r7, #0]
 800507a:	429a      	cmp	r2, r3
 800507c:	d8cf      	bhi.n	800501e <ATC_TxWait+0x1a>
    {
      HAL_UART_AbortTransmit(hAtc->hUart);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	0018      	movs	r0, r3
 8005084:	f7fe fb20 	bl	80036c8 <HAL_UART_AbortTransmit>
      break;
    }
  }

  return answer;
 8005088:	230f      	movs	r3, #15
 800508a:	18fb      	adds	r3, r7, r3
 800508c:	781b      	ldrb	r3, [r3, #0]
}
 800508e:	0018      	movs	r0, r3
 8005090:	46bd      	mov	sp, r7
 8005092:	b004      	add	sp, #16
 8005094:	bd80      	pop	{r7, pc}

08005096 <ATC_CheckEvents>:

/***********************************************************************************************************/

void ATC_CheckEvents(ATC_HandleTypeDef* hAtc)
{
 8005096:	b580      	push	{r7, lr}
 8005098:	b084      	sub	sp, #16
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  if (hAtc->RxIndex > 0)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	8b1b      	ldrh	r3, [r3, #24]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d027      	beq.n	80050f6 <ATC_CheckEvents+0x60>
  {
    for (uint32_t ev = 0; ev < hAtc->Events; ev++)
 80050a6:	2300      	movs	r3, #0
 80050a8:	60fb      	str	r3, [r7, #12]
 80050aa:	e01b      	b.n	80050e4 <ATC_CheckEvents+0x4e>
    {
      char *found = strstr((char*)hAtc->pReadBuff, hAtc->psEvents[ev].Event);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	68da      	ldr	r2, [r3, #12]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	00db      	lsls	r3, r3, #3
 80050b8:	18d3      	adds	r3, r2, r3
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	0019      	movs	r1, r3
 80050be:	f000 fc13 	bl	80058e8 <strstr>
 80050c2:	0003      	movs	r3, r0
 80050c4:	60bb      	str	r3, [r7, #8]
      if (found != NULL)
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d008      	beq.n	80050de <ATC_CheckEvents+0x48>
      {
        hAtc->psEvents[ev].EventCallback(found);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	68da      	ldr	r2, [r3, #12]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	18d3      	adds	r3, r2, r3
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	68ba      	ldr	r2, [r7, #8]
 80050da:	0010      	movs	r0, r2
 80050dc:	4798      	blx	r3
    for (uint32_t ev = 0; ev < hAtc->Events; ev++)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	3301      	adds	r3, #1
 80050e2:	60fb      	str	r3, [r7, #12]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	691b      	ldr	r3, [r3, #16]
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d3de      	bcc.n	80050ac <ATC_CheckEvents+0x16>
      }
    }
    ATC_RxFlush(hAtc);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	0018      	movs	r0, r3
 80050f2:	f7ff ff34 	bl	8004f5e <ATC_RxFlush>
  }
}
 80050f6:	46c0      	nop			@ (mov r8, r8)
 80050f8:	46bd      	mov	sp, r7
 80050fa:	b004      	add	sp, #16
 80050fc:	bd80      	pop	{r7, pc}

080050fe <ATC_CheckResponse>:

/***********************************************************************************************************/

uint8_t ATC_CheckResponse(ATC_HandleTypeDef* hAtc, char** ppFound)
{
 80050fe:	b580      	push	{r7, lr}
 8005100:	b084      	sub	sp, #16
 8005102:	af00      	add	r7, sp, #0
 8005104:	6078      	str	r0, [r7, #4]
 8005106:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
 8005108:	230f      	movs	r3, #15
 800510a:	18fb      	adds	r3, r7, r3
 800510c:	2200      	movs	r2, #0
 800510e:	701a      	strb	r2, [r3, #0]
  if (hAtc->RxIndex > 0)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	8b1b      	ldrh	r3, [r3, #24]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d031      	beq.n	800517c <ATC_CheckResponse+0x7e>
  {
    for (uint16_t i = 0; i < hAtc->RespCount; i++)
 8005118:	230c      	movs	r3, #12
 800511a:	18fb      	adds	r3, r7, r3
 800511c:	2200      	movs	r2, #0
 800511e:	801a      	strh	r2, [r3, #0]
 8005120:	e025      	b.n	800516e <ATC_CheckResponse+0x70>
    {
      char *found = strstr((char*)hAtc->pReadBuff, (char*)hAtc->ppResp[i]);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005126:	230c      	movs	r3, #12
 8005128:	18fb      	adds	r3, r7, r3
 800512a:	881a      	ldrh	r2, [r3, #0]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	320a      	adds	r2, #10
 8005130:	0092      	lsls	r2, r2, #2
 8005132:	58d3      	ldr	r3, [r2, r3]
 8005134:	0019      	movs	r1, r3
 8005136:	f000 fbd7 	bl	80058e8 <strstr>
 800513a:	0003      	movs	r3, r0
 800513c:	60bb      	str	r3, [r7, #8]
      if (found != NULL)
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00e      	beq.n	8005162 <ATC_CheckResponse+0x64>
      {
        if (ppFound != NULL)
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d002      	beq.n	8005150 <ATC_CheckResponse+0x52>
        {
          *ppFound = found;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	68ba      	ldr	r2, [r7, #8]
 800514e:	601a      	str	r2, [r3, #0]
        }
        index = i + 1;
 8005150:	230c      	movs	r3, #12
 8005152:	18fb      	adds	r3, r7, r3
 8005154:	881b      	ldrh	r3, [r3, #0]
 8005156:	b2da      	uxtb	r2, r3
 8005158:	230f      	movs	r3, #15
 800515a:	18fb      	adds	r3, r7, r3
 800515c:	3201      	adds	r2, #1
 800515e:	701a      	strb	r2, [r3, #0]
        break;
 8005160:	e00c      	b.n	800517c <ATC_CheckResponse+0x7e>
    for (uint16_t i = 0; i < hAtc->RespCount; i++)
 8005162:	210c      	movs	r1, #12
 8005164:	187b      	adds	r3, r7, r1
 8005166:	881a      	ldrh	r2, [r3, #0]
 8005168:	187b      	adds	r3, r7, r1
 800516a:	3201      	adds	r2, #1
 800516c:	801a      	strh	r2, [r3, #0]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	8adb      	ldrh	r3, [r3, #22]
 8005172:	220c      	movs	r2, #12
 8005174:	18ba      	adds	r2, r7, r2
 8005176:	8812      	ldrh	r2, [r2, #0]
 8005178:	429a      	cmp	r2, r3
 800517a:	d3d2      	bcc.n	8005122 <ATC_CheckResponse+0x24>
      }
    }
  }
  return index;
 800517c:	230f      	movs	r3, #15
 800517e:	18fb      	adds	r3, r7, r3
 8005180:	781b      	ldrb	r3, [r3, #0]
}
 8005182:	0018      	movs	r0, r3
 8005184:	46bd      	mov	sp, r7
 8005186:	b004      	add	sp, #16
 8005188:	bd80      	pop	{r7, pc}

0800518a <ATC_CheckErrors>:

/***********************************************************************************************************/

void ATC_CheckErrors(ATC_HandleTypeDef* hAtc)
{
 800518a:	b580      	push	{r7, lr}
 800518c:	b082      	sub	sp, #8
 800518e:	af00      	add	r7, sp, #0
 8005190:	6078      	str	r0, [r7, #4]
  if (HAL_UART_GetError(hAtc->hUart) != HAL_UART_ERROR_NONE)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	0018      	movs	r0, r3
 8005198:	f7fe fedc 	bl	8003f54 <HAL_UART_GetError>
 800519c:	1e03      	subs	r3, r0, #0
 800519e:	d01f      	beq.n	80051e0 <ATC_CheckErrors+0x56>
  {
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2201      	movs	r2, #1
 80051a8:	4252      	negs	r2, r2
 80051aa:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	0018      	movs	r0, r3
 80051b2:	f7fe faef 	bl	8003794 <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6818      	ldr	r0, [r3, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	69d9      	ldr	r1, [r3, #28]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	8a9b      	ldrh	r3, [r3, #20]
 80051c2:	001a      	movs	r2, r3
 80051c4:	f7ff fe3b 	bl	8004e3e <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2104      	movs	r1, #4
 80051dc:	438a      	bics	r2, r1
 80051de:	601a      	str	r2, [r3, #0]
  }
  if (!((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) ||
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	0018      	movs	r0, r3
 80051e6:	f7fe fea3 	bl	8003f30 <HAL_UART_GetState>
 80051ea:	0003      	movs	r3, r0
 80051ec:	2b22      	cmp	r3, #34	@ 0x22
 80051ee:	d027      	beq.n	8005240 <ATC_CheckErrors+0xb6>
      (HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_TX_RX)))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	0018      	movs	r0, r3
 80051f6:	f7fe fe9b 	bl	8003f30 <HAL_UART_GetState>
 80051fa:	0003      	movs	r3, r0
  if (!((HAL_UART_GetState(hAtc->hUart) == HAL_UART_STATE_BUSY_RX) ||
 80051fc:	2b23      	cmp	r3, #35	@ 0x23
 80051fe:	d01f      	beq.n	8005240 <ATC_CheckErrors+0xb6>
  {
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2201      	movs	r2, #1
 8005208:	4252      	negs	r2, r2
 800520a:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	0018      	movs	r0, r3
 8005212:	f7fe fabf 	bl	8003794 <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6818      	ldr	r0, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	69d9      	ldr	r1, [r3, #28]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	8a9b      	ldrh	r3, [r3, #20]
 8005222:	001a      	movs	r2, r3
 8005224:	f7ff fe0b 	bl	8004e3e <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2104      	movs	r1, #4
 800523c:	438a      	bics	r2, r1
 800523e:	601a      	str	r2, [r3, #0]
  }
}
 8005240:	46c0      	nop			@ (mov r8, r8)
 8005242:	46bd      	mov	sp, r7
 8005244:	b002      	add	sp, #8
 8005246:	bd80      	pop	{r7, pc}

08005248 <ATC_Init>:
  * @param  BufferSize: Size of the RX buffer. It needs 2X memory.
  * @param  pName: Name identifier for the ATC.
  * @retval true if initialization is successful, false otherwise.
  */
bool ATC_Init(ATC_HandleTypeDef* hAtc, UART_HandleTypeDef* hUart, uint16_t BufferSize, const char* pName)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	603b      	str	r3, [r7, #0]
 8005254:	1dbb      	adds	r3, r7, #6
 8005256:	801a      	strh	r2, [r3, #0]
  bool answer = false;
 8005258:	2317      	movs	r3, #23
 800525a:	18fb      	adds	r3, r7, r3
 800525c:	2200      	movs	r2, #0
 800525e:	701a      	strb	r2, [r3, #0]
  do
  {
    if (hAtc == NULL || hUart == NULL)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d100      	bne.n	8005268 <ATC_Init+0x20>
 8005266:	e07f      	b.n	8005368 <ATC_Init+0x120>
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d100      	bne.n	8005270 <ATC_Init+0x28>
 800526e:	e07b      	b.n	8005368 <ATC_Init+0x120>
    {
      break;
    }
    memset(hAtc, 0, sizeof(ATC_HandleTypeDef));
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	223c      	movs	r2, #60	@ 0x3c
 8005274:	2100      	movs	r1, #0
 8005276:	0018      	movs	r0, r3
 8005278:	f000 fb1a 	bl	80058b0 <memset>
    if (pName != NULL)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d006      	beq.n	8005290 <ATC_Init+0x48>
    {
      strncpy(hAtc->Name, pName, sizeof(hAtc->Name) - 1);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	3304      	adds	r3, #4
 8005286:	6839      	ldr	r1, [r7, #0]
 8005288:	2207      	movs	r2, #7
 800528a:	0018      	movs	r0, r3
 800528c:	f000 fb18 	bl	80058c0 <strncpy>
    }
    hAtc->hUart = hUart;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	601a      	str	r2, [r3, #0]
    hAtc->pRxBuff = ATC_Malloc(BufferSize);
 8005296:	1dbb      	adds	r3, r7, #6
 8005298:	881b      	ldrh	r3, [r3, #0]
 800529a:	0018      	movs	r0, r3
 800529c:	f7ff fe37 	bl	8004f0e <ATC_Malloc>
 80052a0:	0002      	movs	r2, r0
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	61da      	str	r2, [r3, #28]
    if (hAtc->pRxBuff != NULL)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	69db      	ldr	r3, [r3, #28]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d055      	beq.n	800535a <ATC_Init+0x112>
    {
      memset(hAtc->pRxBuff, 0, BufferSize);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	69d8      	ldr	r0, [r3, #28]
 80052b2:	1dbb      	adds	r3, r7, #6
 80052b4:	881b      	ldrh	r3, [r3, #0]
 80052b6:	001a      	movs	r2, r3
 80052b8:	2100      	movs	r1, #0
 80052ba:	f000 faf9 	bl	80058b0 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC RX BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->pTxBuff = ATC_Malloc(BufferSize);
 80052be:	1dbb      	adds	r3, r7, #6
 80052c0:	881b      	ldrh	r3, [r3, #0]
 80052c2:	0018      	movs	r0, r3
 80052c4:	f7ff fe23 	bl	8004f0e <ATC_Malloc>
 80052c8:	0002      	movs	r2, r0
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	621a      	str	r2, [r3, #32]
    if (hAtc->pTxBuff != NULL)
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6a1b      	ldr	r3, [r3, #32]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d043      	beq.n	800535e <ATC_Init+0x116>
    {
      memset(hAtc->pTxBuff, 0, BufferSize);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6a18      	ldr	r0, [r3, #32]
 80052da:	1dbb      	adds	r3, r7, #6
 80052dc:	881b      	ldrh	r3, [r3, #0]
 80052de:	001a      	movs	r2, r3
 80052e0:	2100      	movs	r1, #0
 80052e2:	f000 fae5 	bl	80058b0 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC TX BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->pReadBuff = ATC_Malloc(BufferSize);
 80052e6:	1dbb      	adds	r3, r7, #6
 80052e8:	881b      	ldrh	r3, [r3, #0]
 80052ea:	0018      	movs	r0, r3
 80052ec:	f7ff fe0f 	bl	8004f0e <ATC_Malloc>
 80052f0:	0002      	movs	r2, r0
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hAtc->pReadBuff != NULL)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d031      	beq.n	8005362 <ATC_Init+0x11a>
    {
      memset(hAtc->pReadBuff, 0, BufferSize);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005302:	1dbb      	adds	r3, r7, #6
 8005304:	881b      	ldrh	r3, [r3, #0]
 8005306:	001a      	movs	r2, r3
 8005308:	2100      	movs	r1, #0
 800530a:	f000 fad1 	bl	80058b0 <memset>
    else
    {
      dprintf("ATC<%s> - ERROR MALLOC READ BUFF\r\n", hAtc->Name);
      break;
    }
    hAtc->Size = BufferSize;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	1dba      	adds	r2, r7, #6
 8005312:	8812      	ldrh	r2, [r2, #0]
 8005314:	829a      	strh	r2, [r3, #20]
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2201      	movs	r2, #1
 800531e:	4252      	negs	r2, r2
 8005320:	621a      	str	r2, [r3, #32]
    if (HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size) != HAL_OK)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6818      	ldr	r0, [r3, #0]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	69d9      	ldr	r1, [r3, #28]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	8a9b      	ldrh	r3, [r3, #20]
 800532e:	001a      	movs	r2, r3
 8005330:	f7ff fd85 	bl	8004e3e <HAL_UARTEx_ReceiveToIdle_DMA>
 8005334:	1e03      	subs	r3, r0, #0
 8005336:	d116      	bne.n	8005366 <ATC_Init+0x11e>
    {
      dprintf("ATC<%s> - ERROR ENABLE RX DMA\r\n", hAtc->Name);
      break;
    }
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2104      	movs	r1, #4
 800534c:	438a      	bics	r2, r1
 800534e:	601a      	str	r2, [r3, #0]
    answer = true;
 8005350:	2317      	movs	r3, #23
 8005352:	18fb      	adds	r3, r7, r3
 8005354:	2201      	movs	r2, #1
 8005356:	701a      	strb	r2, [r3, #0]
 8005358:	e006      	b.n	8005368 <ATC_Init+0x120>
      break;
 800535a:	46c0      	nop			@ (mov r8, r8)
 800535c:	e004      	b.n	8005368 <ATC_Init+0x120>
      break;
 800535e:	46c0      	nop			@ (mov r8, r8)
 8005360:	e002      	b.n	8005368 <ATC_Init+0x120>
      break;
 8005362:	46c0      	nop			@ (mov r8, r8)
 8005364:	e000      	b.n	8005368 <ATC_Init+0x120>
      break;
 8005366:	46c0      	nop			@ (mov r8, r8)

  } while (0);

  if (answer == false)
 8005368:	2317      	movs	r3, #23
 800536a:	18fb      	adds	r3, r7, r3
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	2201      	movs	r2, #1
 8005370:	4053      	eors	r3, r2
 8005372:	b2db      	uxtb	r3, r3
 8005374:	2b00      	cmp	r3, #0
 8005376:	d017      	beq.n	80053a8 <ATC_Init+0x160>
  {
    if (hAtc->pRxBuff != NULL)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	69db      	ldr	r3, [r3, #28]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d004      	beq.n	800538a <ATC_Init+0x142>
    {
      ATC_Free((void**)&hAtc->pRxBuff);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	331c      	adds	r3, #28
 8005384:	0018      	movs	r0, r3
 8005386:	f7ff fdd3 	bl	8004f30 <ATC_Free>
    }
    if (hAtc->pReadBuff != NULL)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538e:	2b00      	cmp	r3, #0
 8005390:	d004      	beq.n	800539c <ATC_Init+0x154>
    {
      ATC_Free((void**)&hAtc->pReadBuff);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	3324      	adds	r3, #36	@ 0x24
 8005396:	0018      	movs	r0, r3
 8005398:	f7ff fdca 	bl	8004f30 <ATC_Free>
    }
    memset(hAtc, 0, sizeof(ATC_HandleTypeDef));
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	223c      	movs	r2, #60	@ 0x3c
 80053a0:	2100      	movs	r1, #0
 80053a2:	0018      	movs	r0, r3
 80053a4:	f000 fa84 	bl	80058b0 <memset>
  }
  else
  {
    dprintf("ATC<%s> - INIT DONE\r\n", hAtc->Name);
  }
  return answer;
 80053a8:	2317      	movs	r3, #23
 80053aa:	18fb      	adds	r3, r7, r3
 80053ac:	781b      	ldrb	r3, [r3, #0]
}
 80053ae:	0018      	movs	r0, r3
 80053b0:	46bd      	mov	sp, r7
 80053b2:	b006      	add	sp, #24
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <ATC_SetEvents>:
  * @param  hAtc: Pointer to the ATC handle.
  * @param  psEvents: Pointer to the event handler structure.
  * @retval true if events are set successfully, false otherwise.
  */
bool ATC_SetEvents(ATC_HandleTypeDef* hAtc, const ATC_EventTypeDef* psEvents)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b084      	sub	sp, #16
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
 80053be:	6039      	str	r1, [r7, #0]
  bool answer = false;
 80053c0:	230f      	movs	r3, #15
 80053c2:	18fb      	adds	r3, r7, r3
 80053c4:	2200      	movs	r2, #0
 80053c6:	701a      	strb	r2, [r3, #0]
  uint32_t ev = 0;
 80053c8:	2300      	movs	r3, #0
 80053ca:	60bb      	str	r3, [r7, #8]
  do
  {
    if (hAtc == NULL)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d01f      	beq.n	8005412 <ATC_SetEvents+0x5c>
    {
      break;
    }
    if (psEvents == NULL)
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d01e      	beq.n	8005416 <ATC_SetEvents+0x60>
    {
      break;
    }
    while ((psEvents[ev].Event != NULL) && (psEvents[ev].EventCallback != NULL))
 80053d8:	e002      	b.n	80053e0 <ATC_SetEvents+0x2a>
    {
      ev++;
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	3301      	adds	r3, #1
 80053de:	60bb      	str	r3, [r7, #8]
    while ((psEvents[ev].Event != NULL) && (psEvents[ev].EventCallback != NULL))
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	00db      	lsls	r3, r3, #3
 80053e4:	683a      	ldr	r2, [r7, #0]
 80053e6:	18d3      	adds	r3, r2, r3
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d006      	beq.n	80053fc <ATC_SetEvents+0x46>
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	00db      	lsls	r3, r3, #3
 80053f2:	683a      	ldr	r2, [r7, #0]
 80053f4:	18d3      	adds	r3, r2, r3
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1ee      	bne.n	80053da <ATC_SetEvents+0x24>
    }
    hAtc->psEvents = (ATC_EventTypeDef*)psEvents;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	683a      	ldr	r2, [r7, #0]
 8005400:	60da      	str	r2, [r3, #12]
    hAtc->Events = ev;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	68ba      	ldr	r2, [r7, #8]
 8005406:	611a      	str	r2, [r3, #16]
    answer = true;
 8005408:	230f      	movs	r3, #15
 800540a:	18fb      	adds	r3, r7, r3
 800540c:	2201      	movs	r2, #1
 800540e:	701a      	strb	r2, [r3, #0]
 8005410:	e002      	b.n	8005418 <ATC_SetEvents+0x62>
      break;
 8005412:	46c0      	nop			@ (mov r8, r8)
 8005414:	e000      	b.n	8005418 <ATC_SetEvents+0x62>
      break;
 8005416:	46c0      	nop			@ (mov r8, r8)

  } while (0);

  return answer;
 8005418:	230f      	movs	r3, #15
 800541a:	18fb      	adds	r3, r7, r3
 800541c:	781b      	ldrb	r3, [r3, #0]
}
 800541e:	0018      	movs	r0, r3
 8005420:	46bd      	mov	sp, r7
 8005422:	b004      	add	sp, #16
 8005424:	bd80      	pop	{r7, pc}

08005426 <ATC_Loop>:
  * @brief  Main loop for processing ATC events and errors.
  * @param  hAtc: Pointer to the ATC handle.
  * @retval None.
  */
void ATC_Loop(ATC_HandleTypeDef* hAtc)
{
 8005426:	b580      	push	{r7, lr}
 8005428:	b082      	sub	sp, #8
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
  ATC_CheckErrors(hAtc);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	0018      	movs	r0, r3
 8005432:	f7ff feaa 	bl	800518a <ATC_CheckErrors>
  ATC_CheckEvents(hAtc);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	0018      	movs	r0, r3
 800543a:	f7ff fe2c 	bl	8005096 <ATC_CheckEvents>
}
 800543e:	46c0      	nop			@ (mov r8, r8)
 8005440:	46bd      	mov	sp, r7
 8005442:	b002      	add	sp, #8
 8005444:	bd80      	pop	{r7, pc}

08005446 <ATC_SendReceive>:
  * @param  Items: Number of String for Searching
  * @param  ...: Variable arguments for expected responses.
  * @retval Response index if found, error code otherwise.
  */
int ATC_SendReceive(ATC_HandleTypeDef* hAtc, const char* pCommand, uint32_t TxTimeout, char** ppResp, uint32_t RxTimeout, uint8_t Items, ...)
{
 8005446:	b5b0      	push	{r4, r5, r7, lr}
 8005448:	b08c      	sub	sp, #48	@ 0x30
 800544a:	af00      	add	r7, sp, #0
 800544c:	60f8      	str	r0, [r7, #12]
 800544e:	60b9      	str	r1, [r7, #8]
 8005450:	607a      	str	r2, [r7, #4]
 8005452:	603b      	str	r3, [r7, #0]
  int answer = ATC_RESP_NOT_FOUND;
 8005454:	2300      	movs	r3, #0
 8005456:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (ATC_TxBusy(hAtc) == true)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	0018      	movs	r0, r3
 800545c:	f7ff fdb7 	bl	8004fce <ATC_TxBusy>
 8005460:	1e03      	subs	r3, r0, #0
 8005462:	d002      	beq.n	800546a <ATC_SendReceive+0x24>
  {
    return ATC_RESP_TX_BUSY;
 8005464:	2304      	movs	r3, #4
 8005466:	425b      	negs	r3, r3
 8005468:	e0e3      	b.n	8005632 <ATC_SendReceive+0x1ec>
  }
  if (Items > ATC_RESP_MAX)
 800546a:	2344      	movs	r3, #68	@ 0x44
 800546c:	18fb      	adds	r3, r7, r3
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	2b05      	cmp	r3, #5
 8005472:	d902      	bls.n	800547a <ATC_SendReceive+0x34>
  {
    return ATC_RESP_ITEMS;
 8005474:	2305      	movs	r3, #5
 8005476:	425b      	negs	r3, r3
 8005478:	e0db      	b.n	8005632 <ATC_SendReceive+0x1ec>
  }
  ATC_CheckErrors(hAtc);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	0018      	movs	r0, r3
 800547e:	f7ff fe84 	bl	800518a <ATC_CheckErrors>
  va_list args;
  va_start(args, Items);
 8005482:	2348      	movs	r3, #72	@ 0x48
 8005484:	18fb      	adds	r3, r7, r3
 8005486:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < Items; i++)
 8005488:	2300      	movs	r3, #0
 800548a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800548c:	e051      	b.n	8005532 <ATC_SendReceive+0xec>
  {
    char *arg = va_arg(args, char*);
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	1d1a      	adds	r2, r3, #4
 8005492:	617a      	str	r2, [r7, #20]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	61bb      	str	r3, [r7, #24]
    hAtc->ppResp[i] = (uint8_t*) ATC_Malloc(strlen(arg) + 1);
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	0018      	movs	r0, r3
 800549c:	f7fa fe34 	bl	8000108 <strlen>
 80054a0:	0003      	movs	r3, r0
 80054a2:	3301      	adds	r3, #1
 80054a4:	0018      	movs	r0, r3
 80054a6:	f7ff fd32 	bl	8004f0e <ATC_Malloc>
 80054aa:	0001      	movs	r1, r0
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054b0:	320a      	adds	r2, #10
 80054b2:	0092      	lsls	r2, r2, #2
 80054b4:	50d1      	str	r1, [r2, r3]
    if (hAtc->ppResp[i] == NULL)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054ba:	320a      	adds	r2, #10
 80054bc:	0092      	lsls	r2, r2, #2
 80054be:	58d3      	ldr	r3, [r2, r3]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d11c      	bne.n	80054fe <ATC_SendReceive+0xb8>
    {
      for (uint8_t j = 0; j < i; j++)
 80054c4:	2327      	movs	r3, #39	@ 0x27
 80054c6:	18fb      	adds	r3, r7, r3
 80054c8:	2200      	movs	r2, #0
 80054ca:	701a      	strb	r2, [r3, #0]
 80054cc:	e00e      	b.n	80054ec <ATC_SendReceive+0xa6>
      {
        ATC_Free((void**)&hAtc->ppResp[j]);
 80054ce:	2427      	movs	r4, #39	@ 0x27
 80054d0:	193b      	adds	r3, r7, r4
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	330a      	adds	r3, #10
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	18d3      	adds	r3, r2, r3
 80054dc:	0018      	movs	r0, r3
 80054de:	f7ff fd27 	bl	8004f30 <ATC_Free>
      for (uint8_t j = 0; j < i; j++)
 80054e2:	193b      	adds	r3, r7, r4
 80054e4:	781a      	ldrb	r2, [r3, #0]
 80054e6:	193b      	adds	r3, r7, r4
 80054e8:	3201      	adds	r2, #1
 80054ea:	701a      	strb	r2, [r3, #0]
 80054ec:	2327      	movs	r3, #39	@ 0x27
 80054ee:	18fb      	adds	r3, r7, r3
 80054f0:	781b      	ldrb	r3, [r3, #0]
 80054f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054f4:	429a      	cmp	r2, r3
 80054f6:	dcea      	bgt.n	80054ce <ATC_SendReceive+0x88>
      }
      return ATC_RESP_MEM_ERROR;
 80054f8:	2303      	movs	r3, #3
 80054fa:	425b      	negs	r3, r3
 80054fc:	e099      	b.n	8005632 <ATC_SendReceive+0x1ec>
    }
    strcpy((char*) hAtc->ppResp[i], arg);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005502:	320a      	adds	r2, #10
 8005504:	0092      	lsls	r2, r2, #2
 8005506:	58d3      	ldr	r3, [r2, r3]
 8005508:	69ba      	ldr	r2, [r7, #24]
 800550a:	0011      	movs	r1, r2
 800550c:	0018      	movs	r0, r3
 800550e:	f000 fa3f 	bl	8005990 <strcpy>
    hAtc->ppResp[i][strlen(arg)] = 0;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005516:	320a      	adds	r2, #10
 8005518:	0092      	lsls	r2, r2, #2
 800551a:	58d4      	ldr	r4, [r2, r3]
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	0018      	movs	r0, r3
 8005520:	f7fa fdf2 	bl	8000108 <strlen>
 8005524:	0003      	movs	r3, r0
 8005526:	18e3      	adds	r3, r4, r3
 8005528:	2200      	movs	r2, #0
 800552a:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < Items; i++)
 800552c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800552e:	3301      	adds	r3, #1
 8005530:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005532:	2344      	movs	r3, #68	@ 0x44
 8005534:	18fb      	adds	r3, r7, r3
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800553a:	429a      	cmp	r2, r3
 800553c:	dba7      	blt.n	800548e <ATC_SendReceive+0x48>
  }
  va_end(args);

  do
  {
    ATC_RxFlush(hAtc);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	0018      	movs	r0, r3
 8005542:	f7ff fd0c 	bl	8004f5e <ATC_RxFlush>
    if (ATC_TxRaw(hAtc, (const uint8_t*)pCommand, strlen((char*)pCommand)) == false)
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	0018      	movs	r0, r3
 800554a:	f7fa fddd 	bl	8000108 <strlen>
 800554e:	0003      	movs	r3, r0
 8005550:	b29a      	uxth	r2, r3
 8005552:	68b9      	ldr	r1, [r7, #8]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	0018      	movs	r0, r3
 8005558:	f7ff fd14 	bl	8004f84 <ATC_TxRaw>
 800555c:	0003      	movs	r3, r0
 800555e:	001a      	movs	r2, r3
 8005560:	2301      	movs	r3, #1
 8005562:	4053      	eors	r3, r2
 8005564:	b2db      	uxtb	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d003      	beq.n	8005572 <ATC_SendReceive+0x12c>
    {
      answer = ATC_RESP_SENDING_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	425b      	negs	r3, r3
 800556e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8005570:	e010      	b.n	8005594 <ATC_SendReceive+0x14e>
    }
    if (ATC_TxWait(hAtc, TxTimeout) == false)
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	0011      	movs	r1, r2
 8005578:	0018      	movs	r0, r3
 800557a:	f7ff fd43 	bl	8005004 <ATC_TxWait>
 800557e:	0003      	movs	r3, r0
 8005580:	001a      	movs	r2, r3
 8005582:	2301      	movs	r3, #1
 8005584:	4053      	eors	r3, r2
 8005586:	b2db      	uxtb	r3, r3
 8005588:	2b00      	cmp	r3, #0
 800558a:	d003      	beq.n	8005594 <ATC_SendReceive+0x14e>
    {
      answer = ATC_RESP_SENDING_TIMEOUT;
 800558c:	2302      	movs	r3, #2
 800558e:	425b      	negs	r3, r3
 8005590:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8005592:	46c0      	nop			@ (mov r8, r8)
    }

  } while (0);

  if ((Items > 0) && (answer == ATC_RESP_NOT_FOUND))
 8005594:	2444      	movs	r4, #68	@ 0x44
 8005596:	193b      	adds	r3, r7, r4
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d029      	beq.n	80055f2 <ATC_SendReceive+0x1ac>
 800559e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d126      	bne.n	80055f2 <ATC_SendReceive+0x1ac>
  {
    uint32_t start_time = HAL_GetTick();
 80055a4:	f7fb fdaa 	bl	80010fc <HAL_GetTick>
 80055a8:	0003      	movs	r3, r0
 80055aa:	623b      	str	r3, [r7, #32]
    hAtc->RespCount = Items;
 80055ac:	193b      	adds	r3, r7, r4
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	b29a      	uxth	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	82da      	strh	r2, [r3, #22]
    while (HAL_GetTick() - start_time < RxTimeout)
 80055b6:	e014      	b.n	80055e2 <ATC_SendReceive+0x19c>
    {
      ATC_Delay(1);
 80055b8:	2001      	movs	r0, #1
 80055ba:	f000 f8a6 	bl	800570a <ATC_Delay>
      uint8_t found_index = ATC_CheckResponse(hAtc, ppResp);
 80055be:	251f      	movs	r5, #31
 80055c0:	197c      	adds	r4, r7, r5
 80055c2:	683a      	ldr	r2, [r7, #0]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	0011      	movs	r1, r2
 80055c8:	0018      	movs	r0, r3
 80055ca:	f7ff fd98 	bl	80050fe <ATC_CheckResponse>
 80055ce:	0003      	movs	r3, r0
 80055d0:	7023      	strb	r3, [r4, #0]
      if (found_index > 0)
 80055d2:	197b      	adds	r3, r7, r5
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <ATC_SendReceive+0x19c>
      {
        answer = found_index;
 80055da:	197b      	adds	r3, r7, r5
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80055e0:	e007      	b.n	80055f2 <ATC_SendReceive+0x1ac>
    while (HAL_GetTick() - start_time < RxTimeout)
 80055e2:	f7fb fd8b 	bl	80010fc <HAL_GetTick>
 80055e6:	0002      	movs	r2, r0
 80055e8:	6a3b      	ldr	r3, [r7, #32]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d8e2      	bhi.n	80055b8 <ATC_SendReceive+0x172>
      }
    }
  }
  hAtc->RespCount = 0;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2200      	movs	r2, #0
 80055f6:	82da      	strh	r2, [r3, #22]
  for (uint8_t i = 0; i < Items; i++)
 80055f8:	2326      	movs	r3, #38	@ 0x26
 80055fa:	18fb      	adds	r3, r7, r3
 80055fc:	2200      	movs	r2, #0
 80055fe:	701a      	strb	r2, [r3, #0]
 8005600:	e00e      	b.n	8005620 <ATC_SendReceive+0x1da>
  {
    ATC_Free((void**)&hAtc->ppResp[i]);
 8005602:	2426      	movs	r4, #38	@ 0x26
 8005604:	193b      	adds	r3, r7, r4
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	330a      	adds	r3, #10
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	18d3      	adds	r3, r2, r3
 8005610:	0018      	movs	r0, r3
 8005612:	f7ff fc8d 	bl	8004f30 <ATC_Free>
  for (uint8_t i = 0; i < Items; i++)
 8005616:	193b      	adds	r3, r7, r4
 8005618:	781a      	ldrb	r2, [r3, #0]
 800561a:	193b      	adds	r3, r7, r4
 800561c:	3201      	adds	r2, #1
 800561e:	701a      	strb	r2, [r3, #0]
 8005620:	2326      	movs	r3, #38	@ 0x26
 8005622:	18fa      	adds	r2, r7, r3
 8005624:	2344      	movs	r3, #68	@ 0x44
 8005626:	18fb      	adds	r3, r7, r3
 8005628:	7812      	ldrb	r2, [r2, #0]
 800562a:	781b      	ldrb	r3, [r3, #0]
 800562c:	429a      	cmp	r2, r3
 800562e:	d3e8      	bcc.n	8005602 <ATC_SendReceive+0x1bc>
  }
  return answer;
 8005630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005632:	0018      	movs	r0, r3
 8005634:	46bd      	mov	sp, r7
 8005636:	b00c      	add	sp, #48	@ 0x30
 8005638:	bdb0      	pop	{r4, r5, r7, pc}

0800563a <ATC_IdleLineCallback>:
  * @param  hAtc: Pointer to the ATC handle.
  * @param  Len: Length of received data.
  * @retval None.
  */
inline void ATC_IdleLineCallback(ATC_HandleTypeDef* hAtc, uint16_t Len)
{
 800563a:	b580      	push	{r7, lr}
 800563c:	b082      	sub	sp, #8
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
 8005642:	000a      	movs	r2, r1
 8005644:	1cbb      	adds	r3, r7, #2
 8005646:	801a      	strh	r2, [r3, #0]
  if (Len > hAtc->Size - hAtc->RxIndex)
 8005648:	1cbb      	adds	r3, r7, #2
 800564a:	881a      	ldrh	r2, [r3, #0]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	8a9b      	ldrh	r3, [r3, #20]
 8005650:	0019      	movs	r1, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	8b1b      	ldrh	r3, [r3, #24]
 8005656:	1acb      	subs	r3, r1, r3
 8005658:	429a      	cmp	r2, r3
 800565a:	dd06      	ble.n	800566a <ATC_IdleLineCallback+0x30>
  {
    Len = hAtc->Size - hAtc->RxIndex;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	8a99      	ldrh	r1, [r3, #20]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	8b1a      	ldrh	r2, [r3, #24]
 8005664:	1cbb      	adds	r3, r7, #2
 8005666:	1a8a      	subs	r2, r1, r2
 8005668:	801a      	strh	r2, [r3, #0]
  }
  memcpy(&hAtc->pReadBuff[hAtc->RxIndex], hAtc->pRxBuff, Len);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	8b12      	ldrh	r2, [r2, #24]
 8005672:	1898      	adds	r0, r3, r2
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	69d9      	ldr	r1, [r3, #28]
 8005678:	1cbb      	adds	r3, r7, #2
 800567a:	881b      	ldrh	r3, [r3, #0]
 800567c:	001a      	movs	r2, r3
 800567e:	f000 f98f 	bl	80059a0 <memcpy>
  {
    dprintf("%c", hAtc->pRxBuff[i]);
  }
  dprintf("\r\n");
#endif
  hAtc->RxIndex += Len;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	8b1a      	ldrh	r2, [r3, #24]
 8005686:	1cbb      	adds	r3, r7, #2
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	18d3      	adds	r3, r2, r3
 800568c:	b29a      	uxth	r2, r3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	831a      	strh	r2, [r3, #24]
  if (HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size) == HAL_OK)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6818      	ldr	r0, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	69d9      	ldr	r1, [r3, #28]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	8a9b      	ldrh	r3, [r3, #20]
 800569e:	001a      	movs	r2, r3
 80056a0:	f7ff fbcd 	bl	8004e3e <HAL_UARTEx_ReceiveToIdle_DMA>
 80056a4:	1e03      	subs	r3, r0, #0
 80056a6:	d10c      	bne.n	80056c2 <ATC_IdleLineCallback+0x88>
  {
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	2104      	movs	r1, #4
 80056bc:	438a      	bics	r2, r1
 80056be:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
    HAL_UART_AbortReceive(hAtc->hUart);
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
  }
}
 80056c0:	e01f      	b.n	8005702 <ATC_IdleLineCallback+0xc8>
    __HAL_UART_CLEAR_FLAG(hAtc->hUart, 0xFFFFFFFF);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2201      	movs	r2, #1
 80056ca:	4252      	negs	r2, r2
 80056cc:	621a      	str	r2, [r3, #32]
    HAL_UART_AbortReceive(hAtc->hUart);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	0018      	movs	r0, r3
 80056d4:	f7fe f85e 	bl	8003794 <HAL_UART_AbortReceive>
    HAL_UARTEx_ReceiveToIdle_DMA(hAtc->hUart, hAtc->pRxBuff, hAtc->Size);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6818      	ldr	r0, [r3, #0]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	69d9      	ldr	r1, [r3, #28]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	8a9b      	ldrh	r3, [r3, #20]
 80056e4:	001a      	movs	r2, r3
 80056e6:	f7ff fbaa 	bl	8004e3e <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(hAtc->hUart->hdmarx, DMA_IT_HT);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2104      	movs	r1, #4
 80056fe:	438a      	bics	r2, r1
 8005700:	601a      	str	r2, [r3, #0]
}
 8005702:	46c0      	nop			@ (mov r8, r8)
 8005704:	46bd      	mov	sp, r7
 8005706:	b002      	add	sp, #8
 8005708:	bd80      	pop	{r7, pc}

0800570a <ATC_Delay>:
  * @brief  Delay function.
  * @param  Delay: delay in milisecond..
  * @retval None.
  */
void ATC_Delay(uint32_t Delay)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b082      	sub	sp, #8
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
#if ATC_RTOS == ATC_RTOS_DISABLE
  HAL_Delay(Delay);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	0018      	movs	r0, r3
 8005716:	f7fb fcfb 	bl	8001110 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 800571a:	46c0      	nop			@ (mov r8, r8)
 800571c:	46bd      	mov	sp, r7
 800571e:	b002      	add	sp, #8
 8005720:	bd80      	pop	{r7, pc}
	...

08005724 <malloc>:
 8005724:	b510      	push	{r4, lr}
 8005726:	4b03      	ldr	r3, [pc, #12]	@ (8005734 <malloc+0x10>)
 8005728:	0001      	movs	r1, r0
 800572a:	6818      	ldr	r0, [r3, #0]
 800572c:	f000 f830 	bl	8005790 <_malloc_r>
 8005730:	bd10      	pop	{r4, pc}
 8005732:	46c0      	nop			@ (mov r8, r8)
 8005734:	20000010 	.word	0x20000010

08005738 <free>:
 8005738:	b510      	push	{r4, lr}
 800573a:	4b03      	ldr	r3, [pc, #12]	@ (8005748 <free+0x10>)
 800573c:	0001      	movs	r1, r0
 800573e:	6818      	ldr	r0, [r3, #0]
 8005740:	f000 f938 	bl	80059b4 <_free_r>
 8005744:	bd10      	pop	{r4, pc}
 8005746:	46c0      	nop			@ (mov r8, r8)
 8005748:	20000010 	.word	0x20000010

0800574c <sbrk_aligned>:
 800574c:	b570      	push	{r4, r5, r6, lr}
 800574e:	4e0f      	ldr	r6, [pc, #60]	@ (800578c <sbrk_aligned+0x40>)
 8005750:	000d      	movs	r5, r1
 8005752:	6831      	ldr	r1, [r6, #0]
 8005754:	0004      	movs	r4, r0
 8005756:	2900      	cmp	r1, #0
 8005758:	d102      	bne.n	8005760 <sbrk_aligned+0x14>
 800575a:	f000 f8db 	bl	8005914 <_sbrk_r>
 800575e:	6030      	str	r0, [r6, #0]
 8005760:	0029      	movs	r1, r5
 8005762:	0020      	movs	r0, r4
 8005764:	f000 f8d6 	bl	8005914 <_sbrk_r>
 8005768:	1c43      	adds	r3, r0, #1
 800576a:	d103      	bne.n	8005774 <sbrk_aligned+0x28>
 800576c:	2501      	movs	r5, #1
 800576e:	426d      	negs	r5, r5
 8005770:	0028      	movs	r0, r5
 8005772:	bd70      	pop	{r4, r5, r6, pc}
 8005774:	2303      	movs	r3, #3
 8005776:	1cc5      	adds	r5, r0, #3
 8005778:	439d      	bics	r5, r3
 800577a:	42a8      	cmp	r0, r5
 800577c:	d0f8      	beq.n	8005770 <sbrk_aligned+0x24>
 800577e:	1a29      	subs	r1, r5, r0
 8005780:	0020      	movs	r0, r4
 8005782:	f000 f8c7 	bl	8005914 <_sbrk_r>
 8005786:	3001      	adds	r0, #1
 8005788:	d1f2      	bne.n	8005770 <sbrk_aligned+0x24>
 800578a:	e7ef      	b.n	800576c <sbrk_aligned+0x20>
 800578c:	20000254 	.word	0x20000254

08005790 <_malloc_r>:
 8005790:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005792:	2203      	movs	r2, #3
 8005794:	1ccb      	adds	r3, r1, #3
 8005796:	4393      	bics	r3, r2
 8005798:	3308      	adds	r3, #8
 800579a:	0005      	movs	r5, r0
 800579c:	001f      	movs	r7, r3
 800579e:	2b0c      	cmp	r3, #12
 80057a0:	d234      	bcs.n	800580c <_malloc_r+0x7c>
 80057a2:	270c      	movs	r7, #12
 80057a4:	42b9      	cmp	r1, r7
 80057a6:	d833      	bhi.n	8005810 <_malloc_r+0x80>
 80057a8:	0028      	movs	r0, r5
 80057aa:	f000 f871 	bl	8005890 <__malloc_lock>
 80057ae:	4e37      	ldr	r6, [pc, #220]	@ (800588c <_malloc_r+0xfc>)
 80057b0:	6833      	ldr	r3, [r6, #0]
 80057b2:	001c      	movs	r4, r3
 80057b4:	2c00      	cmp	r4, #0
 80057b6:	d12f      	bne.n	8005818 <_malloc_r+0x88>
 80057b8:	0039      	movs	r1, r7
 80057ba:	0028      	movs	r0, r5
 80057bc:	f7ff ffc6 	bl	800574c <sbrk_aligned>
 80057c0:	0004      	movs	r4, r0
 80057c2:	1c43      	adds	r3, r0, #1
 80057c4:	d15f      	bne.n	8005886 <_malloc_r+0xf6>
 80057c6:	6834      	ldr	r4, [r6, #0]
 80057c8:	9400      	str	r4, [sp, #0]
 80057ca:	9b00      	ldr	r3, [sp, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d14a      	bne.n	8005866 <_malloc_r+0xd6>
 80057d0:	2c00      	cmp	r4, #0
 80057d2:	d052      	beq.n	800587a <_malloc_r+0xea>
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	0028      	movs	r0, r5
 80057d8:	18e3      	adds	r3, r4, r3
 80057da:	9900      	ldr	r1, [sp, #0]
 80057dc:	9301      	str	r3, [sp, #4]
 80057de:	f000 f899 	bl	8005914 <_sbrk_r>
 80057e2:	9b01      	ldr	r3, [sp, #4]
 80057e4:	4283      	cmp	r3, r0
 80057e6:	d148      	bne.n	800587a <_malloc_r+0xea>
 80057e8:	6823      	ldr	r3, [r4, #0]
 80057ea:	0028      	movs	r0, r5
 80057ec:	1aff      	subs	r7, r7, r3
 80057ee:	0039      	movs	r1, r7
 80057f0:	f7ff ffac 	bl	800574c <sbrk_aligned>
 80057f4:	3001      	adds	r0, #1
 80057f6:	d040      	beq.n	800587a <_malloc_r+0xea>
 80057f8:	6823      	ldr	r3, [r4, #0]
 80057fa:	19db      	adds	r3, r3, r7
 80057fc:	6023      	str	r3, [r4, #0]
 80057fe:	6833      	ldr	r3, [r6, #0]
 8005800:	685a      	ldr	r2, [r3, #4]
 8005802:	2a00      	cmp	r2, #0
 8005804:	d133      	bne.n	800586e <_malloc_r+0xde>
 8005806:	9b00      	ldr	r3, [sp, #0]
 8005808:	6033      	str	r3, [r6, #0]
 800580a:	e019      	b.n	8005840 <_malloc_r+0xb0>
 800580c:	2b00      	cmp	r3, #0
 800580e:	dac9      	bge.n	80057a4 <_malloc_r+0x14>
 8005810:	230c      	movs	r3, #12
 8005812:	602b      	str	r3, [r5, #0]
 8005814:	2000      	movs	r0, #0
 8005816:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005818:	6821      	ldr	r1, [r4, #0]
 800581a:	1bc9      	subs	r1, r1, r7
 800581c:	d420      	bmi.n	8005860 <_malloc_r+0xd0>
 800581e:	290b      	cmp	r1, #11
 8005820:	d90a      	bls.n	8005838 <_malloc_r+0xa8>
 8005822:	19e2      	adds	r2, r4, r7
 8005824:	6027      	str	r7, [r4, #0]
 8005826:	42a3      	cmp	r3, r4
 8005828:	d104      	bne.n	8005834 <_malloc_r+0xa4>
 800582a:	6032      	str	r2, [r6, #0]
 800582c:	6863      	ldr	r3, [r4, #4]
 800582e:	6011      	str	r1, [r2, #0]
 8005830:	6053      	str	r3, [r2, #4]
 8005832:	e005      	b.n	8005840 <_malloc_r+0xb0>
 8005834:	605a      	str	r2, [r3, #4]
 8005836:	e7f9      	b.n	800582c <_malloc_r+0x9c>
 8005838:	6862      	ldr	r2, [r4, #4]
 800583a:	42a3      	cmp	r3, r4
 800583c:	d10e      	bne.n	800585c <_malloc_r+0xcc>
 800583e:	6032      	str	r2, [r6, #0]
 8005840:	0028      	movs	r0, r5
 8005842:	f000 f82d 	bl	80058a0 <__malloc_unlock>
 8005846:	0020      	movs	r0, r4
 8005848:	2207      	movs	r2, #7
 800584a:	300b      	adds	r0, #11
 800584c:	1d23      	adds	r3, r4, #4
 800584e:	4390      	bics	r0, r2
 8005850:	1ac2      	subs	r2, r0, r3
 8005852:	4298      	cmp	r0, r3
 8005854:	d0df      	beq.n	8005816 <_malloc_r+0x86>
 8005856:	1a1b      	subs	r3, r3, r0
 8005858:	50a3      	str	r3, [r4, r2]
 800585a:	e7dc      	b.n	8005816 <_malloc_r+0x86>
 800585c:	605a      	str	r2, [r3, #4]
 800585e:	e7ef      	b.n	8005840 <_malloc_r+0xb0>
 8005860:	0023      	movs	r3, r4
 8005862:	6864      	ldr	r4, [r4, #4]
 8005864:	e7a6      	b.n	80057b4 <_malloc_r+0x24>
 8005866:	9c00      	ldr	r4, [sp, #0]
 8005868:	6863      	ldr	r3, [r4, #4]
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	e7ad      	b.n	80057ca <_malloc_r+0x3a>
 800586e:	001a      	movs	r2, r3
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	42a3      	cmp	r3, r4
 8005874:	d1fb      	bne.n	800586e <_malloc_r+0xde>
 8005876:	2300      	movs	r3, #0
 8005878:	e7da      	b.n	8005830 <_malloc_r+0xa0>
 800587a:	230c      	movs	r3, #12
 800587c:	0028      	movs	r0, r5
 800587e:	602b      	str	r3, [r5, #0]
 8005880:	f000 f80e 	bl	80058a0 <__malloc_unlock>
 8005884:	e7c6      	b.n	8005814 <_malloc_r+0x84>
 8005886:	6007      	str	r7, [r0, #0]
 8005888:	e7da      	b.n	8005840 <_malloc_r+0xb0>
 800588a:	46c0      	nop			@ (mov r8, r8)
 800588c:	20000258 	.word	0x20000258

08005890 <__malloc_lock>:
 8005890:	b510      	push	{r4, lr}
 8005892:	4802      	ldr	r0, [pc, #8]	@ (800589c <__malloc_lock+0xc>)
 8005894:	f000 f87a 	bl	800598c <__retarget_lock_acquire_recursive>
 8005898:	bd10      	pop	{r4, pc}
 800589a:	46c0      	nop			@ (mov r8, r8)
 800589c:	20000398 	.word	0x20000398

080058a0 <__malloc_unlock>:
 80058a0:	b510      	push	{r4, lr}
 80058a2:	4802      	ldr	r0, [pc, #8]	@ (80058ac <__malloc_unlock+0xc>)
 80058a4:	f000 f873 	bl	800598e <__retarget_lock_release_recursive>
 80058a8:	bd10      	pop	{r4, pc}
 80058aa:	46c0      	nop			@ (mov r8, r8)
 80058ac:	20000398 	.word	0x20000398

080058b0 <memset>:
 80058b0:	0003      	movs	r3, r0
 80058b2:	1882      	adds	r2, r0, r2
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d100      	bne.n	80058ba <memset+0xa>
 80058b8:	4770      	bx	lr
 80058ba:	7019      	strb	r1, [r3, #0]
 80058bc:	3301      	adds	r3, #1
 80058be:	e7f9      	b.n	80058b4 <memset+0x4>

080058c0 <strncpy>:
 80058c0:	0003      	movs	r3, r0
 80058c2:	b530      	push	{r4, r5, lr}
 80058c4:	001d      	movs	r5, r3
 80058c6:	2a00      	cmp	r2, #0
 80058c8:	d006      	beq.n	80058d8 <strncpy+0x18>
 80058ca:	780c      	ldrb	r4, [r1, #0]
 80058cc:	3a01      	subs	r2, #1
 80058ce:	3301      	adds	r3, #1
 80058d0:	702c      	strb	r4, [r5, #0]
 80058d2:	3101      	adds	r1, #1
 80058d4:	2c00      	cmp	r4, #0
 80058d6:	d1f5      	bne.n	80058c4 <strncpy+0x4>
 80058d8:	2100      	movs	r1, #0
 80058da:	189a      	adds	r2, r3, r2
 80058dc:	4293      	cmp	r3, r2
 80058de:	d100      	bne.n	80058e2 <strncpy+0x22>
 80058e0:	bd30      	pop	{r4, r5, pc}
 80058e2:	7019      	strb	r1, [r3, #0]
 80058e4:	3301      	adds	r3, #1
 80058e6:	e7f9      	b.n	80058dc <strncpy+0x1c>

080058e8 <strstr>:
 80058e8:	780a      	ldrb	r2, [r1, #0]
 80058ea:	b530      	push	{r4, r5, lr}
 80058ec:	2a00      	cmp	r2, #0
 80058ee:	d10c      	bne.n	800590a <strstr+0x22>
 80058f0:	bd30      	pop	{r4, r5, pc}
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d108      	bne.n	8005908 <strstr+0x20>
 80058f6:	2301      	movs	r3, #1
 80058f8:	5ccc      	ldrb	r4, [r1, r3]
 80058fa:	2c00      	cmp	r4, #0
 80058fc:	d0f8      	beq.n	80058f0 <strstr+0x8>
 80058fe:	5cc5      	ldrb	r5, [r0, r3]
 8005900:	42a5      	cmp	r5, r4
 8005902:	d101      	bne.n	8005908 <strstr+0x20>
 8005904:	3301      	adds	r3, #1
 8005906:	e7f7      	b.n	80058f8 <strstr+0x10>
 8005908:	3001      	adds	r0, #1
 800590a:	7803      	ldrb	r3, [r0, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1f0      	bne.n	80058f2 <strstr+0xa>
 8005910:	0018      	movs	r0, r3
 8005912:	e7ed      	b.n	80058f0 <strstr+0x8>

08005914 <_sbrk_r>:
 8005914:	2300      	movs	r3, #0
 8005916:	b570      	push	{r4, r5, r6, lr}
 8005918:	4d06      	ldr	r5, [pc, #24]	@ (8005934 <_sbrk_r+0x20>)
 800591a:	0004      	movs	r4, r0
 800591c:	0008      	movs	r0, r1
 800591e:	602b      	str	r3, [r5, #0]
 8005920:	f7fb fa4c 	bl	8000dbc <_sbrk>
 8005924:	1c43      	adds	r3, r0, #1
 8005926:	d103      	bne.n	8005930 <_sbrk_r+0x1c>
 8005928:	682b      	ldr	r3, [r5, #0]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d000      	beq.n	8005930 <_sbrk_r+0x1c>
 800592e:	6023      	str	r3, [r4, #0]
 8005930:	bd70      	pop	{r4, r5, r6, pc}
 8005932:	46c0      	nop			@ (mov r8, r8)
 8005934:	20000394 	.word	0x20000394

08005938 <__errno>:
 8005938:	4b01      	ldr	r3, [pc, #4]	@ (8005940 <__errno+0x8>)
 800593a:	6818      	ldr	r0, [r3, #0]
 800593c:	4770      	bx	lr
 800593e:	46c0      	nop			@ (mov r8, r8)
 8005940:	20000010 	.word	0x20000010

08005944 <__libc_init_array>:
 8005944:	b570      	push	{r4, r5, r6, lr}
 8005946:	2600      	movs	r6, #0
 8005948:	4c0c      	ldr	r4, [pc, #48]	@ (800597c <__libc_init_array+0x38>)
 800594a:	4d0d      	ldr	r5, [pc, #52]	@ (8005980 <__libc_init_array+0x3c>)
 800594c:	1b64      	subs	r4, r4, r5
 800594e:	10a4      	asrs	r4, r4, #2
 8005950:	42a6      	cmp	r6, r4
 8005952:	d109      	bne.n	8005968 <__libc_init_array+0x24>
 8005954:	2600      	movs	r6, #0
 8005956:	f000 f877 	bl	8005a48 <_init>
 800595a:	4c0a      	ldr	r4, [pc, #40]	@ (8005984 <__libc_init_array+0x40>)
 800595c:	4d0a      	ldr	r5, [pc, #40]	@ (8005988 <__libc_init_array+0x44>)
 800595e:	1b64      	subs	r4, r4, r5
 8005960:	10a4      	asrs	r4, r4, #2
 8005962:	42a6      	cmp	r6, r4
 8005964:	d105      	bne.n	8005972 <__libc_init_array+0x2e>
 8005966:	bd70      	pop	{r4, r5, r6, pc}
 8005968:	00b3      	lsls	r3, r6, #2
 800596a:	58eb      	ldr	r3, [r5, r3]
 800596c:	4798      	blx	r3
 800596e:	3601      	adds	r6, #1
 8005970:	e7ee      	b.n	8005950 <__libc_init_array+0xc>
 8005972:	00b3      	lsls	r3, r6, #2
 8005974:	58eb      	ldr	r3, [r5, r3]
 8005976:	4798      	blx	r3
 8005978:	3601      	adds	r6, #1
 800597a:	e7f2      	b.n	8005962 <__libc_init_array+0x1e>
 800597c:	08005b34 	.word	0x08005b34
 8005980:	08005b34 	.word	0x08005b34
 8005984:	08005b38 	.word	0x08005b38
 8005988:	08005b34 	.word	0x08005b34

0800598c <__retarget_lock_acquire_recursive>:
 800598c:	4770      	bx	lr

0800598e <__retarget_lock_release_recursive>:
 800598e:	4770      	bx	lr

08005990 <strcpy>:
 8005990:	0003      	movs	r3, r0
 8005992:	780a      	ldrb	r2, [r1, #0]
 8005994:	3101      	adds	r1, #1
 8005996:	701a      	strb	r2, [r3, #0]
 8005998:	3301      	adds	r3, #1
 800599a:	2a00      	cmp	r2, #0
 800599c:	d1f9      	bne.n	8005992 <strcpy+0x2>
 800599e:	4770      	bx	lr

080059a0 <memcpy>:
 80059a0:	2300      	movs	r3, #0
 80059a2:	b510      	push	{r4, lr}
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d100      	bne.n	80059aa <memcpy+0xa>
 80059a8:	bd10      	pop	{r4, pc}
 80059aa:	5ccc      	ldrb	r4, [r1, r3]
 80059ac:	54c4      	strb	r4, [r0, r3]
 80059ae:	3301      	adds	r3, #1
 80059b0:	e7f8      	b.n	80059a4 <memcpy+0x4>
	...

080059b4 <_free_r>:
 80059b4:	b570      	push	{r4, r5, r6, lr}
 80059b6:	0005      	movs	r5, r0
 80059b8:	1e0c      	subs	r4, r1, #0
 80059ba:	d010      	beq.n	80059de <_free_r+0x2a>
 80059bc:	3c04      	subs	r4, #4
 80059be:	6823      	ldr	r3, [r4, #0]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	da00      	bge.n	80059c6 <_free_r+0x12>
 80059c4:	18e4      	adds	r4, r4, r3
 80059c6:	0028      	movs	r0, r5
 80059c8:	f7ff ff62 	bl	8005890 <__malloc_lock>
 80059cc:	4a1d      	ldr	r2, [pc, #116]	@ (8005a44 <_free_r+0x90>)
 80059ce:	6813      	ldr	r3, [r2, #0]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d105      	bne.n	80059e0 <_free_r+0x2c>
 80059d4:	6063      	str	r3, [r4, #4]
 80059d6:	6014      	str	r4, [r2, #0]
 80059d8:	0028      	movs	r0, r5
 80059da:	f7ff ff61 	bl	80058a0 <__malloc_unlock>
 80059de:	bd70      	pop	{r4, r5, r6, pc}
 80059e0:	42a3      	cmp	r3, r4
 80059e2:	d908      	bls.n	80059f6 <_free_r+0x42>
 80059e4:	6820      	ldr	r0, [r4, #0]
 80059e6:	1821      	adds	r1, r4, r0
 80059e8:	428b      	cmp	r3, r1
 80059ea:	d1f3      	bne.n	80059d4 <_free_r+0x20>
 80059ec:	6819      	ldr	r1, [r3, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	1809      	adds	r1, r1, r0
 80059f2:	6021      	str	r1, [r4, #0]
 80059f4:	e7ee      	b.n	80059d4 <_free_r+0x20>
 80059f6:	001a      	movs	r2, r3
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d001      	beq.n	8005a02 <_free_r+0x4e>
 80059fe:	42a3      	cmp	r3, r4
 8005a00:	d9f9      	bls.n	80059f6 <_free_r+0x42>
 8005a02:	6811      	ldr	r1, [r2, #0]
 8005a04:	1850      	adds	r0, r2, r1
 8005a06:	42a0      	cmp	r0, r4
 8005a08:	d10b      	bne.n	8005a22 <_free_r+0x6e>
 8005a0a:	6820      	ldr	r0, [r4, #0]
 8005a0c:	1809      	adds	r1, r1, r0
 8005a0e:	1850      	adds	r0, r2, r1
 8005a10:	6011      	str	r1, [r2, #0]
 8005a12:	4283      	cmp	r3, r0
 8005a14:	d1e0      	bne.n	80059d8 <_free_r+0x24>
 8005a16:	6818      	ldr	r0, [r3, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	1841      	adds	r1, r0, r1
 8005a1c:	6011      	str	r1, [r2, #0]
 8005a1e:	6053      	str	r3, [r2, #4]
 8005a20:	e7da      	b.n	80059d8 <_free_r+0x24>
 8005a22:	42a0      	cmp	r0, r4
 8005a24:	d902      	bls.n	8005a2c <_free_r+0x78>
 8005a26:	230c      	movs	r3, #12
 8005a28:	602b      	str	r3, [r5, #0]
 8005a2a:	e7d5      	b.n	80059d8 <_free_r+0x24>
 8005a2c:	6820      	ldr	r0, [r4, #0]
 8005a2e:	1821      	adds	r1, r4, r0
 8005a30:	428b      	cmp	r3, r1
 8005a32:	d103      	bne.n	8005a3c <_free_r+0x88>
 8005a34:	6819      	ldr	r1, [r3, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	1809      	adds	r1, r1, r0
 8005a3a:	6021      	str	r1, [r4, #0]
 8005a3c:	6063      	str	r3, [r4, #4]
 8005a3e:	6054      	str	r4, [r2, #4]
 8005a40:	e7ca      	b.n	80059d8 <_free_r+0x24>
 8005a42:	46c0      	nop			@ (mov r8, r8)
 8005a44:	20000258 	.word	0x20000258

08005a48 <_init>:
 8005a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a4a:	46c0      	nop			@ (mov r8, r8)
 8005a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a4e:	bc08      	pop	{r3}
 8005a50:	469e      	mov	lr, r3
 8005a52:	4770      	bx	lr

08005a54 <_fini>:
 8005a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a56:	46c0      	nop			@ (mov r8, r8)
 8005a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a5a:	bc08      	pop	{r3}
 8005a5c:	469e      	mov	lr, r3
 8005a5e:	4770      	bx	lr
