GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Work\fpga-adc\delay_generation\src\TDC.v'
Analyzing Verilog file 'C:\Work\fpga-adc\delay_generation\src\TDC_top.v'
Analyzing Verilog file 'C:\Work\fpga-adc\delay_generation\src\del_elem_variant_2.v'
Analyzing Verilog file 'C:\Work\fpga-adc\delay_generation\src\unary2binary.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":326)
Back to file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":326)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'C:\Work\fpga-adc\delay_generation\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'C:\Work\fpga-adc\delay_generation\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing included file 'C:\Work\fpga-adc\delay_generation\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Back to file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2734)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Work\fpga-adc\delay_generation\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'C:\Work\fpga-adc\delay_generation\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Work\fpga-adc\delay_generation\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'TDC'("C:\Work\fpga-adc\delay_generation\src\TDC.v":1)
Compiling module 'del_elem_v2'("C:\Work\fpga-adc\delay_generation\src\del_elem_variant_2.v":1)
Compiling module 'TDC_top'("C:\Work\fpga-adc\delay_generation\src\TDC_top.v":1)
Compiling module 'unary2binary'("C:\Work\fpga-adc\delay_generation\src\unary2binary.v":1)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Work\fpga-adc\delay_generation\src\unary2binary.v":31)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":0)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.8.03\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("C:\Work\fpga-adc\delay_generation\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "TDC_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Work\fpga-adc\delay_generation\impl\gwsynthesis\lut_gen_test.vg" completed
NOTE  (TA1125) : More than 7 critical paths are ignored because having large logic level.
[100%] Generate report file "C:\Work\fpga-adc\delay_generation\impl\gwsynthesis\lut_gen_test_syn.rpt.html" completed
GowinSynthesis finish
