Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 11 11:16:10 2022
| Host         : DESKTOP-K73VVKB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   276 |
| Unused register locations in slices containing registers |   897 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           36 |
|      2 |            8 |
|      3 |            3 |
|      4 |           40 |
|      5 |           24 |
|      6 |            6 |
|      7 |            1 |
|      8 |           12 |
|      9 |           11 |
|     10 |           10 |
|     11 |            3 |
|     12 |           12 |
|     13 |            1 |
|     14 |            2 |
|     15 |            1 |
|    16+ |          106 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             833 |          301 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |             847 |          358 |
| Yes          | No                    | No                     |            1695 |          520 |
| Yes          | No                    | Yes                    |              21 |           13 |
| Yes          | Yes                   | No                     |            1357 |          438 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                      Enable Signal                                                                                                     |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                              |                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                              |                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native                                                                                          |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_0                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_1                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Use_Async_Reset.sync_reset_reg                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native                                                                                          |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_0                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                              |                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__148_n_0       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                              |                                                                                                                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst18_out                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst19_out                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Use_Async_Reset.sync_reset_reg |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst19_out                                               |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst18_out                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__155_n_0 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__154_n_0       |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__149_n_0 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Use_Async_Reset.sync_reset_reg |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                 |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                     |                2 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                     | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                      |                1 |              2 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                        |                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                               |                                                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                 |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                      |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                        |                                                                                                                                                                            |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                                      | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                   | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                          |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/p_4_out                                                                                                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                  |                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0              | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                          | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                              | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                        | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                          |                2 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                 |                2 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     |                                                                                                                                                                            |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                               | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                 | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/DIBDI[0]                                                          | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0[0]                                                                              | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_0                                                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                        | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                  |                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_1                                                                                                           | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Reset                                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0[0]                                                                              | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                       | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/DIBDI[0]                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                             |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_1                                                                                                           | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Reset                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                     | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                2 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     |                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I_reg_0                                                                                           | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Reset                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                              | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1__0_n_0                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                     |                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I_reg_0                                                                                           | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Reset                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                      |                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                      |                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                               | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                             | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                 | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                 | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                      | design_1_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1__0_n_0                                                                                                           | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                               | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                             | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                |                2 |              5 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1[0]                                                                                                                                  |                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                            | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                         |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                |                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Using_FPGA.Native[0]                                                                                                                                                                |                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                            | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                             |                2 |              7 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                            |                                                                                                                                                                            |                2 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg[0]                                                                                                   |                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                       |                1 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0              |                                                                                                                                                                            |                7 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0              |                                                                                                                                                                            |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                          | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                2 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                            |                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/mutex_0/U0/SingleAccess/Rst                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                               | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/inHibit_EX_reg                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                          | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                        |                                                                                                                                                                            |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/SingleAccess/Second_Cycle                                                                                                                                                                        | design_1_i/mutex_0/U0/SingleAccess/Rst                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                        |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_2.AXI_If_2/CE                                                                                                                                                                          | design_1_i/mutex_0/U0/Using_AXI_2.AXI_If_2/R                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/SingleAccess/Write_Strobe                                                                                                                                                                        |                                                                                                                                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_0.AXI_If_0/CE                                                                                                                                                                          | design_1_i/mutex_0/U0/Using_AXI_0.AXI_If_0/R                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid |                                                                                                                                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                        |                                                                                                                                                                            |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_1.AXI_If_1/CE                                                                                                                                                                          | design_1_i/mutex_0/U0/Using_AXI_1.AXI_If_1/R                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/start2                                                                                                                                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1_n_0                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                        |                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                |                4 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                    |                                                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/start2                                                                                                                                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1__0_n_0                              |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                        |                                                                                                                                                                            |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                            |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                       |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                       |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                  |                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                              |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                         |                                                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                           |                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/E[0]                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                               |                                                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/E[0]                                                                     | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                           |                                                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                  |                                                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                             |                                                                                                                                                                            |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                      |                                                                                                                                                                            |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                   |                                                                                                                                                                            |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_1.AXI_If_1/E[0]                                                                                                                                                                        | design_1_i/mutex_0/U0/SingleAccess/Rst                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_0.AXI_If_0/Mutex_Access_I0                                                                                                                                                             | design_1_i/mutex_0/U0/SingleAccess/Rst                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_1.AXI_If_1/Mutex_Access_I0                                                                                                                                                             | design_1_i/mutex_0/U0/Using_AXI_1.AXI_If_1/Mutex_Addr_I[0]_i_1__0_n_0                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_2.AXI_If_2/Mutex_Access_I0                                                                                                                                                             | design_1_i/mutex_0/U0/Using_AXI_2.AXI_If_2/Mutex_Addr_I[0]_i_1__1_n_0                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                         |                                                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/E[0]                                                                                                    | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                              |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                              |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                 |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                          |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                  |                                                                                                                                                                            |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                         | design_1_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                              |               12 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                            |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                  | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               10 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                            | design_1_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                                  |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                      | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                9 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                 |                                                                                                                                                                            |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                 |                                                                                                                                                                            |                6 |             23 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset2_out                                                                                                                      |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                               |                                                                                                                                                                            |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                        |                                                                                                                                                                            |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                      |                                                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                          |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                     |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                               |                                                                                                                                                                            |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                        |                                                                                                                                                                            |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                      |                                                                                                                                                                            |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                |                                                                                                                                                                            |               11 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                            |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                            |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                              |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/Read_Req                                                               | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                              | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/Read_Req                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                 |                                                                                                                                                                            |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                             | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                 |                                                                                                                                                                            |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                        |                                                                                                                                                                            |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                                            |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/mul_Executing_reg                                                                                                            |                                                                                                                                                                            |               14 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                      |                                                                                                                                                                            |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                                            |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                      |                                                                                                                                                                            |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                                            |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                                            |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                      |                                                                                                                                                                            |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/mul_Executing_reg                                                                                                            |                                                                                                                                                                            |               12 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                                            |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                        |                                                                                                                                                                            |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                      |                                                                                                                                                                            |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                                            |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i1                                                                                                         | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/CI                                                                                                                          |                                                                                                                                                                            |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/CI                                                                                                                          |                                                                                                                                                                            |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                 |                                                                                                                                                                            |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                  | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                                      |                                                                                                                                                                            |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                         | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/read_register_PC_1_reg                                                   | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                               |                                                                                                                                                                            |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                         | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                       |               12 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                                  |                                                                                                                                                                            |               12 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                                  |                                                                                                                                                                            |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid |                                                                                                                                                                            |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                               |                                                                                                                                                                            |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/read_register_PC_1_reg                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                      |                                                                                                                                                                            |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                 |                                                                                                                                                                            |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                            |                                                                                                                                                                            |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                               |                                                                                                                                                                            |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                      |                                                                                                                                                                            |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                      |                                                                                                                                                                            |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                          |               16 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                               |                                                                                                                                                                            |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                          |               18 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                        |                                                                                                                                                                            |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                  |                                                                                                                                                                            |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                      |                                                                                                                                                                            |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                             |                                                                                                                                                                            |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                            |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                               |                                                                                                                                                                            |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                            |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                               |                                                                                                                                                                            |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i1                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               16 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                        |               29 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                        |               27 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/lopt_4                                                                                         |                                                                                                                                                                            |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/lopt_4                                                                                         |                                                                                                                                                                            |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                        |                                                                                                                                                                            |                8 |             64 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                      |                                                                                                                                                                            |               32 |             93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               30 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                               | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               33 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                                  |                                                                                                                                                                            |               32 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                                  |                                                                                                                                                                            |               32 |            128 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                        |                                                                                                                                                                            |               47 |            142 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               69 |            175 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                    |               69 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                                        |                                                                                                                                                                            |              259 |            718 |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


