Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:\Users\Justin\Documents\ece385\final_project --output-directory=C:\Users\Justin\Documents\ece385\final_project\final_project_soc\simulation --file-set=SIM_VERILOG --report-file=html:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\final_project_soc.html --report-file=sopcinfo:C:\Users\Justin\Documents\ece385\final_project\final_project_soc.sopcinfo --report-file=csv:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\final_project_soc.csv --report-file=spd:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\final_project_soc.spd --report-file=cmp:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\final_project_soc.cmp --report-file=sip:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\simulation\final_project_soc.sip --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\Justin\Documents\ece385\final_project\final_project_soc.qsys --allow-mixed-language-simulation
Progress: Loading final_project/final_project_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding LEDG [altera_avalon_pio 14.0]
Progress: Parameterizing module LEDG
Progress: Adding LEDR [altera_avalon_pio 14.0]
Progress: Parameterizing module LEDR
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 14.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding audio [altera_up_avalon_audio 14.0]
Progress: Parameterizing module audio
Progress: Adding audio_config [altera_up_avalon_audio_and_video_config 14.0]
Progress: Parameterizing module audio_config
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_project_soc.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: final_project_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_project_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: final_project_soc: Generating final_project_soc "final_project_soc" for SIM_VERILOG
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2
Info: nios2_qsys_0: Starting RTL generation for module 'final_project_soc_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=final_project_soc_nios2_qsys_0 --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0001_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0001_nios2_qsys_0_gen//final_project_soc_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0001_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2015.04.23 08:57:55 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.04.23 08:57:55 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.04.23 08:57:58 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2_qsys_0: # 2015.04.23 08:57:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.04.23 08:57:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2015.04.23 08:57:58 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.04.23 08:57:58 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.04.23 08:57:58 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.04.23 08:57:58 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.04.23 08:58:00 (*)   Creating 'C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0001_nios2_qsys_0_gen//final_project_soc_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2015.04.23 08:58:00 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.04.23 08:58:00 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.04.23 08:58:02 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'final_project_soc_nios2_qsys_0'
Info: nios2_qsys_0: "final_project_soc" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'final_project_soc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_project_soc_onchip_memory2_0 --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0002_onchip_memory2_0_gen//final_project_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0002_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'final_project_soc_onchip_memory2_0'
Info: onchip_memory2_0: "final_project_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: LEDG: Starting RTL generation for module 'final_project_soc_LEDG'
Info: LEDG:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_LEDG --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0003_LEDG_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0003_LEDG_gen//final_project_soc_LEDG_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0003_LEDG_gen/  ]
Info: LEDG: Done RTL generation for module 'final_project_soc_LEDG'
Info: LEDG: "final_project_soc" instantiated altera_avalon_pio "LEDG"
Info: LEDR: Starting RTL generation for module 'final_project_soc_LEDR'
Info: LEDR:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_LEDR --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0004_LEDR_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0004_LEDR_gen//final_project_soc_LEDR_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0004_LEDR_gen/  ]
Info: LEDR: Done RTL generation for module 'final_project_soc_LEDR'
Info: LEDR: "final_project_soc" instantiated altera_avalon_pio "LEDR"
Info: sdram: Starting RTL generation for module 'final_project_soc_sdram'
Info: sdram:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_soc_sdram --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0005_sdram_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0005_sdram_gen//final_project_soc_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0005_sdram_gen/  ]
Info: sdram: Done RTL generation for module 'final_project_soc_sdram'
Info: sdram: "final_project_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: Generating Verilog simulation model
Info: sdram_pll: Generated simulation model final_project_soc_sdram_pll.vo
Info: sdram_pll: "final_project_soc" instantiated altpll "sdram_pll"
Info: sysid_qsys_0: Generating Verilog simulation model
Info: sysid_qsys_0: Generated simulation model final_project_soc_sysid_qsys_0.vo
Info: sysid_qsys_0: "final_project_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: audio: Starting Generation of Audio Controller
Info: audio: "final_project_soc" instantiated altera_up_avalon_audio "audio"
Info: audio_config: Starting Generation of Audio and Video Config
Info: audio_config: "final_project_soc" instantiated altera_up_avalon_audio_and_video_config "audio_config"
Info: jtag_uart_0: Starting RTL generation for module 'final_project_soc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_soc_jtag_uart_0 --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0015_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0015_jtag_uart_0_gen//final_project_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0015_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'final_project_soc_jtag_uart_0'
Info: jtag_uart_0: "final_project_soc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mm_interconnect_0: "final_project_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "final_project_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "final_project_soc" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_agent"
Info: nios2_qsys_0_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_agent"
Info: nios2_qsys_0_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info: Reusing file C:/Users/Justin/Documents/ece385/final_project/final_project_soc/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Justin/Documents/ece385/final_project/final_project_soc/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Justin/Documents/ece385/final_project/final_project_soc/simulation/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: final_project_soc: Done "final_project_soc" with 32 modules, 73 files
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Justin\Documents\ece385\final_project\final_project_soc\final_project_soc.spd --output-directory=C:/Users/Justin/Documents/ece385/final_project/final_project_soc/simulation/
Info: Doing: ip-make-simscript --spd=C:\Users\Justin\Documents\ece385\final_project\final_project_soc\final_project_soc.spd --output-directory=C:/Users/Justin/Documents/ece385/final_project/final_project_soc/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Justin/Documents/ece385/final_project/final_project_soc/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Justin/Documents/ece385/final_project/final_project_soc/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Justin/Documents/ece385/final_project/final_project_soc/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Justin/Documents/ece385/final_project/final_project_soc/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	31 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Justin/Documents/ece385/final_project/final_project_soc/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\Users\Justin\Documents\ece385\final_project --output-directory=C:\Users\Justin\Documents\ece385\final_project\final_project_soc --report-file=bsf:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\final_project_soc.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\Justin\Documents\ece385\final_project\final_project_soc.qsys
Progress: Loading final_project/final_project_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding LEDG [altera_avalon_pio 14.0]
Progress: Parameterizing module LEDG
Progress: Adding LEDR [altera_avalon_pio 14.0]
Progress: Parameterizing module LEDR
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 14.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding audio [altera_up_avalon_audio 14.0]
Progress: Parameterizing module audio
Progress: Adding audio_config [altera_up_avalon_audio_and_video_config 14.0]
Progress: Parameterizing module audio_config
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_project_soc.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: final_project_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_project_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\Users\Justin\Documents\ece385\final_project --output-directory=C:\Users\Justin\Documents\ece385\final_project\final_project_soc\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\final_project_soc.html --report-file=sopcinfo:C:\Users\Justin\Documents\ece385\final_project\final_project_soc.sopcinfo --report-file=cmp:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\final_project_soc.cmp --report-file=qip:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\synthesis\final_project_soc.qip --report-file=svd:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\synthesis\final_project_soc.svd --report-file=regmap:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\synthesis\final_project_soc.regmap --report-file=xml:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\final_project_soc.xml --report-file=debuginfo:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\synthesis\final_project_soc.debuginfo --report-file=greybox:C:\Users\Justin\Documents\ece385\final_project\final_project_soc\greybox\final_project_soc.v --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\Justin\Documents\ece385\final_project\final_project_soc.qsys --language=VERILOG
Progress: Loading final_project/final_project_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding LEDG [altera_avalon_pio 14.0]
Progress: Parameterizing module LEDG
Progress: Adding LEDR [altera_avalon_pio 14.0]
Progress: Parameterizing module LEDR
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 14.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding audio [altera_up_avalon_audio 14.0]
Progress: Parameterizing module audio
Progress: Adding audio_config [altera_up_avalon_audio_and_video_config 14.0]
Progress: Parameterizing module audio_config
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_project_soc.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: final_project_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_project_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: final_project_soc: Generating final_project_soc "final_project_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2
Info: nios2_qsys_0: Starting RTL generation for module 'final_project_soc_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=final_project_soc_nios2_qsys_0 --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0036_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0036_nios2_qsys_0_gen//final_project_soc_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2015.04.23 08:58:28 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.04.23 08:58:28 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.04.23 08:58:30 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2_qsys_0: # 2015.04.23 08:58:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.04.23 08:58:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2015.04.23 08:58:30 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.04.23 08:58:30 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.04.23 08:58:30 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.04.23 08:58:30 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.04.23 08:58:31 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.04.23 08:58:31 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.04.23 08:58:33 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'final_project_soc_nios2_qsys_0'
Info: nios2_qsys_0: "final_project_soc" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'final_project_soc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_project_soc_onchip_memory2_0 --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0037_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0037_onchip_memory2_0_gen//final_project_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'final_project_soc_onchip_memory2_0'
Info: onchip_memory2_0: "final_project_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: LEDG: Starting RTL generation for module 'final_project_soc_LEDG'
Info: LEDG:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_LEDG --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0038_LEDG_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0038_LEDG_gen//final_project_soc_LEDG_component_configuration.pl  --do_build_sim=0  ]
Info: LEDG: Done RTL generation for module 'final_project_soc_LEDG'
Info: LEDG: "final_project_soc" instantiated altera_avalon_pio "LEDG"
Info: LEDR: Starting RTL generation for module 'final_project_soc_LEDR'
Info: LEDR:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_LEDR --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0039_LEDR_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0039_LEDR_gen//final_project_soc_LEDR_component_configuration.pl  --do_build_sim=0  ]
Info: LEDR: Done RTL generation for module 'final_project_soc_LEDR'
Info: LEDR: "final_project_soc" instantiated altera_avalon_pio "LEDR"
Info: sdram: Starting RTL generation for module 'final_project_soc_sdram'
Info: sdram:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_soc_sdram --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0040_sdram_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0040_sdram_gen//final_project_soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'final_project_soc_sdram'
Info: sdram: "final_project_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "final_project_soc" instantiated altpll "sdram_pll"
Info: sysid_qsys_0: "final_project_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: audio: Starting Generation of Audio Controller
Info: audio: "final_project_soc" instantiated altera_up_avalon_audio "audio"
Info: audio_config: Starting Generation of Audio and Video Config
Info: audio_config: "final_project_soc" instantiated altera_up_avalon_audio_and_video_config "audio_config"
Info: jtag_uart_0: Starting RTL generation for module 'final_project_soc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_soc_jtag_uart_0 --dir=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0046_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6548_4425118673847911525.dir/0046_jtag_uart_0_gen//final_project_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'final_project_soc_jtag_uart_0'
Info: jtag_uart_0: "final_project_soc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mm_interconnect_0: "final_project_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "final_project_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "final_project_soc" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_agent"
Info: nios2_qsys_0_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_agent"
Info: nios2_qsys_0_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info: Reusing file C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: final_project_soc: Done "final_project_soc" with 32 modules, 66 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: ip-generate succeeded.
Info: Stopping: Create HDL design files for synthesis
