# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SOC_D8M_RTL_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jing\ Jie/Documents/Courses/19\ Sp/EE\ 371/Lab\ 6/Camera\ Reduced {C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:37 on May 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced" C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v 
# -- Compiling module DE1_SOC_D8M_RTL
# ** Error (suppressible): C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v(414): (vlog-2388) 'mouse_overwrite' already declared in this scope (DE1_SOC_D8M_RTL).
# ** Error (suppressible): C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v(417): (vlog-2388) 'freeze' already declared in this scope (DE1_SOC_D8M_RTL).
# ** Error (suppressible): C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v(421): (vlog-2388) 'color_rd_data' already declared in this scope (DE1_SOC_D8M_RTL).
# ** Error (suppressible): C:/Users/Jing Jie/Documents/Courses/19 Sp/EE 371/Lab 6/Camera Reduced/DE1_SOC_D8M_RTL.v(432): (vlog-2388) 'right_button' already declared in this scope (DE1_SOC_D8M_RTL).
# End time: 12:00:38 on May 29,2019, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_SOC_D8M_RTL_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Jing\ Jie/Documents/Courses/19\ Sp/EE\ 371/Lab\ 6/Camera\ Reduced {C:/Users/Jing Jie/Documents/Courses/..."
