# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nanoprocessor1.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/new/Mux_2_to_1.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/new/Mux_2_to_1_3bit.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/new/Mux_2_to_1_4bit.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/imports/new/Mux_8_to_1.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/new/Mux_8_to_1_4bit.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/new/Nanoprocessor.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/new/Program_Counter.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/new/RCA_3.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/new/ROM_12.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/new/RegisterBank.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Nanoprocessor1.srcs/sim_1/new/Nanoprocessor_Sim.vhd" \

# Do not sort compile order
nosort
