{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622549351451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622549351461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 20:09:11 2021 " "Processing started: Tue Jun 01 20:09:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622549351461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549351461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2S -c I2S " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2S -c I2S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549351461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622549351967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622549351967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_spdif.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_spdif.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_spdif " "Found entity 1: audio_spdif" {  } { { "audio_spdif.v" "" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549362602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549362602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute spdif_core.v(35) " "Unrecognized synthesis attribute \"attribute\" at spdif_core.v(35)" {  } { { "spdif_core.v" "" { Text "D:/Programme/Verilog/I2S/spdif_core.v" 35 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549362602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB spdif_core.v(35) " "Unrecognized synthesis attribute \"IOB\" at spdif_core.v(35)" {  } { { "spdif_core.v" "" { Text "D:/Programme/Verilog/I2S/spdif_core.v" 35 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549362602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of spdif_core.v(35) " "Unrecognized synthesis attribute \"of\" at spdif_core.v(35)" {  } { { "spdif_core.v" "" { Text "D:/Programme/Verilog/I2S/spdif_core.v" 35 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549362602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "spdif_out_q spdif_core.v(35) " "Unrecognized synthesis attribute \"spdif_out_q\" at spdif_core.v(35)" {  } { { "spdif_core.v" "" { Text "D:/Programme/Verilog/I2S/spdif_core.v" 35 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549362602 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is spdif_core.v(35) " "Unrecognized synthesis attribute \"is\" at spdif_core.v(35)" {  } { { "spdif_core.v" "" { Text "D:/Programme/Verilog/I2S/spdif_core.v" 35 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549362602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spdif_core.v 1 1 " "Found 1 design units, including 1 entities, in source file spdif_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 spdif_core " "Found entity 1: spdif_core" {  } { { "spdif_core.v" "" { Text "D:/Programme/Verilog/I2S/spdif_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549362602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549362602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spdif.v 1 1 " "Found 1 design units, including 1 entities, in source file spdif.v" { { "Info" "ISGN_ENTITY_NAME" "1 spdif " "Found entity 1: spdif" {  } { { "spdif.v" "" { Text "D:/Programme/Verilog/I2S/spdif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549362612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549362612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_top.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_top " "Found entity 1: i2s_top" {  } { { "i2s_top.v" "" { Text "D:/Programme/Verilog/I2S/i2s_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549362612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549362612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_tx " "Found entity 1: i2s_tx" {  } { { "i2s_tx.v" "" { Text "D:/Programme/Verilog/I2S/i2s_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549362612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549362612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_rx " "Found entity 1: i2s_rx" {  } { { "i2s_rx.v" "" { Text "D:/Programme/Verilog/I2S/i2s_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622549362622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549362622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_spdif " "Elaborating entity \"audio_spdif\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622549362652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spdif_core spdif_core:u_core " "Elaborating entity \"spdif_core\" for hierarchy \"spdif_core:u_core\"" {  } { { "audio_spdif.v" "u_core" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549362662 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spdif_core.v" "" { Text "D:/Programme/Verilog/I2S/spdif_core.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622549363062 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622549363062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622549363172 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622549363602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622549363702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622549363702 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_tvalid_i " "No output dependent on input pin \"inport_tvalid_i\"" {  } { { "audio_spdif.v" "" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549363742 "|audio_spdif|inport_tvalid_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_tstrb_i\[0\] " "No output dependent on input pin \"inport_tstrb_i\[0\]\"" {  } { { "audio_spdif.v" "" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549363742 "|audio_spdif|inport_tstrb_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_tstrb_i\[1\] " "No output dependent on input pin \"inport_tstrb_i\[1\]\"" {  } { { "audio_spdif.v" "" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549363742 "|audio_spdif|inport_tstrb_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_tstrb_i\[2\] " "No output dependent on input pin \"inport_tstrb_i\[2\]\"" {  } { { "audio_spdif.v" "" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549363742 "|audio_spdif|inport_tstrb_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_tstrb_i\[3\] " "No output dependent on input pin \"inport_tstrb_i\[3\]\"" {  } { { "audio_spdif.v" "" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549363742 "|audio_spdif|inport_tstrb_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_tdest_i\[0\] " "No output dependent on input pin \"inport_tdest_i\[0\]\"" {  } { { "audio_spdif.v" "" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549363742 "|audio_spdif|inport_tdest_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_tdest_i\[1\] " "No output dependent on input pin \"inport_tdest_i\[1\]\"" {  } { { "audio_spdif.v" "" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549363742 "|audio_spdif|inport_tdest_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_tdest_i\[2\] " "No output dependent on input pin \"inport_tdest_i\[2\]\"" {  } { { "audio_spdif.v" "" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549363742 "|audio_spdif|inport_tdest_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_tdest_i\[3\] " "No output dependent on input pin \"inport_tdest_i\[3\]\"" {  } { { "audio_spdif.v" "" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549363742 "|audio_spdif|inport_tdest_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_tlast_i " "No output dependent on input pin \"inport_tlast_i\"" {  } { { "audio_spdif.v" "" { Text "D:/Programme/Verilog/I2S/audio_spdif.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622549363742 "|audio_spdif|inport_tlast_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622549363742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622549363742 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622549363742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622549363742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622549363742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622549363752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 01 20:09:23 2021 " "Processing ended: Tue Jun 01 20:09:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622549363752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622549363752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622549363752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622549363752 ""}
