

================================================================
== Vivado HLS Report for 'mandel_calc'
================================================================
* Date:           Sun Mar  4 14:35:28 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls_train
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  766|  766|  766|  766|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- myloop  |  765|  765|         3|          -|          -|   255|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      3|      -|      -|
|Expression       |        -|      -|      0|    329|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     63|
|Register         |        -|      -|    303|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      3|    303|    392|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      3|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |mandel_calc_mul_mbkb_U1  |mandel_calc_mul_mbkb  |  i0 * i0  |
    |mandel_calc_mul_mbkb_U2  |mandel_calc_mul_mbkb  |  i0 * i0  |
    |mandel_calc_mul_mbkb_U3  |mandel_calc_mul_mbkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |p_Val2_10_fu_287_p2   |     +    |      0|  0|  46|          39|          39|
    |p_Val2_12_fu_305_p2   |     +    |      0|  0|  39|          32|          32|
    |p_Val2_14_fu_317_p2   |     +    |      0|  0|  32|          32|          32|
    |p_Val2_3_fu_243_p2    |     +    |      0|  0|  39|          32|          32|
    |p_Val2_7_fu_251_p2    |     +    |      0|  0|  39|          32|          32|
    |r_V_fu_264_p2         |     +    |      0|  0|  40|          33|          33|
    |tmp_10_fu_167_p2      |     +    |      0|  0|  15|           8|           1|
    |tmp_6_fu_325_p2       |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_8_fu_311_p2  |     -    |      0|  0|  32|          32|          32|
    |tmp_5_fu_161_p2       |   icmp   |      0|  0|  11|           8|           2|
    |val_assign_fu_270_p2  |   icmp   |      0|  0|  21|          33|          31|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 329|         289|         274|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  27|          5|    1|          5|
    |count_V_reg_101  |   9|          2|    8|         16|
    |p_Val2_4_reg_83  |   9|          2|   32|         64|
    |p_Val2_s_reg_92  |   9|          2|   32|         64|
    |t_V_reg_114      |   9|          2|    8|         16|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  63|         13|   81|        165|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |count_V_reg_101           |   8|   0|    8|          0|
    |p_Val2_12_reg_413         |  32|   0|   32|          0|
    |p_Val2_13_cast_reg_354    |  20|   0|   32|         12|
    |p_Val2_14_reg_418         |  32|   0|   32|          0|
    |p_Val2_2_reg_378          |  32|   0|   32|          0|
    |p_Val2_4_reg_83           |  32|   0|   32|          0|
    |p_Val2_6_reg_388          |  32|   0|   32|          0|
    |p_Val2_s_reg_92           |  32|   0|   32|          0|
    |r_V_1_reg_398             |  36|   0|   36|          0|
    |t_V_reg_114               |   8|   0|    8|          0|
    |tmp_10_reg_373            |   8|   0|    8|          0|
    |tmp_12_reg_393            |   1|   0|    1|          0|
    |tmp_13_reg_403            |   1|   0|    1|          0|
    |tmp_15_cast_cast_reg_365  |  23|   0|   39|         16|
    |tmp_reg_383               |   1|   0|    1|          0|
    |val_assign_reg_408        |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 303|   0|  331|         28|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_done             | out |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  mandel_calc | return value |
|re_V                |  in |   18|   ap_none  |     re_V     |    scalar    |
|im_V                |  in |   18|   ap_none  |     im_V     |    scalar    |
|count_out_V         | out |    8|   ap_vld   |  count_out_V |    pointer   |
|count_out_V_ap_vld  | out |    1|   ap_vld   |  count_out_V |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_5)
3 --> 
	4  / true
4 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.66ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %re_V), !map !84"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %im_V), !map !90"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %count_out_V), !map !94"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @mandel_calc_str) nounwind"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%im_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %im_V)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%re_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %re_V)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %re_V_read, i12 0)" [mandel_calc.cpp:21]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_13_cast = sext i30 %p_Val2_13 to i32" [mandel_calc.cpp:21]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %im_V_read, i12 0)" [mandel_calc.cpp:22]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_8_cast = sext i30 %p_Val2_8 to i32" [mandel_calc.cpp:22]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %im_V_read, i16 0)" [mandel_calc.cpp:34]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_15_cast_cast = sext i34 %tmp_2 to i39" [mandel_calc.cpp:25]
ST_1 : Operation 17 [1/1] (1.66ns)   --->   "br label %0" [mandel_calc.cpp:25]

 <State 2> : 7.18ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i32 [ %p_Val2_8_cast, %codeRepl ], [ %p_Val2_12, %"ap_fixed_base<36, 4, true, 5, 3, 0>.exit" ]"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %p_Val2_13_cast, %codeRepl ], [ %p_Val2_14, %"ap_fixed_base<36, 4, true, 5, 3, 0>.exit" ]" [mandel_calc.cpp:21]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%count_V = phi i8 [ 0, %codeRepl ], [ %tmp_6, %"ap_fixed_base<36, 4, true, 5, 3, 0>.exit" ]" [mandel_calc.cpp:32]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%t_V = phi i8 [ 0, %codeRepl ], [ %tmp_10, %"ap_fixed_base<36, 4, true, 5, 3, 0>.exit" ]" [mandel_calc.cpp:25]
ST_2 : Operation 22 [1/1] (1.47ns)   --->   "%tmp_5 = icmp eq i8 %t_V, -1" [mandel_calc.cpp:25]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255)"
ST_2 : Operation 24 [1/1] (2.11ns)   --->   "%tmp_10 = add i8 %t_V, 1" [mandel_calc.cpp:25]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %1, label %"ap_fixed_base<36, 4, true, 5, 3, 0>.exit"" [mandel_calc.cpp:25]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_7 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %p_Val2_s, i32 12, i32 29)" [mandel_calc.cpp:28]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %tmp_7 to i36" [mandel_calc.cpp:28]
ST_2 : Operation 28 [1/1] (7.18ns)   --->   "%p_Val2_1 = mul nsw i36 %OP1_V, %OP1_V" [mandel_calc.cpp:28]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i32 @_ssdm_op_PartSelect.i32.i36.i32.i32(i36 %p_Val2_1, i32 4, i32 35)" [mandel_calc.cpp:28]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %p_Val2_1, i32 3)" [mandel_calc.cpp:28]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %p_Val2_4, i32 12, i32 29)" [mandel_calc.cpp:29]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i18 %tmp_3 to i36" [mandel_calc.cpp:29]
ST_2 : Operation 33 [1/1] (7.18ns)   --->   "%p_Val2_5 = mul nsw i36 %OP1_V_1, %OP1_V_1" [mandel_calc.cpp:29]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i32 @_ssdm_op_PartSelect.i32.i36.i32.i32(i36 %p_Val2_5, i32 4, i32 35)" [mandel_calc.cpp:29]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %p_Val2_5, i32 3)" [mandel_calc.cpp:29]
ST_2 : Operation 36 [1/1] (7.18ns)   --->   "%r_V_1 = mul nsw i36 %OP1_V, %OP1_V_1" [mandel_calc.cpp:34]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_1, i32 2)" [mandel_calc.cpp:34]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %count_out_V, i8 %count_V)" [mandel_calc.cpp:38]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [mandel_calc.cpp:63]

 <State 3> : 7.87ns
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = zext i1 %tmp to i32" [mandel_calc.cpp:28]
ST_3 : Operation 41 [1/1] (2.70ns)   --->   "%p_Val2_3 = add nsw i32 %p_Val2_2, %tmp_8" [mandel_calc.cpp:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_9 = zext i1 %tmp_12 to i32" [mandel_calc.cpp:29]
ST_3 : Operation 43 [1/1] (2.70ns)   --->   "%p_Val2_7 = add nsw i32 %p_Val2_6, %tmp_9" [mandel_calc.cpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = sext i32 %p_Val2_3 to i33" [mandel_calc.cpp:31]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = sext i32 %p_Val2_7 to i33" [mandel_calc.cpp:31]
ST_3 : Operation 46 [1/1] (2.70ns)   --->   "%r_V = add nsw i33 %tmp_s, %tmp_1" [mandel_calc.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.46ns)   --->   "%val_assign = icmp slt i33 %r_V, 1073741825" [mandel_calc.cpp:31]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i37 @_ssdm_op_BitConcatenate.i37.i36.i1(i36 %r_V_1, i1 false)" [mandel_calc.cpp:34]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i37 %p_Val2_9 to i39" [mandel_calc.cpp:34]
ST_3 : Operation 50 [1/1] (2.81ns)   --->   "%p_Val2_10 = add i39 %tmp_15_cast_cast, %tmp_10_cast" [mandel_calc.cpp:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_11 = call i32 @_ssdm_op_PartSelect.i32.i39.i32.i32(i39 %p_Val2_10, i32 4, i32 35)" [mandel_calc.cpp:34]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_11 = zext i1 %tmp_13 to i32" [mandel_calc.cpp:34]
ST_3 : Operation 53 [1/1] (2.70ns)   --->   "%p_Val2_12 = add nsw i32 %p_Val2_11, %tmp_11" [mandel_calc.cpp:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_s_8 = sub i32 %p_Val2_3, %p_Val2_7" [mandel_calc.cpp:35]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%p_Val2_14 = add i32 %p_Val2_s_8, %p_Val2_13_cast" [mandel_calc.cpp:35]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 4> : 2.12ns
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [mandel_calc.cpp:25]
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_4 = zext i1 %val_assign to i8" [mandel_calc.cpp:32]
ST_4 : Operation 58 [1/1] (2.11ns)   --->   "%tmp_6 = add i8 %tmp_4, %count_V" [mandel_calc.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %0" [mandel_calc.cpp:25]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ re_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ im_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5       (specbitsmap      ) [ 00000]
StgValue_6       (specbitsmap      ) [ 00000]
StgValue_7       (specbitsmap      ) [ 00000]
StgValue_8       (spectopmodule    ) [ 00000]
im_V_read        (read             ) [ 00000]
re_V_read        (read             ) [ 00000]
p_Val2_13        (bitconcatenate   ) [ 00000]
p_Val2_13_cast   (sext             ) [ 01111]
p_Val2_8         (bitconcatenate   ) [ 00000]
p_Val2_8_cast    (sext             ) [ 01111]
tmp_2            (bitconcatenate   ) [ 00000]
tmp_15_cast_cast (sext             ) [ 00111]
StgValue_17      (br               ) [ 01111]
p_Val2_4         (phi              ) [ 00100]
p_Val2_s         (phi              ) [ 00100]
count_V          (phi              ) [ 00111]
t_V              (phi              ) [ 00100]
tmp_5            (icmp             ) [ 00111]
empty            (speclooptripcount) [ 00000]
tmp_10           (add              ) [ 01111]
StgValue_25      (br               ) [ 00000]
tmp_7            (partselect       ) [ 00000]
OP1_V            (sext             ) [ 00000]
p_Val2_1         (mul              ) [ 00000]
p_Val2_2         (partselect       ) [ 00010]
tmp              (bitselect        ) [ 00010]
tmp_3            (partselect       ) [ 00000]
OP1_V_1          (sext             ) [ 00000]
p_Val2_5         (mul              ) [ 00000]
p_Val2_6         (partselect       ) [ 00010]
tmp_12           (bitselect        ) [ 00010]
r_V_1            (mul              ) [ 00010]
tmp_13           (bitselect        ) [ 00010]
StgValue_38      (write            ) [ 00000]
StgValue_39      (ret              ) [ 00000]
tmp_8            (zext             ) [ 00000]
p_Val2_3         (add              ) [ 00000]
tmp_9            (zext             ) [ 00000]
p_Val2_7         (add              ) [ 00000]
tmp_s            (sext             ) [ 00000]
tmp_1            (sext             ) [ 00000]
r_V              (add              ) [ 00000]
val_assign       (icmp             ) [ 00001]
p_Val2_9         (bitconcatenate   ) [ 00000]
tmp_10_cast      (zext             ) [ 00000]
p_Val2_10        (add              ) [ 00000]
p_Val2_11        (partselect       ) [ 00000]
tmp_11           (zext             ) [ 00000]
p_Val2_12        (add              ) [ 01101]
p_Val2_s_8       (sub              ) [ 00000]
p_Val2_14        (add              ) [ 01101]
StgValue_56      (specloopname     ) [ 00000]
tmp_4            (zext             ) [ 00000]
tmp_6            (add              ) [ 01111]
StgValue_59      (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="re_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="re_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="im_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="count_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mandel_calc_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i18.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i18.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i36.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="im_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="18" slack="0"/>
<pin id="66" dir="0" index="1" bw="18" slack="0"/>
<pin id="67" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="im_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="re_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="18" slack="0"/>
<pin id="72" dir="0" index="1" bw="18" slack="0"/>
<pin id="73" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="re_V_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="StgValue_38_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="p_Val2_4_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="85" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_Val2_4_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="30" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="32" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="p_Val2_s_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_Val2_s_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="30" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="32" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="count_V_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="1"/>
<pin id="103" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="count_V (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="count_V_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="8" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_V/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="t_V_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="t_V_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_Val2_13_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="30" slack="0"/>
<pin id="127" dir="0" index="1" bw="18" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_13/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_Val2_13_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="30" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_13_cast/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_Val2_8_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="30" slack="0"/>
<pin id="139" dir="0" index="1" bw="18" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Val2_8_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="30" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_8_cast/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="34" slack="0"/>
<pin id="151" dir="0" index="1" bw="18" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_15_cast_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="34" slack="0"/>
<pin id="159" dir="1" index="1" bw="39" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_5_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_10_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_7_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="18" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="0" index="3" bw="6" slack="0"/>
<pin id="178" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="OP1_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="18" slack="0"/>
<pin id="185" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Val2_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="36" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="0" index="3" bw="7" slack="0"/>
<pin id="192" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="36" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="18" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="0" index="3" bw="6" slack="0"/>
<pin id="208" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="OP1_V_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="18" slack="0"/>
<pin id="215" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Val2_6_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="36" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="0" index="3" bw="7" slack="0"/>
<pin id="222" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_12_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="36" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_13_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="36" slack="0"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_8_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Val2_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_9_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Val2_7_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="r_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="val_assign_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="33" slack="0"/>
<pin id="272" dir="0" index="1" bw="33" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Val2_9_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="37" slack="0"/>
<pin id="278" dir="0" index="1" bw="36" slack="1"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_9/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_10_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="37" slack="0"/>
<pin id="285" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Val2_10_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="34" slack="2"/>
<pin id="289" dir="0" index="1" bw="37" slack="0"/>
<pin id="290" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Val2_11_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="39" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="0" index="3" bw="7" slack="0"/>
<pin id="297" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_11/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_11_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Val2_12_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Val2_s_8_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s_8/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_Val2_14_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="30" slack="2"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_14/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="2"/>
<pin id="328" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="331" class="1007" name="p_Val2_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="18" slack="0"/>
<pin id="333" dir="0" index="1" bw="18" slack="0"/>
<pin id="334" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="339" class="1007" name="p_Val2_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="18" slack="0"/>
<pin id="341" dir="0" index="1" bw="18" slack="0"/>
<pin id="342" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="347" class="1007" name="r_V_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="18" slack="0"/>
<pin id="349" dir="0" index="1" bw="18" slack="0"/>
<pin id="350" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="p_Val2_13_cast_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13_cast "/>
</bind>
</comp>

<comp id="360" class="1005" name="p_Val2_8_cast_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8_cast "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_15_cast_cast_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="39" slack="2"/>
<pin id="367" dir="1" index="1" bw="39" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15_cast_cast "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_10_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="378" class="1005" name="p_Val2_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="388" class="1005" name="p_Val2_6_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_12_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="398" class="1005" name="r_V_1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="36" slack="1"/>
<pin id="400" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_13_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="408" class="1005" name="val_assign_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="413" class="1005" name="p_Val2_12_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="418" class="1005" name="p_Val2_14_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_6_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="1"/>
<pin id="425" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="76" pin=2"/></net>

<net id="113"><net_src comp="105" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="70" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="64" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="64" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="118" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="118" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="95" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="186"><net_src comp="173" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="86" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="203" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="243" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="251" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="256" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="287" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="309"><net_src comp="292" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="243" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="251" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="101" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="183" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="183" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="331" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="338"><net_src comp="331" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="343"><net_src comp="213" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="213" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="339" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="346"><net_src comp="339" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="351"><net_src comp="183" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="213" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="347" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="357"><net_src comp="133" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="363"><net_src comp="145" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="368"><net_src comp="157" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="376"><net_src comp="167" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="381"><net_src comp="187" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="386"><net_src comp="196" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="391"><net_src comp="217" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="396"><net_src comp="226" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="401"><net_src comp="347" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="406"><net_src comp="233" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="411"><net_src comp="270" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="416"><net_src comp="305" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="421"><net_src comp="317" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="426"><net_src comp="325" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: count_out_V | {2 }
 - Input state : 
	Port: mandel_calc : re_V | {1 }
	Port: mandel_calc : im_V | {1 }
  - Chain level:
	State 1
		p_Val2_13_cast : 1
		p_Val2_8_cast : 1
		tmp_15_cast_cast : 1
	State 2
		tmp_5 : 1
		tmp_10 : 1
		StgValue_25 : 2
		tmp_7 : 1
		OP1_V : 2
		p_Val2_1 : 3
		p_Val2_2 : 4
		tmp : 4
		tmp_3 : 1
		OP1_V_1 : 2
		p_Val2_5 : 3
		p_Val2_6 : 4
		tmp_12 : 4
		r_V_1 : 3
		tmp_13 : 4
		StgValue_38 : 1
	State 3
		p_Val2_3 : 1
		p_Val2_7 : 1
		tmp_s : 2
		tmp_1 : 2
		r_V : 3
		val_assign : 4
		tmp_10_cast : 1
		p_Val2_10 : 2
		p_Val2_11 : 3
		p_Val2_12 : 4
		p_Val2_s_8 : 2
		p_Val2_14 : 3
	State 4
		tmp_6 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_10_fu_167      |    0    |    0    |    15   |
|          |     p_Val2_3_fu_243     |    0    |    0    |    39   |
|          |     p_Val2_7_fu_251     |    0    |    0    |    39   |
|    add   |        r_V_fu_264       |    0    |    0    |    39   |
|          |     p_Val2_10_fu_287    |    0    |    0    |    44   |
|          |     p_Val2_12_fu_305    |    0    |    0    |    39   |
|          |     p_Val2_14_fu_317    |    0    |    0    |    32   |
|          |       tmp_6_fu_325      |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |       tmp_5_fu_161      |    0    |    0    |    11   |
|          |    val_assign_fu_270    |    0    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|    sub   |    p_Val2_s_8_fu_311    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     p_Val2_1_fu_331     |    1    |    0    |    0    |
|    mul   |     p_Val2_5_fu_339     |    1    |    0    |    0    |
|          |       r_V_1_fu_347      |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   im_V_read_read_fu_64  |    0    |    0    |    0    |
|          |   re_V_read_read_fu_70  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_38_write_fu_76 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     p_Val2_13_fu_125    |    0    |    0    |    0    |
|bitconcatenate|     p_Val2_8_fu_137     |    0    |    0    |    0    |
|          |       tmp_2_fu_149      |    0    |    0    |    0    |
|          |     p_Val2_9_fu_276     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  p_Val2_13_cast_fu_133  |    0    |    0    |    0    |
|          |   p_Val2_8_cast_fu_145  |    0    |    0    |    0    |
|          | tmp_15_cast_cast_fu_157 |    0    |    0    |    0    |
|   sext   |       OP1_V_fu_183      |    0    |    0    |    0    |
|          |      OP1_V_1_fu_213     |    0    |    0    |    0    |
|          |       tmp_s_fu_256      |    0    |    0    |    0    |
|          |       tmp_1_fu_260      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_7_fu_173      |    0    |    0    |    0    |
|          |     p_Val2_2_fu_187     |    0    |    0    |    0    |
|partselect|       tmp_3_fu_203      |    0    |    0    |    0    |
|          |     p_Val2_6_fu_217     |    0    |    0    |    0    |
|          |     p_Val2_11_fu_292    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_196       |    0    |    0    |    0    |
| bitselect|      tmp_12_fu_226      |    0    |    0    |    0    |
|          |      tmp_13_fu_233      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_8_fu_240      |    0    |    0    |    0    |
|          |       tmp_9_fu_248      |    0    |    0    |    0    |
|   zext   |    tmp_10_cast_fu_283   |    0    |    0    |    0    |
|          |      tmp_11_fu_302      |    0    |    0    |    0    |
|          |       tmp_4_fu_322      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |   326   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     count_V_reg_101    |    8   |
|    p_Val2_12_reg_413   |   32   |
| p_Val2_13_cast_reg_354 |   32   |
|    p_Val2_14_reg_418   |   32   |
|    p_Val2_2_reg_378    |   32   |
|     p_Val2_4_reg_83    |   32   |
|    p_Val2_6_reg_388    |   32   |
|  p_Val2_8_cast_reg_360 |   32   |
|     p_Val2_s_reg_92    |   32   |
|      r_V_1_reg_398     |   36   |
|       t_V_reg_114      |    8   |
|     tmp_10_reg_373     |    8   |
|     tmp_12_reg_393     |    1   |
|     tmp_13_reg_403     |    1   |
|tmp_15_cast_cast_reg_365|   39   |
|      tmp_6_reg_423     |    8   |
|       tmp_reg_383      |    1   |
|   val_assign_reg_408   |    1   |
+------------------------+--------+
|          Total         |   367  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| count_V_reg_101 |  p0  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   16   ||  1.664  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   326  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   367  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   367  |   335  |
+-----------+--------+--------+--------+--------+
