Efficient circuit clustering for area and power reduction in FPGAs