Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.remote-ip=100.103.45.18
ARC-Seal: i=2; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=fail;
	t=1793993793;
	b=S5bYx8bqT6DOU+gbRQTNn/fv+DBnX1ILovqkI2bKwbwLNsUlbxmPVnnHBLi4XHhgMszX
	 LjXcjw+KOIOlMxcdHXmdqgIc7L/sWMSMRHJlBxm+TnhP+MoXR3fu21ziV09xK0VQHM1Sw
	 PRua7ufRZGL2xOnh+Tsy5mpOxQgO3G2iyrbPR2EDSuqhlOhefgUb0G2X3jcNzXyHj5zSe
	 qbtHPLDyF2wjCY5Klb4lta0RSxXRvFEryCwGH7le4jF/SW2mkDp5C5f1HWPIN8RFLzstS
	 AviVmL8wRCZusTH/2Sd1pk7V+Kx9wYkPr0iFx98ypSi80bXxDDk4oxxCp3bL1DtBLgw==
ARC-Message-Signature: i=2; d=subspace.kernel.org; s=arc20261015;
	a=rsa-sha256; c=relaxed/relaxed; t=1793993793;
	h=Received:DKIM-Signature:Received:From:Date:Subject:MIME-Version:
	 Content-Type:Content-Transfer-Encoding:Message-Id:References:
	 In-Reply-To:To:Cc:X-Mailer:X-Developer-Signature:X-Developer-Key:
	 X-Endpoint-Received:X-Original-From:Reply-To;
	bh=hUvdJw0WhHfV487Zxk5rzkDzdbUS3Faoq41+uEHzAdI=;
	b=lTv2ZVxF6ximsym9gb6bIkiTy+wEDKwyFng6iTn3g0zj22ySJWXaN27hP6hURT0llq9c
	 zNAQnPhkidum/n/V4rbCFtgh4NoSOyCkN2Oij65PxM++v31iQSomG/BSz1aZs4/8lKjl1
	 mWjK7EJljWTNxB/LkrGTrZwyLNCy2JEjUIX0nK17EgRMY9GHEwXftM5qYWqYR7ND4Tv5Q
	 iT4GxXOYQyzJHPgNRM8yaXQWp8yKbls/d6/nfrPpYrpR/xsTYqQSaVbRlSk9S0+6LbK/U
	 XCjJtIu8mlb+qAkso3QGAmJh0iNctMkenkTeZmouaH3LSLLhZR5xK0/3qD31jNpCFkA==
ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; 
	dkim=pass header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20260515 header.b=i6TaXfVV;
	arc=fail smtp.remote-ip=100.103.45.18
Received: from smtp.kernel.org (quasi.space.kernel.org [100.103.45.18])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature ECDSA (prime256v1))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id BDB59606A32C;
	Fri,  6 Nov 2026 19:36:27 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key, unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20260515 header.b=i6TaXfVV
Authentication-Results: smtp.kernel.org; arc=none smtp.remote-ip=100.80.115.77
ARC-Seal: i=1; d=kernel.org; s=arc20260519; a=rsa-sha256; cv=none;
	t=1793993787;
	b=ufAQWQ//L6YfxGEcYhGBZOO0MKsFc3H+B2mMgZYlPs+A80JbSEXwXULAS3DmsN8eefRE
	 e9jip7uiRSLWlbUy+0AShb9/M2PUz4cd5azjUvvsyle8cneid5EqoFo6C0w8YKtjgeRED
	 Sp5pQxc8iMhHEONDMTaPVzdLx5Lh03evZr8t49XK6svpRtZezBCg0AnboSdBOEG3O7DOQ
	 Ppv1Gg+kyev5MQTq+WveTeNCTmfEV3b9kWHelf0bT8gjWZn06NipdjGH/0CYFfZAQtABy
	 59QwZL9jmxvHUz/7dXKZfOBOkzq4OKwPfbTg+gLYfN1EzMybbjSNdUsK6RhrPieGYhw==
ARC-Message-Signature: i=1; d=kernel.org; s=arc20260519; a=rsa-sha256;
	c=relaxed/relaxed; t=1793993787;
	h=DKIM-Signature:Received:From:Date:Subject:MIME-Version:Content-Type:
	 Content-Transfer-Encoding:Message-Id:References:In-Reply-To:To:Cc:
	 X-Mailer:X-Developer-Signature:X-Developer-Key:X-Endpoint-Received:
	 X-Original-From:Reply-To;
	bh=hUvdJw0WhHfV487Zxk5rzkDzdbUS3Faoq41+uEHzAdI=;
	b=1fqbPMmeLuYXgX1CeoVZLuaKya02V/kGY/D3AvayEAyMGHCONz3TJI3fFxFZYdA/2N6B
	 xB5qtEPOGZF734+DpFkJ8J3Ai4lyoJJZRTXG+xdfH3o30Xt9CjqZDgXEBA5r6qOj7MZCL
	 3Iy+uOC2VzL3sqRhcGsYiiQjr2RQEay1ktGb0H0CLyS3VJAGOc4U9aWMo86E2KoN0tETC
	 ROmEmCrEqS6eMfaaA3NjbkO+BXtZull1jcNyR3XObsahBsX6NwEOIy1l933mxNuxoQybn
	 BDMhqFEQEqkAkPAPLRvXEjUwP0OWzCsvsxPsHo5PgeZJsubGZYYkJQgcD6BSsLa4Deg==
ARC-Authentication-Results: i=1; smtp.kernel.org; 
	arc=none smtp.remote-ip=100.80.115.77
Received: from lkml.kernel.org (nexus.subspace.kernel.org [100.80.115.77])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256)
	(No client certificate requested)
	by smtp.kernel.org (Postfix) with ESMTPS id 7B8C21F0089F;
	Fri,  6 Nov 2026 19:36:26 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1793993787;
	bh=hUvdJw0WhHfV487Zxk5rzkDzdbUS3Faoq41+uEHzAdI=;
	h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To;
	b=i6TaXfVVhKM5jY1yw38aA679UAi7R43yuB2tkTzpwBc7x8N4MUJMpCLFGlj8Nvyu+
	 lweQEmnVFwP0aT9JIL0vG2ZrrKKuFGoZeEXo992qkbpfgJ376tQcv/shKPLZ53cYpx
	 LeANf7TcmJHpQzYfx33xQXTBeARHoWmBxz2R04GUh8tMD8hZu0dczeB2E6e1SwxuQJ
	 n0xHCI/LkBXS1X72Y1oJW96soENiGWRgtBPcu1MyWn4W99pDqJaPd512vejF3JnX3y
	 m4abDVQp5bzHDvcKqPEqt4HEdNzfAvUrtwVk+Q6JwsJoyUhc7Ndj2TSy7s/4hZ7eQb
	 xdfjmouM4PoCQ==
Received: from nexus.subspace.kernel.org (localhost [IPv6:::1])
	by lkml.kernel.org (Postfix) with ESMTP id E7E2247851;
	Fri,  6 Nov 2026 19:36:25 +0000 (UTC)
From: Han Gao via B4 Relay <devnull+gaohan.iscas.ac.cn@kernel.org>
Date: Sat, 07 Nov 2026 03:36:08 +0800
Subject: [PATCH 2/3] dt-bindings: pinctrl: add Zhihe A210 pin controller
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Post: <mailto:linux-kernel@vger.kernel.org>
List-Help: <mailto:linux-kernel+help@vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
List-Owner: <mailto:linux-kernel+owner@vger.kernel.org>
Precedence: list
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20261107-a210-pinctrl-v1-2-6ddedfb0b76b@iscas.ac.cn>
References: <20261107-a210-pinctrl-v1-0-6ddedfb0b76b@iscas.ac.cn>
In-Reply-To: <20261107-a210-pinctrl-v1-0-6ddedfb0b76b@iscas.ac.cn>
To: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>, Linus Walleij <linusw@kernel.org>, 
 =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= <u.kleine-koenig@baylibre.com>, 
 Zhiguo Zhu <zhiguo.zhu@linux.alibaba.com>, 
 Bartosz Golaszewski <brgl@kernel.org>, 
 Philipp Zabel <p.zabel@pengutronix.de>
Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, 
 linux-gpio@vger.kernel.org, Han Gao <rabenda.cn@gmail.com>, 
 Han Gao <gaohan@iscas.ac.cn>
X-Mailer: b4 0.16.0
X-Developer-Signature: v=1; a=ed25519-sha256; t=1793993783; l=5231;
 i=gaohan@iscas.ac.cn; s=20261021; h=from:subject:message-id;
 bh=VhWcRfl5yTKuPOiCPA0fBF/E5EJl9rdTWqBp6axns/k=;
 b=+Izf0kP/vfWMdT6FHP/7X+n5l52ttHQIxc4AkNcQ60ExRTQ8uElTNnxhs1nrm/1+fTwJvqZJS
 XuP8O3DqijMCZPRc30nmIkzud6o3O1EsjQJvzBSwYV0yPUlCsqYEWS3
X-Developer-Key: i=gaohan@iscas.ac.cn; a=ed25519;
 pk=J8WHEK3filS86QaCaIHDGafqhxKyQ4K7+vFgRirTIiY=
X-Endpoint-Received: by B4 Relay for gaohan@iscas.ac.cn/20261021 with
 auth_id=1262
X-Original-From: Han Gao <gaohan@iscas.ac.cn>
Reply-To: gaohan@iscas.ac.cn

From: Zhiguo Zhu <zhiguo.zhu@linux.alibaba.com>

Add a binding for the AON, PERI1 and PERI2 pad controllers of the Zhihe
A210. Every pad is muxed and configured on its own. Functions of the same
kind share one name unless a pad can select more than one instance of
them, as with the UARTs.

Signed-off-by: Zhiguo Zhu <zhiguo.zhu@linux.alibaba.com>
Co-developed-by: Han Gao <gaohan@iscas.ac.cn>
Signed-off-by: Han Gao <gaohan@iscas.ac.cn>
---
 .../bindings/pinctrl/zhihe,a210-pinctrl.yaml       | 147 +++++++++++++++++++++
 1 file changed, 147 insertions(+)

diff --git a/Documentation/devicetree/bindings/pinctrl/zhihe,a210-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/zhihe,a210-pinctrl.yaml
new file mode 100644
index 000000000000..2f112e839dbf
--- /dev/null
+++ b/Documentation/devicetree/bindings/pinctrl/zhihe,a210-pinctrl.yaml
@@ -0,0 +1,147 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/pinctrl/zhihe,a210-pinctrl.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Zhihe A210 pin controller
+
+maintainers:
+  - Zhiguo Zhu <zhiguo.zhu@linux.alibaba.com>
+  - Han Gao <gaohan@iscas.ac.cn>
+
+description: |
+  Pinmux and pinconf controller of the Zhihe A210 RISC-V SoC.
+
+  Most pads of the A210 are split into three groups, each managed by its
+  own pad controller with a separate register range:
+
+    AON pad controller   -> zhihe,a210-aon-pinctrl
+    Peripheral 1 pads    -> zhihe,a210-peri1-pinctrl
+    Peripheral 2 pads    -> zhihe,a210-peri2-pinctrl
+
+  Each pad can be muxed individually to up to 8 different functions,
+  though for most pads only a few of those settings are valid. A few pads
+  in the AON group do not support muxing or configuration at all.
+
+  The pads support configurable drive strength, bias, input enable,
+  Schmitt trigger and slew rate.
+
+properties:
+  compatible:
+    enum:
+      - zhihe,a210-aon-pinctrl
+      - zhihe,a210-peri1-pinctrl
+      - zhihe,a210-peri2-pinctrl
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    maxItems: 1
+
+  clock-names:
+    const: pclk
+
+  resets:
+    maxItems: 1
+
+patternProperties:
+  '-[0-9]+$':
+    type: object
+
+    description:
+      A pinmux group referenced by a consumer's pinctrl phandle. It
+      contains one subnode per set of pads sharing the same pinmux and
+      pinconf settings.
+
+    additionalProperties: false
+
+    patternProperties:
+      '-pins$':
+        type: object
+        $ref: /schemas/pinctrl/pincfg-node.yaml#
+
+        description:
+          A pinctrl node describing the pinmux and pinconf settings of
+          one or more pads.
+
+        properties:
+          pins:
+            $ref: /schemas/pinctrl/pinmux-node.yaml#/properties/pins
+            description: List of pads that properties in the node apply to.
+
+          function:
+            $ref: /schemas/pinctrl/pinmux-node.yaml#/properties/function
+            enum: [ aouart, aouart_ir, aogpio, aoi2c, aospi, jtag, reset,
+                    por, pmic, dvs, uart0, uart1, uart2, uart3, uart4,
+                    uart5, uart6, uart7, uart8, uart9, uart_ir, gpio,
+                    gmac0, gmac1, spi, qspi, pwm, can, i2s0, i2s1, i2s2,
+                    i2s3, i2c0, i2c1, i2c2, i2c3, i2c4, i2c5, i2c6, i2c7,
+                    i2c7_smb, sdio, isp0, dptx, usb31, sata, hdmi, zmac,
+                    bsel, dbgm, cdbg, pdm, tdm, pcie, sen_vclk ]
+            description: |
+              The mux function to select for the given pins. Functions of
+              the same kind share one name, such as spi or pwm, unless a
+              pad can select more than one instance. For example GPIO0_16
+              selects UART0 or UART1, so the UARTs are named uart0 to
+              uart9.
+
+          bias-disable: true
+
+          bias-pull-up: true
+
+          bias-pull-down: true
+
+          drive-strength:
+            minimum: 1
+            maximum: 25
+            description:
+              Drive strength in mA. The pads support 1, 2, 3, 5, 7, 8, 10,
+              12, 13, 15, 16, 18, 20, 21, 23 and 25 mA. Other values select
+              the next higher strength.
+
+          input-enable: true
+
+          input-disable: true
+
+          input-schmitt-enable: true
+
+          input-schmitt-disable: true
+
+          slew-rate:
+            maximum: 1
+
+        required:
+          - pins
+
+        additionalProperties: false
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - clock-names
+
+additionalProperties: false
+
+examples:
+  - |
+    pinctrl@2026000 {
+        compatible = "zhihe,a210-peri1-pinctrl";
+        reg = <0x2026000 0x1000>;
+        clocks = <&clk 0>;
+        clock-names = "pclk";
+
+        gmac0-0 {
+            gmac0-pins {
+                pins = "GPIO0_0", "GPIO0_12";
+                function = "gmac0";
+                bias-disable;
+                drive-strength = <13>;
+                input-disable;
+                input-schmitt-disable;
+                slew-rate = <0>;
+            };
+        };
+    };

-- 
2.55.0


