<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: mcspi_lld.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('mcspi__lld_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">mcspi_lld.h File Reference<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html">APIs for MCSPI LLD</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>MCSPI LLD Driver API/interface file. </p>
</div>
<p><a href="mcspi__lld_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPI__Transaction.html">MCSPI_Transaction</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data structure used with <a class="el" href="group__DRV__MCSPI__MODULE.html#ga35061166ed36e50dc6d7b38a8fbf13e9" title="Function to perform MCSPI transactions.">MCSPI_transfer()</a>  <a href="structMCSPI__Transaction.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPI__ExtendedParams.html">MCSPI_ExtendedParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data structure used with <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga27af238014f7f4b5ed22d825a0674388" title="This API reads data from the McSPI instance in Polling mode.">MCSPI_lld_read()</a>, <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga5778f499f3a83e6cd19bb125946c02d8" title="This API reads data from the McSPI instance in Interrupt mode.">MCSPI_lld_readIntr()</a>, <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga67a726475e759359dad263391b261a67" title="This API reads data from the McSPI instance in DMA mode.">MCSPI_lld_readDma()</a>, <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3dda2e27f59455e8f026a9e879fd2530" title="This API writes data to the McSPI instance in Polling mode.">MCSPI_lld_write()</a>, <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga10b4f7a1cd024c5173f90d29a01c979d" title="This API writes data to the McSPI instance in Interrupt mode.">MCSPI_lld_writeIntr</a>, <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gab3e0972265038d40e593247560f0130d" title="This API writes data to the McSPI instance in DMA mode.">MCSPI_lld_writeDma</a>, <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga88c80bbad2d6a7c56afe2831076d6291" title="This API reads writes data from the McSPI instance in polling mode.">MCSPI_lld_readWrite()</a>, <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaae53dbc6ef93d5d1bb5bd20bd7117e95" title="This API reads writes data from the McSPI instance in Interrupt mode.">MCSPI_lld_readWriteIntr()</a>, <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaae2d0e9af00185a61a45e225c733270c" title="This API reads writes data from the McSPI instance in DMA mode.">MCSPI_lld_readWriteDma()</a>. MCSPI ExtendedParams to be used in case, one's don't want to use default parameters, else pass NULL.  <a href="structMCSPI__ExtendedParams.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPI__ChConfig.html">MCSPI_ChConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI configuration parameters for the channel.  <a href="structMCSPI__ChConfig.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPI__ChObject.html">MCSPI_ChObject</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI channel object.  <a href="structMCSPI__ChObject.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPILLD__InitObject.html">MCSPILLD_InitObject</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI driver initialization object.  <a href="structMCSPILLD__InitObject.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPILLD__Object.html">MCSPILLD_Object</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI driver object.  <a href="structMCSPILLD__Object.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga74887f9a92ea908748e13bb18c155f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga74887f9a92ea908748e13bb18c155f94">MCSPI_MAX_NUM_CHANNELS</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga74887f9a92ea908748e13bb18c155f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of channels/Chip Select (CS) supported.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga74887f9a92ea908748e13bb18c155f94">More...</a><br /></td></tr>
<tr class="separator:ga74887f9a92ea908748e13bb18c155f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4046b1c0d01e5e31855e43c81f02f17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga4046b1c0d01e5e31855e43c81f02f17d">MCSPI_ERROR_TX_UNDERFLOW</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="memdesc:ga4046b1c0d01e5e31855e43c81f02f17d"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI error macro's.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga4046b1c0d01e5e31855e43c81f02f17d">More...</a><br /></td></tr>
<tr class="separator:ga4046b1c0d01e5e31855e43c81f02f17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0439fab12c403796aa8c6e4be07f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga0d0439fab12c403796aa8c6e4be07f92">MCSPI_ERROR_RX_OVERFLOW</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga0d0439fab12c403796aa8c6e4be07f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140936915c925cbf2348073ac7e67519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga140936915c925cbf2348073ac7e67519">MCSPI_MAX_CLK_DIVIDER_SUPPORTED</a>&#160;&#160;&#160;(4096U)</td></tr>
<tr class="separator:ga140936915c925cbf2348073ac7e67519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae812776af88501f9fa31987c55ecba54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gae812776af88501f9fa31987c55ecba54">MCSPI_FIFO_LENGTH</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="memdesc:gae812776af88501f9fa31987c55ecba54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total length of FIFO for both TX/RX.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gae812776af88501f9fa31987c55ecba54">More...</a><br /></td></tr>
<tr class="separator:gae812776af88501f9fa31987c55ecba54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af60b6c01810f584d28b33d3475452d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga0af60b6c01810f584d28b33d3475452d">MCSPI_RX_FIFO_ENABLE</a></td></tr>
<tr class="memdesc:ga0af60b6c01810f584d28b33d3475452d"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Rx FIFO is enabled.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga0af60b6c01810f584d28b33d3475452d">More...</a><br /></td></tr>
<tr class="separator:ga0af60b6c01810f584d28b33d3475452d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41bb9a19845e7c2770b7348e1394617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gac41bb9a19845e7c2770b7348e1394617">MCSPI_RX_FIFO_DISABLE</a></td></tr>
<tr class="memdesc:gac41bb9a19845e7c2770b7348e1394617"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Rx FIFO is disabled.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gac41bb9a19845e7c2770b7348e1394617">More...</a><br /></td></tr>
<tr class="separator:gac41bb9a19845e7c2770b7348e1394617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07427836253c988763d4ba6dc7ceb26a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga07427836253c988763d4ba6dc7ceb26a">MCSPI_TX_FIFO_ENABLE</a></td></tr>
<tr class="memdesc:ga07427836253c988763d4ba6dc7ceb26a"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Tx FIFO is enabled.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga07427836253c988763d4ba6dc7ceb26a">More...</a><br /></td></tr>
<tr class="separator:ga07427836253c988763d4ba6dc7ceb26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30725ee81f017468b53263e635684484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga30725ee81f017468b53263e635684484">MCSPI_TX_FIFO_DISABLE</a></td></tr>
<tr class="memdesc:ga30725ee81f017468b53263e635684484"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Tx FIFO is disabled.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga30725ee81f017468b53263e635684484">More...</a><br /></td></tr>
<tr class="separator:ga30725ee81f017468b53263e635684484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab495c02282f26f698cac3f280dfc7da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a>&#160;&#160;&#160;(0x14U)</td></tr>
<tr class="memdesc:gab495c02282f26f698cac3f280dfc7da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI Register Offset for MCSPI_CHxCONF, MCSPI_CHxSTAT, MCSPI_CHxCTRL, MCSPI_TXx and MCSPI_RXx register set.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gab495c02282f26f698cac3f280dfc7da3">More...</a><br /></td></tr>
<tr class="separator:gab495c02282f26f698cac3f280dfc7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2e983f3d98da3ecb3e342ee737ef1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3c2e983f3d98da3ecb3e342ee737ef1c">MCSPI_CHCONF</a>(x)</td></tr>
<tr class="memdesc:ga3c2e983f3d98da3ecb3e342ee737ef1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHCONF(x)  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga3c2e983f3d98da3ecb3e342ee737ef1c">More...</a><br /></td></tr>
<tr class="separator:ga3c2e983f3d98da3ecb3e342ee737ef1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30204efe0c0512c7ab51e7efc1b0e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaa30204efe0c0512c7ab51e7efc1b0e1d">MCSPI_CHSTAT</a>(x)</td></tr>
<tr class="memdesc:gaa30204efe0c0512c7ab51e7efc1b0e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHSTAT(x)  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaa30204efe0c0512c7ab51e7efc1b0e1d">More...</a><br /></td></tr>
<tr class="separator:gaa30204efe0c0512c7ab51e7efc1b0e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97cf1b26053f89e1d2db63dc8f96d2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga97cf1b26053f89e1d2db63dc8f96d2d2">MCSPI_CHCTRL</a>(x)</td></tr>
<tr class="memdesc:ga97cf1b26053f89e1d2db63dc8f96d2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHCTRL(x)  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga97cf1b26053f89e1d2db63dc8f96d2d2">More...</a><br /></td></tr>
<tr class="separator:ga97cf1b26053f89e1d2db63dc8f96d2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc11d5f12cff17e21e70dbe700dbedb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gabc11d5f12cff17e21e70dbe700dbedb0">MCSPI_CHTX</a>(x)</td></tr>
<tr class="memdesc:gabc11d5f12cff17e21e70dbe700dbedb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHTX(x)  <a href="group__DRV__MCSPI__LLD__MODULE.html#gabc11d5f12cff17e21e70dbe700dbedb0">More...</a><br /></td></tr>
<tr class="separator:gabc11d5f12cff17e21e70dbe700dbedb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66a030c8b38f05d21df4ee7c806e2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gac66a030c8b38f05d21df4ee7c806e2c1">MCSPI_CHRX</a>(x)</td></tr>
<tr class="memdesc:gac66a030c8b38f05d21df4ee7c806e2c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHRX(x)  <a href="group__DRV__MCSPI__LLD__MODULE.html#gac66a030c8b38f05d21df4ee7c806e2c1">More...</a><br /></td></tr>
<tr class="separator:gac66a030c8b38f05d21df4ee7c806e2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b39c11444c20b39afc53299c32df1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga7b39c11444c20b39afc53299c32df1dd">MCSPI_CLKD_MASK</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="separator:ga7b39c11444c20b39afc53299c32df1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f831c9e209104049d95efde0fe95e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gae6f831c9e209104049d95efde0fe95e1">MCSPI_IRQSTATUS_CLEAR_ALL</a></td></tr>
<tr class="memdesc:gae6f831c9e209104049d95efde0fe95e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit mask to clear all status bits.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gae6f831c9e209104049d95efde0fe95e1">More...</a><br /></td></tr>
<tr class="separator:gae6f831c9e209104049d95efde0fe95e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Return status</div></td></tr>
<tr class="memitem:gae230587fef6fd89cb1d2e7dcda50d269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gae230587fef6fd89cb1d2e7dcda50d269">MCSPI_STATUS_SUCCESS</a>&#160;&#160;&#160;((int32_t)0)</td></tr>
<tr class="memdesc:gae230587fef6fd89cb1d2e7dcda50d269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return status when the API execution was successful.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gae230587fef6fd89cb1d2e7dcda50d269">More...</a><br /></td></tr>
<tr class="separator:gae230587fef6fd89cb1d2e7dcda50d269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a0f0705c041e22f8abcdf77cd6e3dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga18a0f0705c041e22f8abcdf77cd6e3dd">MCSPI_STATUS_FAILURE</a>&#160;&#160;&#160;((int32_t)-1)</td></tr>
<tr class="memdesc:ga18a0f0705c041e22f8abcdf77cd6e3dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return status when the API execution was not successful due to a failure.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga18a0f0705c041e22f8abcdf77cd6e3dd">More...</a><br /></td></tr>
<tr class="separator:ga18a0f0705c041e22f8abcdf77cd6e3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab676c94c75928feb98ad6bd419d6c6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gab676c94c75928feb98ad6bd419d6c6ea">MCSPI_TIMEOUT</a>&#160;&#160;&#160;((int32_t)-2)</td></tr>
<tr class="memdesc:gab676c94c75928feb98ad6bd419d6c6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return status when the API execution was not successful due to a time out.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gab676c94c75928feb98ad6bd419d6c6ea">More...</a><br /></td></tr>
<tr class="separator:gab676c94c75928feb98ad6bd419d6c6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3433c9f04be494873cb7aa9473004d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3433c9f04be494873cb7aa9473004d60">MCSPI_INVALID_PARAM</a>&#160;&#160;&#160;((int32_t)-3)</td></tr>
<tr class="memdesc:ga3433c9f04be494873cb7aa9473004d60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return status when the API execution failed due invalid parameters.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga3433c9f04be494873cb7aa9473004d60">More...</a><br /></td></tr>
<tr class="separator:ga3433c9f04be494873cb7aa9473004d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5321095795591db87f4cfeb788abf786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga5321095795591db87f4cfeb788abf786">MCSPI_STATUS_BUSY</a>&#160;&#160;&#160;((int32_t)-4)</td></tr>
<tr class="memdesc:ga5321095795591db87f4cfeb788abf786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return status when the API execution failed due to driver busy.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga5321095795591db87f4cfeb788abf786">More...</a><br /></td></tr>
<tr class="separator:ga5321095795591db87f4cfeb788abf786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3444b0f64dd9e0692bfc516dfef58bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3444b0f64dd9e0692bfc516dfef58bc8">MCSPI_INVALID_STATE</a>&#160;&#160;&#160;((int32_t)-5)</td></tr>
<tr class="memdesc:ga3444b0f64dd9e0692bfc516dfef58bc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return status when the API execution failed due to invalid state.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga3444b0f64dd9e0692bfc516dfef58bc8">More...</a><br /></td></tr>
<tr class="separator:ga3444b0f64dd9e0692bfc516dfef58bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Timeout values</div></td></tr>
<tr class="memitem:ga6ee3d15c00cc8010788274008357b086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga6ee3d15c00cc8010788274008357b086">MCSPI_NO_WAIT</a>&#160;&#160;&#160;((uint32_t)0)</td></tr>
<tr class="memdesc:ga6ee3d15c00cc8010788274008357b086"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value to use when needing a timeout of zero or NO timeout, return immediately on resource not available.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga6ee3d15c00cc8010788274008357b086">More...</a><br /></td></tr>
<tr class="separator:ga6ee3d15c00cc8010788274008357b086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa888ef531c9dda317b001044627a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gabaa888ef531c9dda317b001044627a41">MCSPI_WAIT_FOREVER</a>&#160;&#160;&#160;((uint32_t)-1)</td></tr>
<tr class="memdesc:gabaa888ef531c9dda317b001044627a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value to use when needing a timeout of infinity or wait forver until resource is available.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gabaa888ef531c9dda317b001044627a41">More...</a><br /></td></tr>
<tr class="separator:gabaa888ef531c9dda317b001044627a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">MCSPI Driver states</div></td></tr>
<tr class="memitem:gabe697e26455aa50ea6dc87b6dfad3829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gabe697e26455aa50ea6dc87b6dfad3829">MCSPI_STATE_RESET</a>&#160;&#160;&#160;((uint32_t)0U)</td></tr>
<tr class="memdesc:gabe697e26455aa50ea6dc87b6dfad3829"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI driver is in Reset State prior to driver init and post driver deinit.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gabe697e26455aa50ea6dc87b6dfad3829">More...</a><br /></td></tr>
<tr class="separator:gabe697e26455aa50ea6dc87b6dfad3829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d86840ed53916cace8f58ec2631499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga52d86840ed53916cace8f58ec2631499">MCSPI_STATE_READY</a>&#160;&#160;&#160;((uint32_t)1U)</td></tr>
<tr class="memdesc:ga52d86840ed53916cace8f58ec2631499"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI driver accepts runtime APIs only Ready State, otherwise return error.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga52d86840ed53916cace8f58ec2631499">More...</a><br /></td></tr>
<tr class="separator:ga52d86840ed53916cace8f58ec2631499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed7923dca9f0152ec7320fcf269a655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga9ed7923dca9f0152ec7320fcf269a655">MCSPI_STATE_BUSY</a>&#160;&#160;&#160;((uint32_t)2U)</td></tr>
<tr class="memdesc:ga9ed7923dca9f0152ec7320fcf269a655"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI driver is busy performing operation with peripherals, return error when APIs are invoked.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga9ed7923dca9f0152ec7320fcf269a655">More...</a><br /></td></tr>
<tr class="separator:ga9ed7923dca9f0152ec7320fcf269a655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5867f6fc63e4da0e32820f372ecb875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gab5867f6fc63e4da0e32820f372ecb875">MCSPI_STATE_ERROR</a>&#160;&#160;&#160;((uint32_t)3U)</td></tr>
<tr class="memdesc:gab5867f6fc63e4da0e32820f372ecb875"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI driver ran into error, returns error for all APIs other than deinit in this state.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gab5867f6fc63e4da0e32820f372ecb875">More...</a><br /></td></tr>
<tr class="separator:gab5867f6fc63e4da0e32820f372ecb875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Channel Id</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_ChannelId"></a></p>
<p>Values used to determine the channel number used for McSPI communication. This determines which Chip Select (CS) line to use </p>
</div></td></tr>
<tr class="memitem:gab8d5c4edc0f02d25a1b3c23bb231b412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gab8d5c4edc0f02d25a1b3c23bb231b412">MCSPI_CHANNEL_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab8d5c4edc0f02d25a1b3c23bb231b412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f52f1cda834a92e65271acf7156d67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3f52f1cda834a92e65271acf7156d67d">MCSPI_CHANNEL_1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3f52f1cda834a92e65271acf7156d67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f4e5c4a64dd77b05ecb2634d7e7758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gab5f4e5c4a64dd77b05ecb2634d7e7758">MCSPI_CHANNEL_2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab5f4e5c4a64dd77b05ecb2634d7e7758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471023734e5329ebc65a53092d70730e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga471023734e5329ebc65a53092d70730e">MCSPI_CHANNEL_3</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga471023734e5329ebc65a53092d70730e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Operating Mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_OperatingMode"></a></p>
<p>Values used to determine the McSPI driver operation. </p>
</div></td></tr>
<tr class="memitem:gac75aa9dcc8fe3251cb3326507b5ae3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gac75aa9dcc8fe3251cb3326507b5ae3b1">MCSPI_OPER_MODE_POLLED</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac75aa9dcc8fe3251cb3326507b5ae3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6794018a599afa7637bc113c44b91ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga6794018a599afa7637bc113c44b91ee0">MCSPI_OPER_MODE_INTERRUPT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6794018a599afa7637bc113c44b91ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ae9bda705fca969feae66d33f4962f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gab8ae9bda705fca969feae66d33f4962f">MCSPI_OPER_MODE_DMA</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab8ae9bda705fca969feae66d33f4962f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Transfer Status Code</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_TransferStatus"></a></p>
<p>Status codes that are set by the MCSPI driver </p>
</div></td></tr>
<tr class="memitem:gaeb7c93069850e87483265149069539d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaeb7c93069850e87483265149069539d1">MCSPI_TRANSFER_COMPLETED</a>&#160;&#160;&#160;((int32_t)0U)</td></tr>
<tr class="separator:gaeb7c93069850e87483265149069539d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454f40200e04c92eedcbae380a6f71f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga454f40200e04c92eedcbae380a6f71f5">MCSPI_TRANSFER_STARTED</a>&#160;&#160;&#160;((int32_t)1U)</td></tr>
<tr class="separator:ga454f40200e04c92eedcbae380a6f71f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb53aedcfd67cf0c23195206fb8e87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaefb53aedcfd67cf0c23195206fb8e87a">MCSPI_TRANSFER_CANCELLED</a>&#160;&#160;&#160;((int32_t)2U)</td></tr>
<tr class="separator:gaefb53aedcfd67cf0c23195206fb8e87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ae244aa2508c975199fb30b8bd211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga646ae244aa2508c975199fb30b8bd211">MCSPI_TRANSFER_FAILED</a>&#160;&#160;&#160;((int32_t)3U)</td></tr>
<tr class="separator:ga646ae244aa2508c975199fb30b8bd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6acd9f7a8baa6f88ec8f9df41d4ac0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga6acd9f7a8baa6f88ec8f9df41d4ac0ba">MCSPI_TRANSFER_CSN_DEASSERT</a>&#160;&#160;&#160;((int32_t)4U)</td></tr>
<tr class="separator:ga6acd9f7a8baa6f88ec8f9df41d4ac0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83bf183e3c28c7641caf951431f89625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga83bf183e3c28c7641caf951431f89625">MCSPI_TRANSFER_TIMEOUT</a>&#160;&#160;&#160;((int32_t)5U)</td></tr>
<tr class="separator:ga83bf183e3c28c7641caf951431f89625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Modes of Operation</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_MsMode"></a></p>
<p>Definitions for various MCSPI modes of operation</p>
<p>The MCSPI driver operates in both controller and SPI peripheral modes. Logically, the implementation is identical, however the difference between these two modes is driven by hardware. The default mode is <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga69f7a16bf39d0ed47de1970b599a7f0c" title="The module generates the clock and CS.">MCSPI_MS_MODE_CONTROLLER</a>, but can be set to peripheral mode by setting <a class="el" href="structMCSPI__OpenParams.html#ad539f2b8771de73167b55763b7dc984f">MCSPI_OpenParams.msMode</a> to <a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga1447ffe86b17d95258dcad6594a3f0a9" title="The module receives the clock and CS.">MCSPI_MS_MODE_PERIPHERAL</a> in the parameters passed to <a class="el" href="group__DRV__MCSPI__MODULE.html#gabedb148b6832d0c132352b9c4fd0a923" title="This function opens a given MCSPI peripheral.">MCSPI_open()</a>. </p>
</div></td></tr>
<tr class="memitem:ga69f7a16bf39d0ed47de1970b599a7f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga69f7a16bf39d0ed47de1970b599a7f0c">MCSPI_MS_MODE_CONTROLLER</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_MS_MASTER)</td></tr>
<tr class="memdesc:ga69f7a16bf39d0ed47de1970b599a7f0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The module generates the clock and CS.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga69f7a16bf39d0ed47de1970b599a7f0c">More...</a><br /></td></tr>
<tr class="separator:ga69f7a16bf39d0ed47de1970b599a7f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447ffe86b17d95258dcad6594a3f0a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga1447ffe86b17d95258dcad6594a3f0a9">MCSPI_MS_MODE_PERIPHERAL</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_MS_SLAVE)</td></tr>
<tr class="memdesc:ga1447ffe86b17d95258dcad6594a3f0a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The module receives the clock and CS.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga1447ffe86b17d95258dcad6594a3f0a9">More...</a><br /></td></tr>
<tr class="separator:ga1447ffe86b17d95258dcad6594a3f0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Frame Format</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_FrameFormat"></a></p>
<p>Definitions for various SPI data frame formats</p>
<p>POL0 = SPICLK is held low during the INACTIVE state POL1 = SPICLK is held high during the INACTIVE state</p>
<p>PHA0 = Data are latched on odd-numbered edges of SPICLK PHA1 = Data are latched on even-numbered edges of SPICLK </p>
</div></td></tr>
<tr class="memitem:ga439e8f03edc99644be40a5dfbb1b27a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga439e8f03edc99644be40a5dfbb1b27a9">MCSPI_FF_POL0_PHA0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga439e8f03edc99644be40a5dfbb1b27a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee6f5b71917cfb8fdc05cd48620c2e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga8ee6f5b71917cfb8fdc05cd48620c2e4">MCSPI_FF_POL0_PHA1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8ee6f5b71917cfb8fdc05cd48620c2e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f58da23b56c34be6d94abf7f00e97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gac5f58da23b56c34be6d94abf7f00e97a">MCSPI_FF_POL1_PHA0</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac5f58da23b56c34be6d94abf7f00e97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb2cdd1fdcc91bca2bab7f9449c8278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gadfb2cdd1fdcc91bca2bab7f9449c8278">MCSPI_FF_POL1_PHA1</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadfb2cdd1fdcc91bca2bab7f9449c8278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Chip-select Polarity</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_CsPolarity"></a> Type for SPI Chip Select Polarity and Clock Idle Level </p>
</div></td></tr>
<tr class="memitem:gac00e3b7be4c4918a7acf16c07577aac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gac00e3b7be4c4918a7acf16c07577aac8">MCSPI_CS_POL_HIGH</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_EPOL_ACTIVEHIGH)</td></tr>
<tr class="memdesc:gac00e3b7be4c4918a7acf16c07577aac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIEN (CS) is held high during the ACTIVE state.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gac00e3b7be4c4918a7acf16c07577aac8">More...</a><br /></td></tr>
<tr class="separator:gac00e3b7be4c4918a7acf16c07577aac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e7c1194b73b2f1ed20562bb3aedd44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga07e7c1194b73b2f1ed20562bb3aedd44">MCSPI_CS_POL_LOW</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_EPOL_ACTIVELOW)</td></tr>
<tr class="memdesc:ga07e7c1194b73b2f1ed20562bb3aedd44"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIEN (CS) is held low during the ACTIVE state.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga07e7c1194b73b2f1ed20562bb3aedd44">More...</a><br /></td></tr>
<tr class="separator:ga07e7c1194b73b2f1ed20562bb3aedd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Transmit-Receive Modes</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_TrMode"></a></p>
</div></td></tr>
<tr class="memitem:ga5f4e62b9a5145858280b8a6b78d65dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga5f4e62b9a5145858280b8a6b78d65dad">MCSPI_TR_MODE_TX_RX</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TRM_TRANSRECEI)</td></tr>
<tr class="separator:ga5f4e62b9a5145858280b8a6b78d65dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079065c1e5dbe530f764692e076881d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga079065c1e5dbe530f764692e076881d9">MCSPI_TR_MODE_RX_ONLY</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TRM_RECEIVONLY)</td></tr>
<tr class="separator:ga079065c1e5dbe530f764692e076881d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab60e51e1dadfe520dec5115c2f5d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga8ab60e51e1dadfe520dec5115c2f5d1a">MCSPI_TR_MODE_TX_ONLY</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TRM_TRANSONLY)</td></tr>
<tr class="separator:ga8ab60e51e1dadfe520dec5115c2f5d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Input Select</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_InputSelect"></a></p>
</div></td></tr>
<tr class="memitem:ga3398429686392c9c2d0dfe06f7dcc7d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3398429686392c9c2d0dfe06f7dcc7d4">MCSPI_IS_D0</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_IS_LINE0)</td></tr>
<tr class="memdesc:ga3398429686392c9c2d0dfe06f7dcc7d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data line 0 (SPIDAT[0]) selected for reception.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga3398429686392c9c2d0dfe06f7dcc7d4">More...</a><br /></td></tr>
<tr class="separator:ga3398429686392c9c2d0dfe06f7dcc7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4bd7677126fc532635faa9a5a841ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3d4bd7677126fc532635faa9a5a841ca">MCSPI_IS_D1</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_IS_LINE1)</td></tr>
<tr class="memdesc:ga3d4bd7677126fc532635faa9a5a841ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data line 1 (SPIDAT[1]) selected for reception.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga3d4bd7677126fc532635faa9a5a841ca">More...</a><br /></td></tr>
<tr class="separator:ga3d4bd7677126fc532635faa9a5a841ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Transmission Enable for Data Line</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_TxEnable"></a></p>
</div></td></tr>
<tr class="memitem:ga9434813587ba1a7dcfb9a0a8b66623f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga9434813587ba1a7dcfb9a0a8b66623f9">MCSPI_DPE_ENABLE</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_DPE0_ENABLED)</td></tr>
<tr class="memdesc:ga9434813587ba1a7dcfb9a0a8b66623f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data line selected for transmission.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga9434813587ba1a7dcfb9a0a8b66623f9">More...</a><br /></td></tr>
<tr class="separator:ga9434813587ba1a7dcfb9a0a8b66623f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfcc8d94ee2e10720840eaad837ce57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gacfcc8d94ee2e10720840eaad837ce57f">MCSPI_DPE_DISABLE</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_DPE0_DISABLED)</td></tr>
<tr class="memdesc:gacfcc8d94ee2e10720840eaad837ce57f"><td class="mdescLeft">&#160;</td><td class="mdescRight">No transmission on Data Line.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gacfcc8d94ee2e10720840eaad837ce57f">More...</a><br /></td></tr>
<tr class="separator:gacfcc8d94ee2e10720840eaad837ce57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Peripheral Chip-select Signal Select</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_SlvCsSelect"></a></p>
</div></td></tr>
<tr class="memitem:ga6e279a2b49068f39ccaaf440fd2c67c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga6e279a2b49068f39ccaaf440fd2c67c9">MCSPI_SLV_CS_SELECT_0</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SPIENSLV_SPIEN0)</td></tr>
<tr class="separator:ga6e279a2b49068f39ccaaf440fd2c67c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5eb88f42ddea3d0482306ef11bf2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga8f5eb88f42ddea3d0482306ef11bf2b5">MCSPI_SLV_CS_SELECT_1</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SPIENSLV_SPIEN1)</td></tr>
<tr class="separator:ga8f5eb88f42ddea3d0482306ef11bf2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a3d284fb16accadcc5bf4ff0be3afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga5a3d284fb16accadcc5bf4ff0be3afc7">MCSPI_SLV_CS_SELECT_2</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SPIENSLV_SPIEN2)</td></tr>
<tr class="separator:ga5a3d284fb16accadcc5bf4ff0be3afc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399cd4ef12d0400125d2615eabd6b561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga399cd4ef12d0400125d2615eabd6b561">MCSPI_SLV_CS_SELECT_3</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SPIENSLV_SPIEN3)</td></tr>
<tr class="separator:ga399cd4ef12d0400125d2615eabd6b561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Start-bit Polarity</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_SbPolarity"></a></p>
</div></td></tr>
<tr class="memitem:gad2e813f62e94e18e01f78a9b411bb807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gad2e813f62e94e18e01f78a9b411bb807">MCSPI_SB_POL_HIGH</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SBPOL_HIGHLEVEL)</td></tr>
<tr class="memdesc:gad2e813f62e94e18e01f78a9b411bb807"><td class="mdescLeft">&#160;</td><td class="mdescRight">SStart-bit polarity is held to 1 during MCSPI transfer.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gad2e813f62e94e18e01f78a9b411bb807">More...</a><br /></td></tr>
<tr class="separator:gad2e813f62e94e18e01f78a9b411bb807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5587a0984eb5f9c29d6b7e499a7cc4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaf5587a0984eb5f9c29d6b7e499a7cc4d">MCSPI_SB_POL_LOW</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SBPOL_LOWLEVEL)</td></tr>
<tr class="memdesc:gaf5587a0984eb5f9c29d6b7e499a7cc4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-bit polarity is held to 0 during MCSPI transfer.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaf5587a0984eb5f9c29d6b7e499a7cc4d">More...</a><br /></td></tr>
<tr class="separator:gaf5587a0984eb5f9c29d6b7e499a7cc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Chip-select Idle Time</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_CsIdleTime"></a></p>
<p>Values used to configure the chip select time control (TCS) </p>
</div></td></tr>
<tr class="memitem:ga47d5d6f22de36bf91e167f83fa1b6a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga47d5d6f22de36bf91e167f83fa1b6a0f">MCSPI_TCS0_0_CLK</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TCS0_ZEROCYCLEDLY)</td></tr>
<tr class="memdesc:ga47d5d6f22de36bf91e167f83fa1b6a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0.5 clock cycles delay  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga47d5d6f22de36bf91e167f83fa1b6a0f">More...</a><br /></td></tr>
<tr class="separator:ga47d5d6f22de36bf91e167f83fa1b6a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58ac95f977011e5b9cbb3edeec28740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gac58ac95f977011e5b9cbb3edeec28740">MCSPI_TCS0_1_CLK</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TCS0_ONECYCLEDLY)</td></tr>
<tr class="memdesc:gac58ac95f977011e5b9cbb3edeec28740"><td class="mdescLeft">&#160;</td><td class="mdescRight">1.5 clock cycles delay  <a href="group__DRV__MCSPI__LLD__MODULE.html#gac58ac95f977011e5b9cbb3edeec28740">More...</a><br /></td></tr>
<tr class="separator:gac58ac95f977011e5b9cbb3edeec28740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6a2cfe47ec2daa916af02cae229ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga8e6a2cfe47ec2daa916af02cae229ab3">MCSPI_TCS0_2_CLK</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TCS0_TWOCYCLEDLY)</td></tr>
<tr class="memdesc:ga8e6a2cfe47ec2daa916af02cae229ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">2.5 clock cycles delay  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga8e6a2cfe47ec2daa916af02cae229ab3">More...</a><br /></td></tr>
<tr class="separator:ga8e6a2cfe47ec2daa916af02cae229ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d453aab852bc1c27bf6183a8914e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gac1d453aab852bc1c27bf6183a8914e59">MCSPI_TCS0_3_CLK</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TCS0_THREECYCLEDLY)</td></tr>
<tr class="memdesc:gac1d453aab852bc1c27bf6183a8914e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">3.5 clock cycles delay  <a href="group__DRV__MCSPI__LLD__MODULE.html#gac1d453aab852bc1c27bf6183a8914e59">More...</a><br /></td></tr>
<tr class="separator:gac1d453aab852bc1c27bf6183a8914e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Channel Mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_ChMode"></a></p>
</div></td></tr>
<tr class="memitem:gaa3663721672a8673989b7104ea826713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaa3663721672a8673989b7104ea826713">MCSPI_CH_MODE_SINGLE</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_SINGLE_SINGLE)</td></tr>
<tr class="memdesc:gaa3663721672a8673989b7104ea826713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Only one channel will be used in controller mode. This should be used when CS is used in forced enable mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaa3663721672a8673989b7104ea826713">More...</a><br /></td></tr>
<tr class="separator:gaa3663721672a8673989b7104ea826713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cb25b77155f07fe058c6d81d1a1e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga42cb25b77155f07fe058c6d81d1a1e32">MCSPI_CH_MODE_MULTI</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_SINGLE_MULTI)</td></tr>
<tr class="memdesc:ga42cb25b77155f07fe058c6d81d1a1e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">More than one channel will be used in controller mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga42cb25b77155f07fe058c6d81d1a1e32">More...</a><br /></td></tr>
<tr class="separator:ga42cb25b77155f07fe058c6d81d1a1e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Pin Mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_PinMode"></a></p>
</div></td></tr>
<tr class="memitem:ga1b8f03a6e51528ead614029fe659de07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga1b8f03a6e51528ead614029fe659de07">MCSPI_PINMODE_3PIN</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_PIN34_3PINMODE)</td></tr>
<tr class="memdesc:ga1b8f03a6e51528ead614029fe659de07"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIEN (CS) is not used. In this mode all related options to chip-select have no meaning.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga1b8f03a6e51528ead614029fe659de07">More...</a><br /></td></tr>
<tr class="separator:ga1b8f03a6e51528ead614029fe659de07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e6d15b21841fcb2970e16a9843d87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaa0e6d15b21841fcb2970e16a9843d87a">MCSPI_PINMODE_4PIN</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_PIN34_4PINMODE)</td></tr>
<tr class="separator:gaa0e6d15b21841fcb2970e16a9843d87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Init Delay</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_InitDelay"></a></p>
<p>Values used to enable initial delay for first transfer </p>
</div></td></tr>
<tr class="memitem:gae4e12baa9f6ce8efd495cde1ca34d803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gae4e12baa9f6ce8efd495cde1ca34d803">MCSPI_INITDLY_0</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_INITDLY_NODELAY)</td></tr>
<tr class="memdesc:gae4e12baa9f6ce8efd495cde1ca34d803"><td class="mdescLeft">&#160;</td><td class="mdescRight">No delay.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gae4e12baa9f6ce8efd495cde1ca34d803">More...</a><br /></td></tr>
<tr class="separator:gae4e12baa9f6ce8efd495cde1ca34d803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d82310c73b406ad1117ed7ab3950167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga1d82310c73b406ad1117ed7ab3950167">MCSPI_INITDLY_4</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_INITDLY_4CLKDLY)</td></tr>
<tr class="memdesc:ga1d82310c73b406ad1117ed7ab3950167"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 SPI bus clock delays  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga1d82310c73b406ad1117ed7ab3950167">More...</a><br /></td></tr>
<tr class="separator:ga1d82310c73b406ad1117ed7ab3950167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1fbe4e33059cd72c6ec199abe11316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga7d1fbe4e33059cd72c6ec199abe11316">MCSPI_INITDLY_8</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_INITDLY_8CLKDLY)</td></tr>
<tr class="memdesc:ga7d1fbe4e33059cd72c6ec199abe11316"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 SPI bus clock delays  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga7d1fbe4e33059cd72c6ec199abe11316">More...</a><br /></td></tr>
<tr class="separator:ga7d1fbe4e33059cd72c6ec199abe11316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcdb83a136b23476b0ed63389abd91a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gabcdb83a136b23476b0ed63389abd91a3">MCSPI_INITDLY_16</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_INITDLY_16CLKDLY)</td></tr>
<tr class="memdesc:gabcdb83a136b23476b0ed63389abd91a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 SPI bus clock delays  <a href="group__DRV__MCSPI__LLD__MODULE.html#gabcdb83a136b23476b0ed63389abd91a3">More...</a><br /></td></tr>
<tr class="separator:gabcdb83a136b23476b0ed63389abd91a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467ce5fb0a6586d7da5dcb3e099e2f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga467ce5fb0a6586d7da5dcb3e099e2f12">MCSPI_INITDLY_32</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_INITDLY_32CLKDLY)</td></tr>
<tr class="memdesc:ga467ce5fb0a6586d7da5dcb3e099e2f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 SPI bus clock delays  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga467ce5fb0a6586d7da5dcb3e099e2f12">More...</a><br /></td></tr>
<tr class="separator:ga467ce5fb0a6586d7da5dcb3e099e2f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga49cfc8ab59acd9b075e55cc0fe6d16d2"><td class="memItemLeft" align="right" valign="top">typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga49cfc8ab59acd9b075e55cc0fe6d16d2">MCSPI_DmaHandle</a></td></tr>
<tr class="separator:ga49cfc8ab59acd9b075e55cc0fe6d16d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101c3ac157caec7115475ee0121a9d52"><td class="memItemLeft" align="right" valign="top">typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga101c3ac157caec7115475ee0121a9d52">MCSPI_DmaChConfig</a></td></tr>
<tr class="separator:ga101c3ac157caec7115475ee0121a9d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4546259852b6b9b3811a15f0e6f47f52"><td class="memItemLeft" align="right" valign="top">typedef uint32_t(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga4546259852b6b9b3811a15f0e6f47f52">MCSPI_clockGet</a>) (void)</td></tr>
<tr class="separator:ga4546259852b6b9b3811a15f0e6f47f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f21e52de7fd31eb6fdcf2e8e4ecd76f"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga0f21e52de7fd31eb6fdcf2e8e4ecd76f">MCSPI_transferCallbackFxn</a>) (void *args, uint32_t transferStatus)</td></tr>
<tr class="memdesc:ga0f21e52de7fd31eb6fdcf2e8e4ecd76f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The definition of a transfer completion callback function used by the SPI driver when used in <a class="el" href="group__DRV__MCSPI__MODULE.html#gab2e9e948624aa8ff39cc5a75e00adb6f" title="MCSPI_transfer() does not block code execution and will call a MCSPI_CallbackFxn. This mode can be us...">MCSPI_TRANSFER_MODE_CALLBACK</a>.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga0f21e52de7fd31eb6fdcf2e8e4ecd76f">More...</a><br /></td></tr>
<tr class="separator:ga0f21e52de7fd31eb6fdcf2e8e4ecd76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088eb351f75c77491cc0da3d518f3bd4"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga088eb351f75c77491cc0da3d518f3bd4">MCSPI_errorCallbackFxn</a>) (void *args, uint32_t transferStatus)</td></tr>
<tr class="memdesc:ga088eb351f75c77491cc0da3d518f3bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The definition of a error callback function used by the SPI driver when used in <a class="el" href="group__DRV__MCSPI__MODULE.html#gab2e9e948624aa8ff39cc5a75e00adb6f" title="MCSPI_transfer() does not block code execution and will call a MCSPI_CallbackFxn. This mode can be us...">MCSPI_TRANSFER_MODE_CALLBACK</a>.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga088eb351f75c77491cc0da3d518f3bd4">More...</a><br /></td></tr>
<tr class="separator:ga088eb351f75c77491cc0da3d518f3bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf796a268fd78cea1e5e75c6943fc9b9a"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structMCSPILLD__InitObject.html">MCSPILLD_InitObject</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaf796a268fd78cea1e5e75c6943fc9b9a">MCSPILLD_InitHandle</a></td></tr>
<tr class="separator:gaf796a268fd78cea1e5e75c6943fc9b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71171d44985e8ff7dcd5bfe5f3eec430"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structMCSPILLD__Object.html">MCSPILLD_Object</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a></td></tr>
<tr class="separator:ga71171d44985e8ff7dcd5bfe5f3eec430"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3f6a6b50cf7467ed24a47b2901fdd2f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3f6a6b50cf7467ed24a47b2901fdd2f6">MCSPI_reset</a> (uint32_t baseAddr)</td></tr>
<tr class="separator:ga3f6a6b50cf7467ed24a47b2901fdd2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6929c804ed9ea156addba7f0313add4e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga6929c804ed9ea156addba7f0313add4e">MCSPI_clearAllIrqStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="separator:ga6929c804ed9ea156addba7f0313add4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c65e70702215e16f839a7bd05815146"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3c65e70702215e16f839a7bd05815146">MCSPI_stop</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, <a class="el" href="structMCSPI__ChObject.html">MCSPI_ChObject</a> *chObj, uint32_t chNum)</td></tr>
<tr class="separator:ga3c65e70702215e16f839a7bd05815146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd98823e4550df9f74470e49ed96372"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga9fd98823e4550df9f74470e49ed96372">MCSPI_setChDataSize</a> (uint32_t baseAddr, <a class="el" href="structMCSPI__ChObject.html">MCSPI_ChObject</a> *chObj, uint32_t dataSize, uint32_t csDisable)</td></tr>
<tr class="separator:ga9fd98823e4550df9f74470e49ed96372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a046afdfa57364cf85f221416a4d424"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga8a046afdfa57364cf85f221416a4d424">MCSPI_intrStatusClear</a> (const <a class="el" href="structMCSPI__ChObject.html">MCSPI_ChObject</a> *chObj, uint32_t baseAddr, uint32_t intFlags)</td></tr>
<tr class="separator:ga8a046afdfa57364cf85f221416a4d424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfecd1b6519b00bd0a6fff7e88bdf6aa"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gabfecd1b6519b00bd0a6fff7e88bdf6aa">MCSPI_lld_init</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi)</td></tr>
<tr class="memdesc:gabfecd1b6519b00bd0a6fff7e88bdf6aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API Initializes the McSPI instance.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gabfecd1b6519b00bd0a6fff7e88bdf6aa">More...</a><br /></td></tr>
<tr class="separator:gabfecd1b6519b00bd0a6fff7e88bdf6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea24ce76bb749be2cbf07a5e361322a7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaea24ce76bb749be2cbf07a5e361322a7">MCSPI_lld_initDma</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi)</td></tr>
<tr class="memdesc:gaea24ce76bb749be2cbf07a5e361322a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API Initializes the McSPI instance in DMA Mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaea24ce76bb749be2cbf07a5e361322a7">More...</a><br /></td></tr>
<tr class="separator:gaea24ce76bb749be2cbf07a5e361322a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga451aba2b1ca0c8ccb3547f7598129a3f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga451aba2b1ca0c8ccb3547f7598129a3f">MCSPI_lld_deInit</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi)</td></tr>
<tr class="memdesc:ga451aba2b1ca0c8ccb3547f7598129a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API De-Initializes the McSPI instance.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga451aba2b1ca0c8ccb3547f7598129a3f">More...</a><br /></td></tr>
<tr class="separator:ga451aba2b1ca0c8ccb3547f7598129a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf569b78c313257849e057716b77865f3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaf569b78c313257849e057716b77865f3">MCSPI_lld_deInitDma</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi)</td></tr>
<tr class="memdesc:gaf569b78c313257849e057716b77865f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API De-Initializes the McSPI instance in DMA mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaf569b78c313257849e057716b77865f3">More...</a><br /></td></tr>
<tr class="separator:gaf569b78c313257849e057716b77865f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dda2e27f59455e8f026a9e879fd2530"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3dda2e27f59455e8f026a9e879fd2530">MCSPI_lld_write</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, void *txBuf, uint32_t <a class="el" href="tisci__rm__ra_8h.html#a86988a65e0d3ece7990c032c159786d6">count</a>, uint32_t timeout, const <a class="el" href="structMCSPI__ExtendedParams.html">MCSPI_ExtendedParams</a> *extendedParams)</td></tr>
<tr class="memdesc:ga3dda2e27f59455e8f026a9e879fd2530"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API writes data to the McSPI instance in Polling mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga3dda2e27f59455e8f026a9e879fd2530">More...</a><br /></td></tr>
<tr class="separator:ga3dda2e27f59455e8f026a9e879fd2530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b4f7a1cd024c5173f90d29a01c979d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga10b4f7a1cd024c5173f90d29a01c979d">MCSPI_lld_writeIntr</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, void *txBuf, uint32_t <a class="el" href="tisci__rm__ra_8h.html#a86988a65e0d3ece7990c032c159786d6">count</a>, uint32_t timeout, const <a class="el" href="structMCSPI__ExtendedParams.html">MCSPI_ExtendedParams</a> *extendedParams)</td></tr>
<tr class="memdesc:ga10b4f7a1cd024c5173f90d29a01c979d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API writes data to the McSPI instance in Interrupt mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga10b4f7a1cd024c5173f90d29a01c979d">More...</a><br /></td></tr>
<tr class="separator:ga10b4f7a1cd024c5173f90d29a01c979d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e0972265038d40e593247560f0130d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gab3e0972265038d40e593247560f0130d">MCSPI_lld_writeDma</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, void *txBuf, uint32_t <a class="el" href="tisci__rm__ra_8h.html#a86988a65e0d3ece7990c032c159786d6">count</a>, uint32_t timeout, const <a class="el" href="structMCSPI__ExtendedParams.html">MCSPI_ExtendedParams</a> *extendedParams)</td></tr>
<tr class="memdesc:gab3e0972265038d40e593247560f0130d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API writes data to the McSPI instance in DMA mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gab3e0972265038d40e593247560f0130d">More...</a><br /></td></tr>
<tr class="separator:gab3e0972265038d40e593247560f0130d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27af238014f7f4b5ed22d825a0674388"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga27af238014f7f4b5ed22d825a0674388">MCSPI_lld_read</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, void *rxBuf, uint32_t <a class="el" href="tisci__rm__ra_8h.html#a86988a65e0d3ece7990c032c159786d6">count</a>, uint32_t timeout, const <a class="el" href="structMCSPI__ExtendedParams.html">MCSPI_ExtendedParams</a> *extendedParams)</td></tr>
<tr class="memdesc:ga27af238014f7f4b5ed22d825a0674388"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads data from the McSPI instance in Polling mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga27af238014f7f4b5ed22d825a0674388">More...</a><br /></td></tr>
<tr class="separator:ga27af238014f7f4b5ed22d825a0674388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5778f499f3a83e6cd19bb125946c02d8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga5778f499f3a83e6cd19bb125946c02d8">MCSPI_lld_readIntr</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, void *rxBuf, uint32_t <a class="el" href="tisci__rm__ra_8h.html#a86988a65e0d3ece7990c032c159786d6">count</a>, uint32_t timeout, const <a class="el" href="structMCSPI__ExtendedParams.html">MCSPI_ExtendedParams</a> *extendedParams)</td></tr>
<tr class="memdesc:ga5778f499f3a83e6cd19bb125946c02d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads data from the McSPI instance in Interrupt mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga5778f499f3a83e6cd19bb125946c02d8">More...</a><br /></td></tr>
<tr class="separator:ga5778f499f3a83e6cd19bb125946c02d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a726475e759359dad263391b261a67"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga67a726475e759359dad263391b261a67">MCSPI_lld_readDma</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, void *rxBuf, uint32_t <a class="el" href="tisci__rm__ra_8h.html#a86988a65e0d3ece7990c032c159786d6">count</a>, uint32_t timeout, const <a class="el" href="structMCSPI__ExtendedParams.html">MCSPI_ExtendedParams</a> *extendedParams)</td></tr>
<tr class="memdesc:ga67a726475e759359dad263391b261a67"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads data from the McSPI instance in DMA mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga67a726475e759359dad263391b261a67">More...</a><br /></td></tr>
<tr class="separator:ga67a726475e759359dad263391b261a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c80bbad2d6a7c56afe2831076d6291"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga88c80bbad2d6a7c56afe2831076d6291">MCSPI_lld_readWrite</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, void *txBuf, void *rxBuf, uint32_t <a class="el" href="tisci__rm__ra_8h.html#a86988a65e0d3ece7990c032c159786d6">count</a>, uint32_t timeout, const <a class="el" href="structMCSPI__ExtendedParams.html">MCSPI_ExtendedParams</a> *extendedParams)</td></tr>
<tr class="memdesc:ga88c80bbad2d6a7c56afe2831076d6291"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads writes data from the McSPI instance in polling mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga88c80bbad2d6a7c56afe2831076d6291">More...</a><br /></td></tr>
<tr class="separator:ga88c80bbad2d6a7c56afe2831076d6291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae53dbc6ef93d5d1bb5bd20bd7117e95"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaae53dbc6ef93d5d1bb5bd20bd7117e95">MCSPI_lld_readWriteIntr</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, void *txBuf, void *rxBuf, uint32_t <a class="el" href="tisci__rm__ra_8h.html#a86988a65e0d3ece7990c032c159786d6">count</a>, uint32_t timeout, const <a class="el" href="structMCSPI__ExtendedParams.html">MCSPI_ExtendedParams</a> *extendedParams)</td></tr>
<tr class="memdesc:gaae53dbc6ef93d5d1bb5bd20bd7117e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads writes data from the McSPI instance in Interrupt mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaae53dbc6ef93d5d1bb5bd20bd7117e95">More...</a><br /></td></tr>
<tr class="separator:gaae53dbc6ef93d5d1bb5bd20bd7117e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae2d0e9af00185a61a45e225c733270c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaae2d0e9af00185a61a45e225c733270c">MCSPI_lld_readWriteDma</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, void *txBuf, void *rxBuf, uint32_t <a class="el" href="tisci__rm__ra_8h.html#a86988a65e0d3ece7990c032c159786d6">count</a>, uint32_t timeout, const <a class="el" href="structMCSPI__ExtendedParams.html">MCSPI_ExtendedParams</a> *extendedParams)</td></tr>
<tr class="memdesc:gaae2d0e9af00185a61a45e225c733270c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads writes data from the McSPI instance in DMA mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaae2d0e9af00185a61a45e225c733270c">More...</a><br /></td></tr>
<tr class="separator:gaae2d0e9af00185a61a45e225c733270c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3819dfc2e142f7608bc1f66208306766"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3819dfc2e142f7608bc1f66208306766">MCSPI_lld_readWriteCancel</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi)</td></tr>
<tr class="memdesc:ga3819dfc2e142f7608bc1f66208306766"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API cancels current McSPI transfer.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga3819dfc2e142f7608bc1f66208306766">More...</a><br /></td></tr>
<tr class="separator:ga3819dfc2e142f7608bc1f66208306766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedc0306f5f367530b6aebc1a53296d2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gacedc0306f5f367530b6aebc1a53296d2">MCSPI_lld_readWriteDmaCancel</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi)</td></tr>
<tr class="memdesc:gacedc0306f5f367530b6aebc1a53296d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API cancels current McSPI transfer in DMA mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gacedc0306f5f367530b6aebc1a53296d2">More...</a><br /></td></tr>
<tr class="separator:gacedc0306f5f367530b6aebc1a53296d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363bec181be24770ad7e03f4924f7cf4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga363bec181be24770ad7e03f4924f7cf4">MCSPI_lld_transfer</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, <a class="el" href="structMCSPI__Transaction.html">MCSPI_Transaction</a> *transaction)</td></tr>
<tr class="memdesc:ga363bec181be24770ad7e03f4924f7cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API transfers data from the McSPI instance in Polling mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga363bec181be24770ad7e03f4924f7cf4">More...</a><br /></td></tr>
<tr class="separator:ga363bec181be24770ad7e03f4924f7cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7acc162ff3883c4499e8180c6e47948"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaf7acc162ff3883c4499e8180c6e47948">MCSPI_lld_transferIntr</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, <a class="el" href="structMCSPI__Transaction.html">MCSPI_Transaction</a> *transaction)</td></tr>
<tr class="memdesc:gaf7acc162ff3883c4499e8180c6e47948"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads data from the McSPI instance in Interrupt mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaf7acc162ff3883c4499e8180c6e47948">More...</a><br /></td></tr>
<tr class="separator:gaf7acc162ff3883c4499e8180c6e47948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3288101269c2b0b0fd65f16c9ecfd0f7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga3288101269c2b0b0fd65f16c9ecfd0f7">MCSPI_lld_transferDma</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi, <a class="el" href="structMCSPI__Transaction.html">MCSPI_Transaction</a> *transaction)</td></tr>
<tr class="memdesc:ga3288101269c2b0b0fd65f16c9ecfd0f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API reads data from the McSPI instance in DMA mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga3288101269c2b0b0fd65f16c9ecfd0f7">More...</a><br /></td></tr>
<tr class="separator:ga3288101269c2b0b0fd65f16c9ecfd0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfee07f911b5fe9c459309906e50ee9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga4dfee07f911b5fe9c459309906e50ee9">MCSPI_lld_controllerIsr</a> (void *args)</td></tr>
<tr class="memdesc:ga4dfee07f911b5fe9c459309906e50ee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the McSPI Controller ISR and can be used as IRQ handler in Controller mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga4dfee07f911b5fe9c459309906e50ee9">More...</a><br /></td></tr>
<tr class="separator:ga4dfee07f911b5fe9c459309906e50ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cc7d555007774d4d431e913fa6c3f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga86cc7d555007774d4d431e913fa6c3f6">MCSPI_lld_peripheralIsr</a> (void *args)</td></tr>
<tr class="memdesc:ga86cc7d555007774d4d431e913fa6c3f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the McSPI Peripheral ISR and can be used as IRQ handler in Peripheral mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga86cc7d555007774d4d431e913fa6c3f6">More...</a><br /></td></tr>
<tr class="separator:ga86cc7d555007774d4d431e913fa6c3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30b360fab69b174aee13cc35bbd33cf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gae30b360fab69b174aee13cc35bbd33cf">MCSPI_lld_getState</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi)</td></tr>
<tr class="memdesc:gae30b360fab69b174aee13cc35bbd33cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns the driver state.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gae30b360fab69b174aee13cc35bbd33cf">More...</a><br /></td></tr>
<tr class="separator:gae30b360fab69b174aee13cc35bbd33cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58171f2538a4ae64b076cbb7aa590b6b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga58171f2538a4ae64b076cbb7aa590b6b">MCSPI_lld_transferCancel</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi)</td></tr>
<tr class="memdesc:ga58171f2538a4ae64b076cbb7aa590b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API cancels current McSPI transfer.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga58171f2538a4ae64b076cbb7aa590b6b">More...</a><br /></td></tr>
<tr class="separator:ga58171f2538a4ae64b076cbb7aa590b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00170e70532e5dbcdeb04618707c471b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga00170e70532e5dbcdeb04618707c471b">MCSPI_lld_transferDmaCancel</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> hMcspi)</td></tr>
<tr class="memdesc:ga00170e70532e5dbcdeb04618707c471b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API cancels current McSPI transfer in DMA mode.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga00170e70532e5dbcdeb04618707c471b">More...</a><br /></td></tr>
<tr class="separator:ga00170e70532e5dbcdeb04618707c471b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59e5777a7da05f2f53a2795e3f7a8f6"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaf59e5777a7da05f2f53a2795e3f7a8f6">MCSPI_lld_ChConfig_init</a> (<a class="el" href="structMCSPI__ChConfig.html">MCSPI_ChConfig</a> *chConfig)</td></tr>
<tr class="memdesc:gaf59e5777a7da05f2f53a2795e3f7a8f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to initialize the <a class="el" href="structMCSPI__ChConfig.html" title="MCSPI configuration parameters for the channel.">MCSPI_ChConfig</a> struct to its defaults.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaf59e5777a7da05f2f53a2795e3f7a8f6">More...</a><br /></td></tr>
<tr class="separator:gaf59e5777a7da05f2f53a2795e3f7a8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883ae83b53b8cff51454521a8f5f978"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga9883ae83b53b8cff51454521a8f5f978">MCSPI_lld_Transaction_init</a> (<a class="el" href="structMCSPI__Transaction.html">MCSPI_Transaction</a> *trans)</td></tr>
<tr class="memdesc:ga9883ae83b53b8cff51454521a8f5f978"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to initialize the <a class="el" href="structMCSPI__Transaction.html" title="Data structure used with MCSPI_transfer()">MCSPI_Transaction</a> struct to its defaults.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga9883ae83b53b8cff51454521a8f5f978">More...</a><br /></td></tr>
<tr class="separator:ga9883ae83b53b8cff51454521a8f5f978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7666f69daaf783d022af6cf8cc5a74"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaef7666f69daaf783d022af6cf8cc5a74">MCSPI_lld_getBaseAddr</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> handle)</td></tr>
<tr class="memdesc:gaef7666f69daaf783d022af6cf8cc5a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to get base address of MCSPI instance of a particular handle.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaef7666f69daaf783d022af6cf8cc5a74">More...</a><br /></td></tr>
<tr class="separator:gaef7666f69daaf783d022af6cf8cc5a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f6d89799df8575c23600628ba9ddfa"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga72f6d89799df8575c23600628ba9ddfa">MCSPI_lld_reConfigFifo</a> (<a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga71171d44985e8ff7dcd5bfe5f3eec430">MCSPILLD_Handle</a> handle, uint32_t chNum, uint32_t numWordsRxTx)</td></tr>
<tr class="memdesc:ga72f6d89799df8575c23600628ba9ddfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to re-configure Effective FIFO Words.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga72f6d89799df8575c23600628ba9ddfa">More...</a><br /></td></tr>
<tr class="separator:ga72f6d89799df8575c23600628ba9ddfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8071ea166bd58665fd9e9b72bcfdecda"><td class="memItemLeft" align="right" valign="top">static uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga8071ea166bd58665fd9e9b72bcfdecda">MCSPI_getBufWidthShift</a> (uint32_t dataSize)</td></tr>
<tr class="memdesc:ga8071ea166bd58665fd9e9b72bcfdecda"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the buffer width in bytes based on dataSize.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga8071ea166bd58665fd9e9b72bcfdecda">More...</a><br /></td></tr>
<tr class="separator:ga8071ea166bd58665fd9e9b72bcfdecda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7d6df57b9b4131da279698202b612a"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga1f7d6df57b9b4131da279698202b612a">MCSPI_readChStatusReg</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:ga1f7d6df57b9b4131da279698202b612a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the status of the McSPI channel currently in use.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga1f7d6df57b9b4131da279698202b612a">More...</a><br /></td></tr>
<tr class="separator:ga1f7d6df57b9b4131da279698202b612a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ffd0409bab65b9abc25c0bf5de5d73"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga25ffd0409bab65b9abc25c0bf5de5d73">MCSPI_readChCtrlReg</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:ga25ffd0409bab65b9abc25c0bf5de5d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns Channel control register value.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga25ffd0409bab65b9abc25c0bf5de5d73">More...</a><br /></td></tr>
<tr class="separator:ga25ffd0409bab65b9abc25c0bf5de5d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e08ffa29ce4f9f979e78bdb2e7134e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga15e08ffa29ce4f9f979e78bdb2e7134e">MCSPI_writeChCtrlReg</a> (uint32_t baseAddr, uint32_t chNum, uint32_t regVal)</td></tr>
<tr class="memdesc:ga15e08ffa29ce4f9f979e78bdb2e7134e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets Channel control register value.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga15e08ffa29ce4f9f979e78bdb2e7134e">More...</a><br /></td></tr>
<tr class="separator:ga15e08ffa29ce4f9f979e78bdb2e7134e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae165f6f3c74c25c261de09a58a4207db"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gae165f6f3c74c25c261de09a58a4207db">MCSPI_readChConf</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:gae165f6f3c74c25c261de09a58a4207db"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns Channel Config register value.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gae165f6f3c74c25c261de09a58a4207db">More...</a><br /></td></tr>
<tr class="separator:gae165f6f3c74c25c261de09a58a4207db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4c303d8853cca2d2bdf6d85f3b7c2a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga2a4c303d8853cca2d2bdf6d85f3b7c2a">MCSPI_writeChConfReg</a> (uint32_t baseAddr, uint32_t chNum, uint32_t regVal)</td></tr>
<tr class="memdesc:ga2a4c303d8853cca2d2bdf6d85f3b7c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets Channel Config register value.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga2a4c303d8853cca2d2bdf6d85f3b7c2a">More...</a><br /></td></tr>
<tr class="separator:ga2a4c303d8853cca2d2bdf6d85f3b7c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3205cd1f49c52848ea7f3b7bc7cb3d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gacf3205cd1f49c52848ea7f3b7bc7cb3d">MCSPI_writeTxDataReg</a> (uint32_t baseAddr, uint32_t txData, uint32_t chNum)</td></tr>
<tr class="memdesc:gacf3205cd1f49c52848ea7f3b7bc7cb3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will put the data on to the McSPI Channel transmit register.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gacf3205cd1f49c52848ea7f3b7bc7cb3d">More...</a><br /></td></tr>
<tr class="separator:gacf3205cd1f49c52848ea7f3b7bc7cb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d079469a9c669bee03475ec4046f664"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga0d079469a9c669bee03475ec4046f664">MCSPI_enableTxFIFO</a> (uint32_t baseAddr, uint32_t chNum, uint32_t enableFlag)</td></tr>
<tr class="memdesc:ga0d079469a9c669bee03475ec4046f664"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable the Tx FIFOs of McSPI peripheral.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga0d079469a9c669bee03475ec4046f664">More...</a><br /></td></tr>
<tr class="separator:ga0d079469a9c669bee03475ec4046f664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32b5fcdd91da95f0fcf7020429112e0"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaf32b5fcdd91da95f0fcf7020429112e0">MCSPI_enableRxFIFO</a> (uint32_t baseAddr, uint32_t chNum, uint32_t enableFlag)</td></tr>
<tr class="memdesc:gaf32b5fcdd91da95f0fcf7020429112e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable the Rx FIFOs of McSPI peripheral.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaf32b5fcdd91da95f0fcf7020429112e0">More...</a><br /></td></tr>
<tr class="separator:gaf32b5fcdd91da95f0fcf7020429112e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532219eca14e3d2d768d76df7db46d94"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#ga532219eca14e3d2d768d76df7db46d94">MCSPI_readRxDataReg</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:ga532219eca14e3d2d768d76df7db46d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the data present in the MCSPI_RX register.  <a href="group__DRV__MCSPI__LLD__MODULE.html#ga532219eca14e3d2d768d76df7db46d94">More...</a><br /></td></tr>
<tr class="separator:ga532219eca14e3d2d768d76df7db46d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75d0e2f733ec56a95a1ec98984e1046"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__LLD__MODULE.html#gaf75d0e2f733ec56a95a1ec98984e1046">MCSPI_setDataWidth</a> (uint32_t baseAddr, uint32_t chNum, uint32_t dataWidth)</td></tr>
<tr class="memdesc:gaf75d0e2f733ec56a95a1ec98984e1046"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will set the data width in the channel config register.  <a href="group__DRV__MCSPI__LLD__MODULE.html#gaf75d0e2f733ec56a95a1ec98984e1046">More...</a><br /></td></tr>
<tr class="separator:gaf75d0e2f733ec56a95a1ec98984e1046"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_2fa479def2e694195820c54976445f5b.html">mcspi</a></li><li class="navelem"><a class="el" href="dir_156469a3a3e8f98cc2c6cee1e81ef4ab.html">v0</a></li><li class="navelem"><a class="el" href="dir_5aac39082eeb988ac29a40ba63d2c454.html">lld</a></li><li class="navelem"><a class="el" href="mcspi__lld_8h.html">mcspi_lld.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
