#ifndef RED_HW_CFG_TEST
//////////////////////////////////////////////////////////////////
// $Author: pkaplan $
// $Revision: 1.1 $
//////////////////////////////////////////////////////////////////
#define RED_HW_CFG_TEST
#include "red_red_naxislave_define.h"
    int red_hw_cfg_reg_test (int inst, const int seed, const int check_default, unsigned int* addr_error, unsigned int* exp_data, unsigned int* got_data) ;

    typedef struct { 
            unsigned int word_addr;
            unsigned int init;
            unsigned int mask;
    } table_entry_t;

    const table_entry_t red_hw_cfg_reg_table[] = 
                {{ RED_NI0_CFG , RED_NI_CFG_DEF,0x00000001 }
		,{ RED_NI1_CFG , RED_NI_CFG_DEF,0x00000001 }
		,{ RED_NI2_CFG , RED_NI_CFG_DEF,0x00000001 }
		,{ RED_NI3_CFG , RED_NI_CFG_DEF,0x00000001 }
		,{ RED_SS0_CFG_FRH2_INFO0 , RED_SS_CFG_FRH2_INFO0_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH2_INFO0 , RED_SS_CFG_FRH2_INFO0_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH2_INFO0 , RED_SS_CFG_FRH2_INFO0_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH2_INFO0 , RED_SS_CFG_FRH2_INFO0_DEF,0x01ffffff }
		,{ RED_HI0_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI1_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI2_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI3_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI4_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI5_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI6_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI7_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI0_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI1_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI2_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI3_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI4_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI5_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI6_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI7_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_SS0_CFG_WR_PORT2 , RED_SS_CFG_WR_PORT2_DEF,0x001fffff }
		,{ RED_SS1_CFG_WR_PORT2 , RED_SS_CFG_WR_PORT2_DEF,0x001fffff }
		,{ RED_SS2_CFG_WR_PORT2 , RED_SS_CFG_WR_PORT2_DEF,0x001fffff }
		,{ RED_SS3_CFG_WR_PORT2 , RED_SS_CFG_WR_PORT2_DEF,0x001fffff }
		,{ RED_NI0_CLASS_XOFF , RED_NI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_NI1_CLASS_XOFF , RED_NI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_NI2_CLASS_XOFF , RED_NI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_NI3_CLASS_XOFF , RED_NI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_SS0_CFG_FRH0_INFO4 , RED_SS_CFG_FRH0_INFO4_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH0_INFO4 , RED_SS_CFG_FRH0_INFO4_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH0_INFO4 , RED_SS_CFG_FRH0_INFO4_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH0_INFO4 , RED_SS_CFG_FRH0_INFO4_DEF,0x01ffffff }
		,{ RED_HI0_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI1_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI2_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI3_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI4_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI5_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI6_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI7_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR29 , RED_BI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_MISC_CFG_I2C_SLV , RED_MISC_CFG_I2C_SLV_DEF,0x00003fff }
		,{ RED_BI0_FWD_VECTOR13 , RED_BI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_BI0_GBE_CFG_TX_AN_CONFIG_WORD , RED_BI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI0_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI1_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI2_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI3_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI4_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI5_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI6_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI7_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_SS0_CFG_MCAST2 , RED_SS_CFG_MCAST2_DEF,0x00001fff }
		,{ RED_SS1_CFG_MCAST2 , RED_SS_CFG_MCAST2_DEF,0x00001fff }
		,{ RED_SS2_CFG_MCAST2 , RED_SS_CFG_MCAST2_DEF,0x00001fff }
		,{ RED_SS3_CFG_MCAST2 , RED_SS_CFG_MCAST2_DEF,0x00001fff }
		,{ RED_HI0_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI0_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI0_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI1_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI2_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI3_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI4_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI5_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI6_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI7_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_NI0_CFG_PAUSE_TIME_UNIT , RED_NI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_NI1_CFG_PAUSE_TIME_UNIT , RED_NI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_NI2_CFG_PAUSE_TIME_UNIT , RED_NI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_NI3_CFG_PAUSE_TIME_UNIT , RED_NI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_BI0_CFG_EG_NSPI_TIMER , RED_BI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR31 , RED_BI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_BI0_FWD_VECTOR4 , RED_BI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_BI0_FCOE_TX_COS_MAP + 0, RED_BI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_BI0_FCOE_TX_COS_MAP + 1, RED_BI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_NI0_MAC_CFG_EXT , RED_NI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_NI1_MAC_CFG_EXT , RED_NI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_NI2_MAC_CFG_EXT , RED_NI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_NI3_MAC_CFG_EXT , RED_NI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_MISC_GPIO_DATA_OUT , RED_MISC_GPIO_DATA_OUT_DEF,0x00ffffff }
		,{ RED_NI0_CFG_DEBUG_PORT , RED_NI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_NI1_CFG_DEBUG_PORT , RED_NI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_NI2_CFG_DEBUG_PORT , RED_NI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_NI3_CFG_DEBUG_PORT , RED_NI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_BI0_CFG_PAUSE_7_TIME , RED_BI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_SS0_CFG_FRH1_INFO2 , RED_SS_CFG_FRH1_INFO2_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH1_INFO2 , RED_SS_CFG_FRH1_INFO2_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH1_INFO2 , RED_SS_CFG_FRH1_INFO2_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH1_INFO2 , RED_SS_CFG_FRH1_INFO2_DEF,0x01ffffff }
		,{ RED_MISC_CFG_JPC , RED_MISC_CFG_JPC_DEF,0x000003ff }
		,{ RED_BI0_CFG_PAUSE_FRAC_TIME , RED_BI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_BI0_FWD_VECTOR26 , RED_BI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_BI0_CFG_PAUSE_4_TIME , RED_BI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI0_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI1_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI2_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI3_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI4_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI5_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI6_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI7_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_NI0_MAC_EXT_LPBK , RED_NI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_NI1_MAC_EXT_LPBK , RED_NI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_NI2_MAC_EXT_LPBK , RED_NI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_NI3_MAC_EXT_LPBK , RED_NI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_NI0_CFG_RMA_SA_LO , RED_NI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_NI1_CFG_RMA_SA_LO , RED_NI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_NI2_CFG_RMA_SA_LO , RED_NI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_NI3_CFG_RMA_SA_LO , RED_NI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_BI0_FWD_VECTOR16 , RED_BI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_BI0_RX_VIF_MAX , RED_BI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_SS0_CFG_GLB_PAUSE0 , RED_SS_CFG_GLB_PAUSE0_DEF,0x00ffffff }
		,{ RED_SS1_CFG_GLB_PAUSE0 , RED_SS_CFG_GLB_PAUSE0_DEF,0x00ffffff }
		,{ RED_SS2_CFG_GLB_PAUSE0 , RED_SS_CFG_GLB_PAUSE0_DEF,0x00ffffff }
		,{ RED_SS3_CFG_GLB_PAUSE0 , RED_SS_CFG_GLB_PAUSE0_DEF,0x00ffffff }
		,{ RED_HI0_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI1_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI2_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI3_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI4_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI5_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI6_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI7_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
//		,{ RED_HI0_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
//		,{ RED_HI1_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
//		,{ RED_HI2_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
//		,{ RED_HI3_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
//		,{ RED_HI4_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
//		,{ RED_HI5_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
//		,{ RED_HI6_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
//		,{ RED_HI7_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
		,{ RED_CI0_CFG_ETH_TYPE_CMD , RED_CI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_NI0_HIF3_FWD_RANGE , RED_NI_HIF3_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF3_FWD_RANGE , RED_NI_HIF3_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF3_FWD_RANGE , RED_NI_HIF3_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF3_FWD_RANGE , RED_NI_HIF3_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_BI0_GBE_CFG_RMA_SA_LO , RED_BI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI0_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI1_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI2_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI3_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI4_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI5_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI6_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI7_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI0_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI1_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI2_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI3_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI4_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI5_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI6_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI7_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI0_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI1_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI2_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI3_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI4_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI5_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI6_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI7_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
//		,{ RED_HI0_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_HI0_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
//		,{ RED_HI1_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_HI1_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
//		,{ RED_HI2_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_HI2_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
//		,{ RED_HI3_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_HI3_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
//		,{ RED_HI4_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_HI4_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
//		,{ RED_HI5_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_HI5_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
//		,{ RED_HI6_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_HI6_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
//		,{ RED_HI7_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_HI7_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_CI0_GBE_CFG_RMA , RED_CI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_CI0_GBE_CFG_PAUSE_FC_LIMIT , RED_CI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI0_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI0_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI1_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI2_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI3_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI4_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI5_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI6_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI7_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_SS0_CFG_GLB_PAUSE1 , RED_SS_CFG_GLB_PAUSE1_DEF,0x00ffffff }
		,{ RED_SS1_CFG_GLB_PAUSE1 , RED_SS_CFG_GLB_PAUSE1_DEF,0x00ffffff }
		,{ RED_SS2_CFG_GLB_PAUSE1 , RED_SS_CFG_GLB_PAUSE1_DEF,0x00ffffff }
		,{ RED_SS3_CFG_GLB_PAUSE1 , RED_SS_CFG_GLB_PAUSE1_DEF,0x00ffffff }
		,{ RED_NI0_PKT_LPBK , RED_NI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_NI1_PKT_LPBK , RED_NI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_NI2_PKT_LPBK , RED_NI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_NI3_PKT_LPBK , RED_NI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI0_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_NI0_MAC_PAUSE_QUANT , RED_NI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_NI1_MAC_PAUSE_QUANT , RED_NI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_NI2_MAC_PAUSE_QUANT , RED_NI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_NI3_MAC_PAUSE_QUANT , RED_NI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_SS0_CFG_WR_PORT3 , RED_SS_CFG_WR_PORT3_DEF,0x001fffff }
		,{ RED_SS1_CFG_WR_PORT3 , RED_SS_CFG_WR_PORT3_DEF,0x001fffff }
		,{ RED_SS2_CFG_WR_PORT3 , RED_SS_CFG_WR_PORT3_DEF,0x001fffff }
		,{ RED_SS3_CFG_WR_PORT3 , RED_SS_CFG_WR_PORT3_DEF,0x001fffff }
		,{ RED_HI0_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI1_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI2_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI3_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI4_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI5_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI6_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI7_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI0_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI1_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI2_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI3_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI4_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI5_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI6_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI7_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI0_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI1_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI2_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI3_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI4_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI5_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI6_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI7_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_NI0_MAC_RX_SECTION , RED_NI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_NI1_MAC_RX_SECTION , RED_NI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_NI2_MAC_RX_SECTION , RED_NI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_NI3_MAC_RX_SECTION , RED_NI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI0_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI0_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI1_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI2_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI3_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI4_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI5_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI6_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI7_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_CI0_GBE_CFG_RMA_FC_DA_LO , RED_CI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_NI0_FLOW_CONTROL_COS2Q_MAP , RED_NI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI1_FLOW_CONTROL_COS2Q_MAP , RED_NI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI2_FLOW_CONTROL_COS2Q_MAP , RED_NI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI3_FLOW_CONTROL_COS2Q_MAP , RED_NI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_BI0_FWD_VECTOR14 , RED_BI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_CI0_FCOE_QTAG_TX , RED_CI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI0_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI1_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI2_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI3_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI4_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI5_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI6_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI7_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI0_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI0_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI1_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI2_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI3_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI4_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI5_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI6_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI7_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI0_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI1_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI2_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI3_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI4_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI5_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI6_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI7_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI0_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_BI0_CFG_ETH_TYPE_VNTAG , RED_BI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_BI0_CFG_PAUSE_FC_LIMIT , RED_BI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_BI0_FLOW_CONTROL_COS2Q_MAP , RED_BI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_SS0_CFG_CLASS_MAX3 , RED_SS_CFG_CLASS_MAX3_DEF,0x7f7f7f7f }
		,{ RED_SS1_CFG_CLASS_MAX3 , RED_SS_CFG_CLASS_MAX3_DEF,0x7f7f7f7f }
		,{ RED_SS2_CFG_CLASS_MAX3 , RED_SS_CFG_CLASS_MAX3_DEF,0x7f7f7f7f }
		,{ RED_SS3_CFG_CLASS_MAX3 , RED_SS_CFG_CLASS_MAX3_DEF,0x7f7f7f7f }
		,{ RED_CI0_FCOE_RX_DEFAULT_VNTAG , RED_CI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_SS0_CFG_MCAST3 , RED_SS_CFG_MCAST3_DEF,0x00001fff }
		,{ RED_SS1_CFG_MCAST3 , RED_SS_CFG_MCAST3_DEF,0x00001fff }
		,{ RED_SS2_CFG_MCAST3 , RED_SS_CFG_MCAST3_DEF,0x00001fff }
		,{ RED_SS3_CFG_MCAST3 , RED_SS_CFG_MCAST3_DEF,0x00001fff }
		,{ RED_HI0_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_CI0_CFG_EG_NSPI_TIMER , RED_CI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR24 , RED_BI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_NI0_MAC_FRM_LENGTH_MAX , RED_NI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_NI1_MAC_FRM_LENGTH_MAX , RED_NI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_NI2_MAC_FRM_LENGTH_MAX , RED_NI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_NI3_MAC_FRM_LENGTH_MAX , RED_NI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_BI0_CFG_PAUSE , RED_BI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_BI0_FWD_VECTOR25 , RED_BI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_NI0_PORT_CFG , RED_NI_PORT_CFG_DEF,0x0000001f }
		,{ RED_NI1_PORT_CFG , RED_NI_PORT_CFG_DEF,0x0000001f }
		,{ RED_NI2_PORT_CFG , RED_NI_PORT_CFG_DEF,0x0000001f }
		,{ RED_NI3_PORT_CFG , RED_NI_PORT_CFG_DEF,0x0000001f }
		,{ RED_NI0_MAC_ADDR_HI , RED_NI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_NI1_MAC_ADDR_HI , RED_NI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_NI2_MAC_ADDR_HI , RED_NI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_NI3_MAC_ADDR_HI , RED_NI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_CI0_CFG_DEBUG , RED_CI_CFG_DEBUG_DEF,0x00000fff }
		,{ RED_BI0_FWD_VECTOR15 , RED_BI_FWD_VECTOR15_DEF,0x77777777 }
//		,{ RED_NI0_MAC_USER_PAUSE_MCAST_HI , RED_NI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
//		,{ RED_NI1_MAC_USER_PAUSE_MCAST_HI , RED_NI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
//		,{ RED_NI2_MAC_USER_PAUSE_MCAST_HI , RED_NI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
//		,{ RED_NI3_MAC_USER_PAUSE_MCAST_HI , RED_NI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR7 , RED_BI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI0_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI0_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI1_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI2_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI3_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI4_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI5_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI6_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI7_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_BI0_CFG_CODE_PAUSE_SUB , RED_BI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_NI0_HIF2_FWD_RANGE , RED_NI_HIF2_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF2_FWD_RANGE , RED_NI_HIF2_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF2_FWD_RANGE , RED_NI_HIF2_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF2_FWD_RANGE , RED_NI_HIF2_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_SS0_CFG_RDCH4 , RED_SS_CFG_RDCH4_DEF,0x000000ff }
		,{ RED_SS1_CFG_RDCH4 , RED_SS_CFG_RDCH4_DEF,0x000000ff }
		,{ RED_SS2_CFG_RDCH4 , RED_SS_CFG_RDCH4_DEF,0x000000ff }
		,{ RED_SS3_CFG_RDCH4 , RED_SS_CFG_RDCH4_DEF,0x000000ff }
		,{ RED_SS0_CFG_FRH0_INFO3 , RED_SS_CFG_FRH0_INFO3_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH0_INFO3 , RED_SS_CFG_FRH0_INFO3_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH0_INFO3 , RED_SS_CFG_FRH0_INFO3_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH0_INFO3 , RED_SS_CFG_FRH0_INFO3_DEF,0x01ffffff }
		,{ RED_BI0_CFG_BI_VERSION , RED_BI_CFG_BI_VERSION_DEF,0xffffffff }
		,{ RED_BI0_CFG_ETH_TYPE_CMTAG , RED_BI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI0_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI1_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI2_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI3_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI4_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI5_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI6_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI7_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_BI0_NON_FCOE_TX_DEFAULT_VNTAG , RED_BI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_NI0_HIF1_FWD_RANGE , RED_NI_HIF1_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF1_FWD_RANGE , RED_NI_HIF1_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF1_FWD_RANGE , RED_NI_HIF1_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF1_FWD_RANGE , RED_NI_HIF1_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI0_MAC_CFG + 0, RED_NI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_NI0_MAC_CFG + 1, RED_NI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_NI1_MAC_CFG + 0, RED_NI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_NI1_MAC_CFG + 1, RED_NI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_NI2_MAC_CFG + 0, RED_NI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_NI2_MAC_CFG + 1, RED_NI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_NI3_MAC_CFG + 0, RED_NI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_NI3_MAC_CFG + 1, RED_NI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_SS0_CFG_FRH3_INFO0 , RED_SS_CFG_FRH3_INFO0_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH3_INFO0 , RED_SS_CFG_FRH3_INFO0_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH3_INFO0 , RED_SS_CFG_FRH3_INFO0_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH3_INFO0 , RED_SS_CFG_FRH3_INFO0_DEF,0x01ffffff }
		,{ RED_NI0_CFG_PAUSE_7_TIME , RED_NI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_7_TIME , RED_NI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_7_TIME , RED_NI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_7_TIME , RED_NI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_CI0_FCOE_RX_COS_MAP + 0, RED_CI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_CI0_FCOE_RX_COS_MAP + 1, RED_CI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_CFG_DEBUG , RED_BI_CFG_DEBUG_DEF,0x0000007f }
		,{ RED_HI0_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI1_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI2_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI3_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI4_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI5_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI6_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI7_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI0_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_NI0_HIF4_FWD_RANGE , RED_NI_HIF4_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF4_FWD_RANGE , RED_NI_HIF4_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF4_FWD_RANGE , RED_NI_HIF4_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF4_FWD_RANGE , RED_NI_HIF4_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_SS0_CFG_BULK_MEMIF , RED_SS_CFG_BULK_MEMIF_DEF,0x000fffff }
		,{ RED_SS1_CFG_BULK_MEMIF , RED_SS_CFG_BULK_MEMIF_DEF,0x000fffff }
		,{ RED_SS2_CFG_BULK_MEMIF , RED_SS_CFG_BULK_MEMIF_DEF,0x000fffff }
		,{ RED_SS3_CFG_BULK_MEMIF , RED_SS_CFG_BULK_MEMIF_DEF,0x000fffff }
		,{ RED_NI0_CFG_PAUSE_5_TIME , RED_NI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_5_TIME , RED_NI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_5_TIME , RED_NI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_5_TIME , RED_NI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_SS0_CFG_FRH3_INFO4 , RED_SS_CFG_FRH3_INFO4_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH3_INFO4 , RED_SS_CFG_FRH3_INFO4_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH3_INFO4 , RED_SS_CFG_FRH3_INFO4_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH3_INFO4 , RED_SS_CFG_FRH3_INFO4_DEF,0x01ffffff }
		,{ RED_SS0_CFG_MCAST0 , RED_SS_CFG_MCAST0_DEF,0x00001fff }
		,{ RED_SS1_CFG_MCAST0 , RED_SS_CFG_MCAST0_DEF,0x00001fff }
		,{ RED_SS2_CFG_MCAST0 , RED_SS_CFG_MCAST0_DEF,0x00001fff }
		,{ RED_SS3_CFG_MCAST0 , RED_SS_CFG_MCAST0_DEF,0x00001fff }
		,{ RED_HI0_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_NI0_IGNORE_RX_SIG_STRENGTH , RED_NI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_NI1_IGNORE_RX_SIG_STRENGTH , RED_NI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_NI2_IGNORE_RX_SIG_STRENGTH , RED_NI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_NI3_IGNORE_RX_SIG_STRENGTH , RED_NI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_CI0_GBE_CFG_MII_MDC_PERIOD , RED_CI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_BI0_CFG_PAUSE_CFC_OPCODE , RED_BI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI0_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI1_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI2_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI3_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI4_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI5_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI6_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI7_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_BI0_PORT_CFG , RED_BI_PORT_CFG_DEF,0x00000fff }
		,{ RED_BI0_FLOW_CONTROL_Q2COS_MAP , RED_BI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI0_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_CI0_GBE_CFG_PAUSE_1_TIME , RED_CI_GBE_CFG_PAUSE_1_TIME_DEF,0x0000ffff }
		,{ RED_CI0_NON_FCOE_QTAG_TX , RED_CI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI0_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI1_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI2_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI3_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI4_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI5_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI6_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI7_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_CI0_FCOE_TX_COS_MAP + 0, RED_CI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_CI0_FCOE_TX_COS_MAP + 1, RED_CI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI0_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI1_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI2_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI3_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI4_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI5_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI6_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI7_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_CI0_CFG_ETH_TYPE_CMTAG , RED_CI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_NI0_CFG_MAX_CMD_SIZE , RED_NI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_NI1_CFG_MAX_CMD_SIZE , RED_NI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_NI2_CFG_MAX_CMD_SIZE , RED_NI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_NI3_CFG_MAX_CMD_SIZE , RED_NI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_BI0_FWD_VECTOR17 , RED_BI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_BI0_GBE_CFG_PAUSE_TIME , RED_BI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_BI0_CFG_MIN_PKT_SIZE_TO_PAD , RED_BI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_BI0_CFG_RMA_SA_LO , RED_BI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_CI0_GBE_CFG_MAC , RED_CI_GBE_CFG_MAC_DEF,0x000003ff }
		,{ RED_BI0_FWD_VECTOR2 , RED_BI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_SS0_CFG_MCAST4 , RED_SS_CFG_MCAST4_DEF,0x00001fff }
		,{ RED_SS1_CFG_MCAST4 , RED_SS_CFG_MCAST4_DEF,0x00001fff }
		,{ RED_SS2_CFG_MCAST4 , RED_SS_CFG_MCAST4_DEF,0x00001fff }
		,{ RED_SS3_CFG_MCAST4 , RED_SS_CFG_MCAST4_DEF,0x00001fff }
		,{ RED_SS0_CFG_FC , RED_SS_CFG_FC_DEF,0x00007fff }
		,{ RED_SS1_CFG_FC , RED_SS_CFG_FC_DEF,0x00007fff }
		,{ RED_SS2_CFG_FC , RED_SS_CFG_FC_DEF,0x00007fff }
		,{ RED_SS3_CFG_FC , RED_SS_CFG_FC_DEF,0x00007fff }
		,{ RED_HI0_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI1_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI2_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI3_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI4_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI5_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI6_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI7_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_NI0_CFG_CODE_PAUSE_SUB , RED_NI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_NI1_CFG_CODE_PAUSE_SUB , RED_NI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_NI2_CFG_CODE_PAUSE_SUB , RED_NI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_NI3_CFG_CODE_PAUSE_SUB , RED_NI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI0_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI1_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI2_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI3_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI4_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI5_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI6_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI7_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_MISC_GPIO_DATA_OE , RED_MISC_GPIO_DATA_OE_DEF,0x00ffffff }
		,{ RED_BI0_FWD_VECTOR28 , RED_BI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_SS0_CFG_GLB_PAUSE2 , RED_SS_CFG_GLB_PAUSE2_DEF,0x00ffffff }
		,{ RED_SS1_CFG_GLB_PAUSE2 , RED_SS_CFG_GLB_PAUSE2_DEF,0x00ffffff }
		,{ RED_SS2_CFG_GLB_PAUSE2 , RED_SS_CFG_GLB_PAUSE2_DEF,0x00ffffff }
		,{ RED_SS3_CFG_GLB_PAUSE2 , RED_SS_CFG_GLB_PAUSE2_DEF,0x00ffffff }
		,{ RED_SS0_CFG_FRH1_INFO0 , RED_SS_CFG_FRH1_INFO0_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH1_INFO0 , RED_SS_CFG_FRH1_INFO0_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH1_INFO0 , RED_SS_CFG_FRH1_INFO0_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH1_INFO0 , RED_SS_CFG_FRH1_INFO0_DEF,0x01ffffff }
		,{ RED_CI0_FLOW_CONTROL_Q2COS_MAP , RED_CI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI0_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_BI0_RX_VIF_MIN , RED_BI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_MISC_MISC_VERSION , RED_MISC_MISC_VERSION_DEF,0xffffffff }
		,{ RED_CI0_GBE_CFG_MII_MDIO , RED_CI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI0_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI1_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI2_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI3_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI4_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI5_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI6_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI7_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_BI0_CFG_ETHERCHANNEL , RED_BI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_CI0_TX_VIF_OFFSET , RED_CI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI0_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI0_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI1_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI1_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI2_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI2_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI3_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI3_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI4_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI4_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI5_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI5_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI6_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI6_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI7_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI7_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_CI0_CLASS_XOFF , RED_CI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_BI0_FCOE_RX_COS_MAP + 0, RED_BI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_BI0_FCOE_RX_COS_MAP + 1, RED_BI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_CLASS_XOFF , RED_BI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_BI0_FCOE_TX_DEFAULT_VNTAG , RED_BI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_BI0_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_BI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI0_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI1_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI2_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI3_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI4_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI5_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI6_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI7_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_NI0_NON_FCOE_QTAG_RX , RED_NI_NON_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI1_NON_FCOE_QTAG_RX , RED_NI_NON_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI2_NON_FCOE_QTAG_RX , RED_NI_NON_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI3_NON_FCOE_QTAG_RX , RED_NI_NON_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_HI0_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_CI0_CFG_SPARE , RED_CI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI0_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI0_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI1_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI2_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI3_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI4_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI5_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI6_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI7_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_CI0_CFG_ETH_TYPE_VNTAG , RED_CI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_SS0_CFG_WR_PORT1 , RED_SS_CFG_WR_PORT1_DEF,0x001fffff }
		,{ RED_SS1_CFG_WR_PORT1 , RED_SS_CFG_WR_PORT1_DEF,0x001fffff }
		,{ RED_SS2_CFG_WR_PORT1 , RED_SS_CFG_WR_PORT1_DEF,0x001fffff }
		,{ RED_SS3_CFG_WR_PORT1 , RED_SS_CFG_WR_PORT1_DEF,0x001fffff }
		,{ RED_BI0_GBE_CFG_TX_FLUSH_EN , RED_BI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI0_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_SS0_CFG_FRH3_INFO1 , RED_SS_CFG_FRH3_INFO1_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH3_INFO1 , RED_SS_CFG_FRH3_INFO1_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH3_INFO1 , RED_SS_CFG_FRH3_INFO1_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH3_INFO1 , RED_SS_CFG_FRH3_INFO1_DEF,0x01ffffff }
		,{ RED_CI0_TX_VIF_MAX , RED_CI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI0_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI0_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 0, RED_BI_MYMAC_00_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 1, RED_BI_MYMAC_01_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 2, RED_BI_MYMAC_02_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 3, RED_BI_MYMAC_03_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 4, RED_BI_MYMAC_04_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 5, RED_BI_MYMAC_05_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 6, RED_BI_MYMAC_06_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 7, RED_BI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI0_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI1_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI2_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI3_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI4_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI5_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI6_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI7_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI0_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI1_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI2_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI3_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI4_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI5_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI6_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI7_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_CI0_RX_VIF_OFFSET , RED_CI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_BI0_GBE_CFG_MII_MDIO , RED_BI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI0_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI1_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI2_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI3_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI4_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI5_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI6_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI7_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI0_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI1_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI2_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI3_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI4_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI5_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI6_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI7_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_BI0_GBE_CFG_PAUSE_FC_LIMIT , RED_BI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_BI0_CFG_MAX_CMD_SIZE , RED_BI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI0_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_CI0_GBE_CFG_PAUSE_6_TIME , RED_CI_GBE_CFG_PAUSE_6_TIME_DEF,0x0000ffff }
		,{ RED_SS0_CFG_MCAST1 , RED_SS_CFG_MCAST1_DEF,0x00001fff }
		,{ RED_SS1_CFG_MCAST1 , RED_SS_CFG_MCAST1_DEF,0x00001fff }
		,{ RED_SS2_CFG_MCAST1 , RED_SS_CFG_MCAST1_DEF,0x00001fff }
		,{ RED_SS3_CFG_MCAST1 , RED_SS_CFG_MCAST1_DEF,0x00001fff }
		,{ RED_HI0_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI1_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI2_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI3_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI4_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI5_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI6_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI7_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_BI0_FWD_VECTOR5 , RED_BI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_BI0_NON_FCOE_TX_COS_MAP + 0, RED_BI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_BI0_NON_FCOE_TX_COS_MAP + 1, RED_BI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH1_INFO1 , RED_SS_CFG_FRH1_INFO1_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH1_INFO1 , RED_SS_CFG_FRH1_INFO1_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH1_INFO1 , RED_SS_CFG_FRH1_INFO1_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH1_INFO1 , RED_SS_CFG_FRH1_INFO1_DEF,0x01ffffff }
		,{ RED_HI0_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI1_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI2_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI3_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI4_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI5_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI6_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI7_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_CI0_GBE_CFG_RMA_SA_HI , RED_CI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI0_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI1_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI2_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI3_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI4_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI5_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI6_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI7_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_MISC_CFG_PAD + 0, RED_MISC_CFG_PAD_00_DEF,0xffffffff }
		,{ RED_MISC_CFG_PAD + 1, RED_MISC_CFG_PAD_01_DEF,0x00000fff }
		,{ RED_HI0_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_BI0_FWD_VECTOR18 , RED_BI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI0_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI1_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI2_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI3_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI4_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI5_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI6_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI7_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_NF_CFG_MCST_MEMIF , RED_NF_CFG_MCST_MEMIF_DEF,0x0007ffff }
		,{ RED_BI0_CFG_PAUSE_1_TIME , RED_BI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI0_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI1_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI2_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI3_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI4_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI5_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI6_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI7_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI0_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_CI0_GBE_CFG_PAUSE_5_TIME , RED_CI_GBE_CFG_PAUSE_5_TIME_DEF,0x0000ffff }
		,{ RED_MISC_TEST__EFUSE , RED_MISC_TEST__EFUSE_DEF,0x00000001 }
		,{ RED_SS0_CFG_GLB_PAUSE3 , RED_SS_CFG_GLB_PAUSE3_DEF,0x00ffffff }
		,{ RED_SS1_CFG_GLB_PAUSE3 , RED_SS_CFG_GLB_PAUSE3_DEF,0x00ffffff }
		,{ RED_SS2_CFG_GLB_PAUSE3 , RED_SS_CFG_GLB_PAUSE3_DEF,0x00ffffff }
		,{ RED_SS3_CFG_GLB_PAUSE3 , RED_SS_CFG_GLB_PAUSE3_DEF,0x00ffffff }
		,{ RED_BI0_CFG_ETH_TYPE_CMD , RED_BI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_CI0_GBE_CFG_PAUSE_4_TIME , RED_CI_GBE_CFG_PAUSE_4_TIME_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR27 , RED_BI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_SS0_CFG_CLASS_MAX4 , RED_SS_CFG_CLASS_MAX4_DEF,0x7f7f7f7f }
		,{ RED_SS1_CFG_CLASS_MAX4 , RED_SS_CFG_CLASS_MAX4_DEF,0x7f7f7f7f }
		,{ RED_SS2_CFG_CLASS_MAX4 , RED_SS_CFG_CLASS_MAX4_DEF,0x7f7f7f7f }
		,{ RED_SS3_CFG_CLASS_MAX4 , RED_SS_CFG_CLASS_MAX4_DEF,0x7f7f7f7f }
		,{ RED_HI0_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_CI0_FCOE_QTAG_RX , RED_CI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_BI0_GBE_CFG_MAC , RED_BI_GBE_CFG_MAC_DEF,0x000003ff }
		,{ RED_NI0_CFG_ETH_TYPE_STAG , RED_NI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_NI1_CFG_ETH_TYPE_STAG , RED_NI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_NI2_CFG_ETH_TYPE_STAG , RED_NI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_NI3_CFG_ETH_TYPE_STAG , RED_NI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_SS0_CFG_RDCH2 , RED_SS_CFG_RDCH2_DEF,0x000000ff }
		,{ RED_SS1_CFG_RDCH2 , RED_SS_CFG_RDCH2_DEF,0x000000ff }
		,{ RED_SS2_CFG_RDCH2 , RED_SS_CFG_RDCH2_DEF,0x000000ff }
		,{ RED_SS3_CFG_RDCH2 , RED_SS_CFG_RDCH2_DEF,0x000000ff }
		,{ RED_NI0_CFG_PAUSE_3_TIME , RED_NI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_3_TIME , RED_NI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_3_TIME , RED_NI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_3_TIME , RED_NI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI0_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI1_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI2_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI3_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI4_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI5_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI6_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI7_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_CI0_GBE_CFG , RED_CI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI0_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI1_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI2_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI3_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI4_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI5_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI6_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI7_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_BI0_RX_VIF_OFFSET , RED_BI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI0_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI1_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI2_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI3_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI4_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI5_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI6_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI7_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI0_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_BI0_GBE_CFG_RMA_FC_DA_LO , RED_BI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI0_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_CI0_NON_FCOE_TX_COS_MAP + 0, RED_CI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_CI0_NON_FCOE_TX_COS_MAP + 1, RED_CI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_NF_CFG_REG1 , RED_NF_CFG_REG1_DEF,0x037ff7ff }
		,{ RED_CI0_CFG_MAX_CMD_SIZE , RED_CI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_SS0_CFG_CNTL_MEMIF , RED_SS_CFG_CNTL_MEMIF_DEF,0x000fffff }
		,{ RED_SS1_CFG_CNTL_MEMIF , RED_SS_CFG_CNTL_MEMIF_DEF,0x000fffff }
		,{ RED_SS2_CFG_CNTL_MEMIF , RED_SS_CFG_CNTL_MEMIF_DEF,0x000fffff }
		,{ RED_SS3_CFG_CNTL_MEMIF , RED_SS_CFG_CNTL_MEMIF_DEF,0x000fffff }
		,{ RED_SS0_CFG_FRH0_INFO1 , RED_SS_CFG_FRH0_INFO1_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH0_INFO1 , RED_SS_CFG_FRH0_INFO1_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH0_INFO1 , RED_SS_CFG_FRH0_INFO1_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH0_INFO1 , RED_SS_CFG_FRH0_INFO1_DEF,0x01ffffff }
		,{ RED_HI0_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI1_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI2_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI3_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI4_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI5_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI6_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI7_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_BI0_FCOE_QTAG_RX , RED_BI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_BI0_GBE_CFG_PAUSE_CFC_OPCODE , RED_BI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI0_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI1_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI2_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI3_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI4_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI5_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI6_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI7_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI0_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_NI0_CFG_PAUSE_2_TIME , RED_NI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_2_TIME , RED_NI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_2_TIME , RED_NI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_2_TIME , RED_NI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_NI0_CFG_RMA_SA_HI , RED_NI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_NI1_CFG_RMA_SA_HI , RED_NI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_NI2_CFG_RMA_SA_HI , RED_NI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_NI3_CFG_RMA_SA_HI , RED_NI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_BI0_CFG , RED_BI_CFG_DEF,0x00000001 }
		,{ RED_CI0_RX_VIF_MAX , RED_CI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_BI0_CFG_ETH_TYPE_FCOE , RED_BI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_SS0_CFG_REQ_TO , RED_SS_CFG_REQ_TO_DEF,0x000003ff }
		,{ RED_SS1_CFG_REQ_TO , RED_SS_CFG_REQ_TO_DEF,0x000003ff }
		,{ RED_SS2_CFG_REQ_TO , RED_SS_CFG_REQ_TO_DEF,0x000003ff }
		,{ RED_SS3_CFG_REQ_TO , RED_SS_CFG_REQ_TO_DEF,0x000003ff }
		,{ RED_BI0_FWD_VECTOR0 , RED_BI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI0_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_BI0_TX_VIF_MIN , RED_BI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_NI0_CFG_ETH_TYPE_CMTAG , RED_NI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_NI1_CFG_ETH_TYPE_CMTAG , RED_NI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_NI2_CFG_ETH_TYPE_CMTAG , RED_NI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_NI3_CFG_ETH_TYPE_CMTAG , RED_NI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_CI0_RX_VIF_MIN , RED_CI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_NI0_FLOW_CONTROL_Q2COS_MAP , RED_NI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_NI1_FLOW_CONTROL_Q2COS_MAP , RED_NI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_NI2_FLOW_CONTROL_Q2COS_MAP , RED_NI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_NI3_FLOW_CONTROL_Q2COS_MAP , RED_NI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_BI0_GBE_CFG_MII , RED_BI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI0_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI0_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI1_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI2_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI3_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI4_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI5_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI6_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI7_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_CI0_GBE_CFG_RX , RED_CI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_CI0_GBE_CFG_PAUSE_2_TIME , RED_CI_GBE_CFG_PAUSE_2_TIME_DEF,0x0000ffff }
		,{ RED_BI0_CFG_PAUSE_6_TIME , RED_BI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_BI0_NON_FCOE_QTAG_TX , RED_BI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_BI0_FWD_VECTOR9 , RED_BI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI0_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI1_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI2_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI3_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI4_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI5_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI6_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI7_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI0_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI1_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI2_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI3_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI4_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI5_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI6_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI7_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI0_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI0_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_BI0_GBE_CFG_RMA_SA_HI , RED_BI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR21 , RED_BI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_NI0_MAC_DIAG , RED_NI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_NI1_MAC_DIAG , RED_NI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_NI2_MAC_DIAG , RED_NI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_NI3_MAC_DIAG , RED_NI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_BI0_FWD_VECTOR19 , RED_BI_FWD_VECTOR19_DEF,0x77777777 }
//		,{ RED_NI0_MAC_USER_PAUSE_MCAST_LO , RED_NI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
//		,{ RED_NI1_MAC_USER_PAUSE_MCAST_LO , RED_NI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
//		,{ RED_NI2_MAC_USER_PAUSE_MCAST_LO , RED_NI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
//		,{ RED_NI3_MAC_USER_PAUSE_MCAST_LO , RED_NI_MAC_USER_PAUSE_MCAST_LO_DEF,0xffffffff }
		,{ RED_NI0_CFG_ETH_TYPE_CMD , RED_NI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_NI1_CFG_ETH_TYPE_CMD , RED_NI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_NI2_CFG_ETH_TYPE_CMD , RED_NI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_NI3_CFG_ETH_TYPE_CMD , RED_NI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI0_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI1_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI2_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI3_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI4_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI5_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI6_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI7_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
//		,{ RED_NI0_MAC_USER_PAUSE + 0, RED_NI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_NI0_MAC_USER_PAUSE + 1, RED_NI_MAC_USER_PAUSE_01_DEF,0x00000003 }
//		,{ RED_NI1_MAC_USER_PAUSE + 0, RED_NI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_NI1_MAC_USER_PAUSE + 1, RED_NI_MAC_USER_PAUSE_01_DEF,0x00000003 }
//		,{ RED_NI2_MAC_USER_PAUSE + 0, RED_NI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_NI2_MAC_USER_PAUSE + 1, RED_NI_MAC_USER_PAUSE_01_DEF,0x00000003 }
//		,{ RED_NI3_MAC_USER_PAUSE + 0, RED_NI_MAC_USER_PAUSE_00_DEF,0xffffffff }
		,{ RED_NI3_MAC_USER_PAUSE + 1, RED_NI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_NF_CFG_DEBUG , RED_NF_CFG_DEBUG_DEF,0x0000001f }
		,{ RED_SS0_CFG_FRH3_INFO2 , RED_SS_CFG_FRH3_INFO2_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH3_INFO2 , RED_SS_CFG_FRH3_INFO2_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH3_INFO2 , RED_SS_CFG_FRH3_INFO2_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH3_INFO2 , RED_SS_CFG_FRH3_INFO2_DEF,0x01ffffff }
		,{ RED_BI0_TX_VIF_OFFSET , RED_BI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_CI0_GBE_CFG_PAUSE_CFC_OPCODE , RED_CI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI0_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI1_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI2_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI3_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI4_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI5_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI6_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI7_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_NI0_CFG_PAUSE_CFC_OPCODE , RED_NI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_NI1_CFG_PAUSE_CFC_OPCODE , RED_NI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_NI2_CFG_PAUSE_CFC_OPCODE , RED_NI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_NI3_CFG_PAUSE_CFC_OPCODE , RED_NI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_NI0_CFG_CODE_PAUSE , RED_NI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_NI1_CFG_CODE_PAUSE , RED_NI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_NI2_CFG_CODE_PAUSE , RED_NI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_NI3_CFG_CODE_PAUSE , RED_NI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_NI0_DROP_FWD_RANGE , RED_NI_DROP_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_DROP_FWD_RANGE , RED_NI_DROP_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_DROP_FWD_RANGE , RED_NI_DROP_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_DROP_FWD_RANGE , RED_NI_DROP_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI0_CFG_PAUSE_SAMPLE_TIMER , RED_NI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_NI1_CFG_PAUSE_SAMPLE_TIMER , RED_NI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_NI2_CFG_PAUSE_SAMPLE_TIMER , RED_NI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_NI3_CFG_PAUSE_SAMPLE_TIMER , RED_NI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_NI0_CFG_ETH_TYPE_VNTAG , RED_NI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_NI1_CFG_ETH_TYPE_VNTAG , RED_NI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_NI2_CFG_ETH_TYPE_VNTAG , RED_NI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_NI3_CFG_ETH_TYPE_VNTAG , RED_NI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_CI0_FLOW_CONTROL_COS2Q_MAP , RED_CI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_BI0_GBE_CFG_MII_MDC_PERIOD , RED_BI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_SS0_CFG_RESRC0 , RED_SS_CFG_RESRC0_DEF,0x000000ff }
		,{ RED_SS1_CFG_RESRC0 , RED_SS_CFG_RESRC0_DEF,0x000000ff }
		,{ RED_SS2_CFG_RESRC0 , RED_SS_CFG_RESRC0_DEF,0x000000ff }
		,{ RED_SS3_CFG_RESRC0 , RED_SS_CFG_RESRC0_DEF,0x000000ff }
		,{ RED_HI0_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI1_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI2_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI3_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI4_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI5_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI6_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI7_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_NI0_HIF5_FWD_RANGE , RED_NI_HIF5_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF5_FWD_RANGE , RED_NI_HIF5_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF5_FWD_RANGE , RED_NI_HIF5_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF5_FWD_RANGE , RED_NI_HIF5_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_HI0_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI1_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI2_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI3_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI4_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI5_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI6_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI7_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_BI0_GBE_CFG_RMA_FC_DA_HI , RED_BI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_BI0_CFG_PAUSE_5_TIME , RED_BI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI0_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI1_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI2_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI3_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI4_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI5_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI6_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI7_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_NI0_MAC_ADDR_LO , RED_NI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_NI1_MAC_ADDR_LO , RED_NI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_NI2_MAC_ADDR_LO , RED_NI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_NI3_MAC_ADDR_LO , RED_NI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_BI0_TX_VIF_MAX , RED_BI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_SS0_CFG_WR_PORT4 , RED_SS_CFG_WR_PORT4_DEF,0x001fffff }
		,{ RED_SS1_CFG_WR_PORT4 , RED_SS_CFG_WR_PORT4_DEF,0x001fffff }
		,{ RED_SS2_CFG_WR_PORT4 , RED_SS_CFG_WR_PORT4_DEF,0x001fffff }
		,{ RED_SS3_CFG_WR_PORT4 , RED_SS_CFG_WR_PORT4_DEF,0x001fffff }
		,{ RED_CI0_PORT_CFG , RED_CI_PORT_CFG_DEF,0x00003fff }
		,{ RED_HI0_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI1_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI2_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI3_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI4_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI5_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI6_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI7_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_SS0_CFG_RDCH3 , RED_SS_CFG_RDCH3_DEF,0x000000ff }
		,{ RED_SS1_CFG_RDCH3 , RED_SS_CFG_RDCH3_DEF,0x000000ff }
		,{ RED_SS2_CFG_RDCH3 , RED_SS_CFG_RDCH3_DEF,0x000000ff }
		,{ RED_SS3_CFG_RDCH3 , RED_SS_CFG_RDCH3_DEF,0x000000ff }
		,{ RED_HI0_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI0_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI1_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI2_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI3_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI4_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI5_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI6_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI7_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_NI0_CFG_PAUSE_4_TIME , RED_NI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_4_TIME , RED_NI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_4_TIME , RED_NI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_4_TIME , RED_NI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_SS0_CFG_RESRC1 , RED_SS_CFG_RESRC1_DEF,0x000000ff }
		,{ RED_SS1_CFG_RESRC1 , RED_SS_CFG_RESRC1_DEF,0x000000ff }
		,{ RED_SS2_CFG_RESRC1 , RED_SS_CFG_RESRC1_DEF,0x000000ff }
		,{ RED_SS3_CFG_RESRC1 , RED_SS_CFG_RESRC1_DEF,0x000000ff }
		,{ RED_CI0_GBE_CFG_PAUSE_0_TIME , RED_CI_GBE_CFG_PAUSE_0_TIME_DEF,0x0000ffff }
		,{ RED_HI0_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_CI0_NON_FCOE_RX_COS_MAP + 0, RED_CI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_CI0_NON_FCOE_RX_COS_MAP + 1, RED_CI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_FWD_VECTOR10 , RED_BI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_NI0_CFG_PAUSE_FRAC_TIME , RED_NI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_NI1_CFG_PAUSE_FRAC_TIME , RED_NI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_NI2_CFG_PAUSE_FRAC_TIME , RED_NI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_NI3_CFG_PAUSE_FRAC_TIME , RED_NI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_BI0_GBE_CFG_RX , RED_BI_GBE_CFG_RX_DEF,0x003fffff }
//		,{ RED_NI0_NI_VERSION , RED_NI_NI_VERSION_DEF,0xffffffff }
//		,{ RED_NI1_NI_VERSION , RED_NI_NI_VERSION_DEF,0xffffffff }
//		,{ RED_NI2_NI_VERSION , RED_NI_NI_VERSION_DEF,0xffffffff }
//		,{ RED_NI3_NI_VERSION , RED_NI_NI_VERSION_DEF,0xffffffff }
		,{ RED_NI0_CFG_ETH_TYPE_FCOE , RED_NI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_NI1_CFG_ETH_TYPE_FCOE , RED_NI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_NI2_CFG_ETH_TYPE_FCOE , RED_NI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_NI3_CFG_ETH_TYPE_FCOE , RED_NI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_NI0_MAC_TX_SECTION , RED_NI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_NI1_MAC_TX_SECTION , RED_NI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_NI2_MAC_TX_SECTION , RED_NI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_NI3_MAC_TX_SECTION , RED_NI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_NI0_FCOE_RX_DEFAULT_VNTAG , RED_NI_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI1_FCOE_RX_DEFAULT_VNTAG , RED_NI_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI2_FCOE_RX_DEFAULT_VNTAG , RED_NI_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI3_FCOE_RX_DEFAULT_VNTAG , RED_NI_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_MISC_MDIO_MDC_OE , RED_MISC_MDIO_MDC_OE_DEF,0x00000007 }
		,{ RED_BI0_NON_FCOE_RX_DEFAULT_VNTAG , RED_BI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_BI0_FWD_VECTOR8 , RED_BI_FWD_VECTOR8_DEF,0x77777777 }
//		,{ RED_HI0_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
//		,{ RED_HI1_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
//		,{ RED_HI2_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
//		,{ RED_HI3_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
//		,{ RED_HI4_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
//		,{ RED_HI5_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
//		,{ RED_HI6_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
//		,{ RED_HI7_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF,0x0000ffff }
		,{ RED_SS0_CFG_RESRC2 , RED_SS_CFG_RESRC2_DEF,0x000000ff }
		,{ RED_SS1_CFG_RESRC2 , RED_SS_CFG_RESRC2_DEF,0x000000ff }
		,{ RED_SS2_CFG_RESRC2 , RED_SS_CFG_RESRC2_DEF,0x000000ff }
		,{ RED_SS3_CFG_RESRC2 , RED_SS_CFG_RESRC2_DEF,0x000000ff }
		,{ RED_BI0_CFG_PAUSE_SAMPLE_TIMER , RED_BI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_BI0_FCOE_RX_DEFAULT_VNTAG , RED_BI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI0_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI1_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI2_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI3_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI4_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI5_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI6_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI7_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI0_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI0_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI1_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI2_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI3_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI4_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI5_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI6_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI7_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH2_INFO3 , RED_SS_CFG_FRH2_INFO3_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH2_INFO3 , RED_SS_CFG_FRH2_INFO3_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH2_INFO3 , RED_SS_CFG_FRH2_INFO3_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH2_INFO3 , RED_SS_CFG_FRH2_INFO3_DEF,0x01ffffff }
		,{ RED_HI0_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_SS0_CFG_RDCH0 , RED_SS_CFG_RDCH0_DEF,0x000000ff }
		,{ RED_SS1_CFG_RDCH0 , RED_SS_CFG_RDCH0_DEF,0x000000ff }
		,{ RED_SS2_CFG_RDCH0 , RED_SS_CFG_RDCH0_DEF,0x000000ff }
		,{ RED_SS3_CFG_RDCH0 , RED_SS_CFG_RDCH0_DEF,0x000000ff }
		,{ RED_CI0_GBE_CFG_TX_FLUSH_EN , RED_CI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_NI0_CFG_PAUSE_1_TIME , RED_NI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_1_TIME , RED_NI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_1_TIME , RED_NI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_1_TIME , RED_NI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_SS0_CFG_WR_PORT0 , RED_SS_CFG_WR_PORT0_DEF,0x001fffff }
		,{ RED_SS1_CFG_WR_PORT0 , RED_SS_CFG_WR_PORT0_DEF,0x001fffff }
		,{ RED_SS2_CFG_WR_PORT0 , RED_SS_CFG_WR_PORT0_DEF,0x001fffff }
		,{ RED_SS3_CFG_WR_PORT0 , RED_SS_CFG_WR_PORT0_DEF,0x001fffff }
		,{ RED_NF_CFG_REG0 , RED_NF_CFG_REG0_DEF,0x007ff7ff }
		,{ RED_HI0_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI1_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI2_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI3_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI4_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI5_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI6_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI7_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_NI0_CFG_PAUSE_FC_LIMIT , RED_NI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_NI1_CFG_PAUSE_FC_LIMIT , RED_NI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_NI2_CFG_PAUSE_FC_LIMIT , RED_NI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_NI3_CFG_PAUSE_FC_LIMIT , RED_NI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_CI0_CFG_CI_VERSION , RED_CI_CFG_CI_VERSION_DEF,0xffffffff }
		,{ RED_HI0_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI1_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI2_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI3_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI4_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI5_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI6_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI7_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI0_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI1_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI2_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI3_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI4_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI5_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI6_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI7_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_CI0_NON_FCOE_QTAG_RX , RED_CI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_NI0_HIF6_FWD_RANGE , RED_NI_HIF6_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF6_FWD_RANGE , RED_NI_HIF6_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF6_FWD_RANGE , RED_NI_HIF6_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF6_FWD_RANGE , RED_NI_HIF6_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI0_CFG_PAUSE_0_TIME , RED_NI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_0_TIME , RED_NI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_0_TIME , RED_NI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_0_TIME , RED_NI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_NI0_NON_FCOE_COS2Q_MAP , RED_NI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI1_NON_FCOE_COS2Q_MAP , RED_NI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI2_NON_FCOE_COS2Q_MAP , RED_NI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI3_NON_FCOE_COS2Q_MAP , RED_NI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_BI0_CFG_PAUSE_0_TIME , RED_BI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI0_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_BI0_NON_FCOE_COS2Q_MAP , RED_BI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_SS0_CFG_DEBUG , RED_SS_CFG_DEBUG_DEF,0x0000003f }
		,{ RED_SS1_CFG_DEBUG , RED_SS_CFG_DEBUG_DEF,0x0000003f }
		,{ RED_SS2_CFG_DEBUG , RED_SS_CFG_DEBUG_DEF,0x0000003f }
		,{ RED_SS3_CFG_DEBUG , RED_SS_CFG_DEBUG_DEF,0x0000003f }
		,{ RED_HI0_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_NI0_MDIO_MASTER , RED_NI_MDIO_MASTER_DEF,0x0001ffff }
		,{ RED_NI1_MDIO_MASTER , RED_NI_MDIO_MASTER_DEF,0x0001ffff }
		,{ RED_NI2_MDIO_MASTER , RED_NI_MDIO_MASTER_DEF,0x0001ffff }
		,{ RED_NI3_MDIO_MASTER , RED_NI_MDIO_MASTER_DEF,0x0001ffff }
		,{ RED_SS0_CFG_DDROP , RED_SS_CFG_DDROP_DEF,0x000fffff }
		,{ RED_SS1_CFG_DDROP , RED_SS_CFG_DDROP_DEF,0x000fffff }
		,{ RED_SS2_CFG_DDROP , RED_SS_CFG_DDROP_DEF,0x000fffff }
		,{ RED_SS3_CFG_DDROP , RED_SS_CFG_DDROP_DEF,0x000fffff }
		,{ RED_BI0_FWD_VECTOR30 , RED_BI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_BI0_CFG_RMA_SA_HI , RED_BI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI0_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI0_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_NI0_CIF_FWD_RANGE , RED_NI_CIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_CIF_FWD_RANGE , RED_NI_CIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_CIF_FWD_RANGE , RED_NI_CIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_CIF_FWD_RANGE , RED_NI_CIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_CI0_GBE_CFG_PAUSE_3_TIME , RED_CI_GBE_CFG_PAUSE_3_TIME_DEF,0x0000ffff }
//		,{ RED_HI0_HI_VERSION , RED_HI_HI_VERSION_DEF,0xffffffff }
//		,{ RED_HI1_HI_VERSION , RED_HI_HI_VERSION_DEF,0xffffffff }
//		,{ RED_HI2_HI_VERSION , RED_HI_HI_VERSION_DEF,0xffffffff }
//		,{ RED_HI3_HI_VERSION , RED_HI_HI_VERSION_DEF,0xffffffff }
//		,{ RED_HI4_HI_VERSION , RED_HI_HI_VERSION_DEF,0xffffffff }
//		,{ RED_HI5_HI_VERSION , RED_HI_HI_VERSION_DEF,0xffffffff }
//		,{ RED_HI6_HI_VERSION , RED_HI_HI_VERSION_DEF,0xffffffff }
//		,{ RED_HI7_HI_VERSION , RED_HI_HI_VERSION_DEF,0xffffffff }
		,{ RED_CI0_GBE_CFG_RMA_SA_LO , RED_CI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_BI0_HASH_CHANNEL1 , RED_BI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_SS0_CFG_CLASS_MAX2 , RED_SS_CFG_CLASS_MAX2_DEF,0x7f7f7f7f }
		,{ RED_SS1_CFG_CLASS_MAX2 , RED_SS_CFG_CLASS_MAX2_DEF,0x7f7f7f7f }
		,{ RED_SS2_CFG_CLASS_MAX2 , RED_SS_CFG_CLASS_MAX2_DEF,0x7f7f7f7f }
		,{ RED_SS3_CFG_CLASS_MAX2 , RED_SS_CFG_CLASS_MAX2_DEF,0x7f7f7f7f }
		,{ RED_MISC_CFG_DEBUG_PORT , RED_MISC_CFG_DEBUG_PORT_DEF,0x0000001f }
		,{ RED_NI0_CFG_PAUSE_6_TIME , RED_NI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_6_TIME , RED_NI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_6_TIME , RED_NI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_6_TIME , RED_NI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_CI0_CFG_ETH_TYPE_FCOE , RED_CI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI0_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI1_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI2_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI3_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI4_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI5_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI6_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI7_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI0_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI1_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI2_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI3_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI4_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI5_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI6_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI7_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_BI0_FWD_VECTOR11 , RED_BI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI0_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI1_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI2_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI3_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI4_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI5_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI6_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI7_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_SS0_CFG_FRM_TO , RED_SS_CFG_FRM_TO_DEF,0x000007ff }
		,{ RED_SS1_CFG_FRM_TO , RED_SS_CFG_FRM_TO_DEF,0x000007ff }
		,{ RED_SS2_CFG_FRM_TO , RED_SS_CFG_FRM_TO_DEF,0x000007ff }
		,{ RED_SS3_CFG_FRM_TO , RED_SS_CFG_FRM_TO_DEF,0x000007ff }
		,{ RED_HI0_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI1_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI2_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI3_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI4_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI5_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI6_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI7_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI0_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI1_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI2_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI3_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI4_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI5_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI6_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI7_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI0_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI1_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI2_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI3_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI4_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI5_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI6_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI7_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_SS0_CFG_FRH1_INFO4 , RED_SS_CFG_FRH1_INFO4_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH1_INFO4 , RED_SS_CFG_FRH1_INFO4_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH1_INFO4 , RED_SS_CFG_FRH1_INFO4_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH1_INFO4 , RED_SS_CFG_FRH1_INFO4_DEF,0x01ffffff }
		,{ RED_SS0_CFG_RESRC4 , RED_SS_CFG_RESRC4_DEF,0x000000ff }
		,{ RED_SS1_CFG_RESRC4 , RED_SS_CFG_RESRC4_DEF,0x000000ff }
		,{ RED_SS2_CFG_RESRC4 , RED_SS_CFG_RESRC4_DEF,0x000000ff }
		,{ RED_SS3_CFG_RESRC4 , RED_SS_CFG_RESRC4_DEF,0x000000ff }
		,{ RED_BI0_FCOE_QTAG_TX , RED_BI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI0_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI1_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI2_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI3_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI4_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI5_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI6_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI7_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_NI0_CFG_PAUSE , RED_NI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_NI1_CFG_PAUSE , RED_NI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_NI2_CFG_PAUSE , RED_NI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_NI3_CFG_PAUSE , RED_NI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_BI0_FWD_VECTOR3 , RED_BI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_BI0_GBE_CFG_RMA_FC , RED_BI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH0_INFO2 , RED_SS_CFG_FRH0_INFO2_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH0_INFO2 , RED_SS_CFG_FRH0_INFO2_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH0_INFO2 , RED_SS_CFG_FRH0_INFO2_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH0_INFO2 , RED_SS_CFG_FRH0_INFO2_DEF,0x01ffffff }
		,{ RED_CI0_GBE_CFG_PAUSE , RED_CI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_BI0_FWD_VECTOR23 , RED_BI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_MISC_CFG_AVAGO , RED_MISC_CFG_AVAGO_DEF,0x00000003 }
		,{ RED_HI0_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI1_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI2_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI3_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI4_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI5_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI6_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI7_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH2_INFO4 , RED_SS_CFG_FRH2_INFO4_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH2_INFO4 , RED_SS_CFG_FRH2_INFO4_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH2_INFO4 , RED_SS_CFG_FRH2_INFO4_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH2_INFO4 , RED_SS_CFG_FRH2_INFO4_DEF,0x01ffffff }
		,{ RED_CI0_GBE_CFG_RMA_FC_DA_HI , RED_CI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_MISC_CFG_I2C_DRV , RED_MISC_CFG_I2C_DRV_DEF,0xffffffff }
		,{ RED_HI0_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI0_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI1_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI1_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI2_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI2_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI3_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI3_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI4_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI4_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI5_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI5_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI6_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI6_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI7_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI7_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_FCOE_COS2Q_MAP , RED_BI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_CI0_GBE_CFG_TX_AN_CONFIG_WORD , RED_CI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_BI0_CFG_PAUSE_3_TIME , RED_BI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI0_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_BI0_CFG_PAUSE_TIME , RED_BI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI0_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI1_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI2_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI3_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI4_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI5_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI6_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI7_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_CI0_GBE_CFG_PAUSE_7_TIME , RED_CI_GBE_CFG_PAUSE_7_TIME_DEF,0x0000ffff }
		,{ RED_SS0_CFG_FRH2_INFO2 , RED_SS_CFG_FRH2_INFO2_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH2_INFO2 , RED_SS_CFG_FRH2_INFO2_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH2_INFO2 , RED_SS_CFG_FRH2_INFO2_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH2_INFO2 , RED_SS_CFG_FRH2_INFO2_DEF,0x01ffffff }
		,{ RED_NI0_HIF7_FWD_RANGE , RED_NI_HIF7_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF7_FWD_RANGE , RED_NI_HIF7_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF7_FWD_RANGE , RED_NI_HIF7_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF7_FWD_RANGE , RED_NI_HIF7_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_BI0_FWD_VECTOR6 , RED_BI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_SS0_CFG_STATS_CONF_SEL , RED_SS_CFG_STATS_CONF_SEL_DEF,0x000000ff }
		,{ RED_SS1_CFG_STATS_CONF_SEL , RED_SS_CFG_STATS_CONF_SEL_DEF,0x000000ff }
		,{ RED_SS2_CFG_STATS_CONF_SEL , RED_SS_CFG_STATS_CONF_SEL_DEF,0x000000ff }
		,{ RED_SS3_CFG_STATS_CONF_SEL , RED_SS_CFG_STATS_CONF_SEL_DEF,0x000000ff }
		,{ RED_HI0_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI1_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI2_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI3_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI4_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI5_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI6_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI7_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_CI0_FCOE_TX_DEFAULT_VNTAG , RED_CI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH0_INFO0 , RED_SS_CFG_FRH0_INFO0_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH0_INFO0 , RED_SS_CFG_FRH0_INFO0_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH0_INFO0 , RED_SS_CFG_FRH0_INFO0_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH0_INFO0 , RED_SS_CFG_FRH0_INFO0_DEF,0x01ffffff }
		,{ RED_CI0_TX_VIF_MIN , RED_CI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI0_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_BI0_HASH_CHANNEL0 , RED_BI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_BI0_CFG_PAUSE_TIME_UNIT , RED_BI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_MISC_SW_RST , RED_MISC_SW_RST_DEF,0x0001ffff }
		,{ RED_BI0_NON_FCOE_RX_COS_MAP + 0, RED_BI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_BI0_NON_FCOE_RX_COS_MAP + 1, RED_BI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_CI0_NON_FCOE_RX_DEFAULT_VNTAG , RED_CI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_SS0_CFG_RDCH1 , RED_SS_CFG_RDCH1_DEF,0x000000ff }
		,{ RED_SS1_CFG_RDCH1 , RED_SS_CFG_RDCH1_DEF,0x000000ff }
		,{ RED_SS2_CFG_RDCH1 , RED_SS_CFG_RDCH1_DEF,0x000000ff }
		,{ RED_SS3_CFG_RDCH1 , RED_SS_CFG_RDCH1_DEF,0x000000ff }
		,{ RED_SS0_CFG_DDROP_THRESHOLD , RED_SS_CFG_DDROP_THRESHOLD_DEF,0xffffffff }
		,{ RED_SS1_CFG_DDROP_THRESHOLD , RED_SS_CFG_DDROP_THRESHOLD_DEF,0xffffffff }
		,{ RED_SS2_CFG_DDROP_THRESHOLD , RED_SS_CFG_DDROP_THRESHOLD_DEF,0xffffffff }
		,{ RED_SS3_CFG_DDROP_THRESHOLD , RED_SS_CFG_DDROP_THRESHOLD_DEF,0xffffffff }
		,{ RED_BI0_PKT_LPBK , RED_BI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_NI0_SW_RST , RED_NI_SW_RST_DEF,0x0003ffff }
		,{ RED_NI1_SW_RST , RED_NI_SW_RST_DEF,0x0003ffff }
		,{ RED_NI2_SW_RST , RED_NI_SW_RST_DEF,0x0003ffff }
		,{ RED_NI3_SW_RST , RED_NI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI0_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_BI0_FWD_VECTOR20 , RED_BI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI0_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI1_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI2_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI3_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI4_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI5_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI6_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI7_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI0_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI1_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI2_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI3_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI4_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI5_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI6_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI7_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_CI0_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_CI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_CI0_CFG_ETH_TYPE_STAG , RED_CI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_NI0_NON_FCOE_RX_DEFAULT_VNTAG , RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI1_NON_FCOE_RX_DEFAULT_VNTAG , RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI2_NON_FCOE_RX_DEFAULT_VNTAG , RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI3_NON_FCOE_RX_DEFAULT_VNTAG , RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_HI0_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_BI0_CFG_PAUSE_2_TIME , RED_BI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_NI0_FCOE_COS2Q_MAP , RED_NI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI1_FCOE_COS2Q_MAP , RED_NI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI2_FCOE_COS2Q_MAP , RED_NI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI3_FCOE_COS2Q_MAP , RED_NI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI0_CFG_EG_NSPI_TIMER , RED_NI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_NI1_CFG_EG_NSPI_TIMER , RED_NI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_NI2_CFG_EG_NSPI_TIMER , RED_NI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_NI3_CFG_EG_NSPI_TIMER , RED_NI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR12 , RED_BI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_SS0_CFG_GLB_PAUSE4 , RED_SS_CFG_GLB_PAUSE4_DEF,0x00ffffff }
		,{ RED_SS1_CFG_GLB_PAUSE4 , RED_SS_CFG_GLB_PAUSE4_DEF,0x00ffffff }
		,{ RED_SS2_CFG_GLB_PAUSE4 , RED_SS_CFG_GLB_PAUSE4_DEF,0x00ffffff }
		,{ RED_SS3_CFG_GLB_PAUSE4 , RED_SS_CFG_GLB_PAUSE4_DEF,0x00ffffff }
		,{ RED_BI0_GBE_CFG_RMA , RED_BI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_NF_MISC_VERSION , RED_NF_MISC_VERSION_DEF,0xffffffff }
		,{ RED_BI0_CFG_ETH_TYPE_STAG , RED_BI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI0_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI0_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_FWD_VECTOR1 , RED_BI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_NI0_FCOE_QTAG_RX , RED_NI_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI1_FCOE_QTAG_RX , RED_NI_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI2_FCOE_QTAG_RX , RED_NI_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI3_FCOE_QTAG_RX , RED_NI_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_HI0_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI1_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI2_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI3_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI4_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI5_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI6_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI7_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_SS0_CFG_RESRC3 , RED_SS_CFG_RESRC3_DEF,0x000000ff }
		,{ RED_SS1_CFG_RESRC3 , RED_SS_CFG_RESRC3_DEF,0x000000ff }
		,{ RED_SS2_CFG_RESRC3 , RED_SS_CFG_RESRC3_DEF,0x000000ff }
		,{ RED_SS3_CFG_RESRC3 , RED_SS_CFG_RESRC3_DEF,0x000000ff }
		,{ RED_NI0_HIF0_FWD_RANGE , RED_NI_HIF0_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF0_FWD_RANGE , RED_NI_HIF0_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF0_FWD_RANGE , RED_NI_HIF0_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF0_FWD_RANGE , RED_NI_HIF0_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_CI0_GBE_CFG_PAUSE_TIME , RED_CI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI0_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI1_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI2_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI3_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI4_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI5_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI6_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI7_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI0_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI0_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI1_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI1_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI2_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI2_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI3_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI3_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI4_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI4_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI5_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI5_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI6_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI6_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI7_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI7_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_BI0_CFG_SPARE , RED_BI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_CI0_FCOE_COS2Q_MAP , RED_CI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_CI0_GBE_CFG_MII , RED_CI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_SS0_CFG_CLASS_MAX0 , RED_SS_CFG_CLASS_MAX0_DEF,0x7f7f7f7f }
		,{ RED_SS1_CFG_CLASS_MAX0 , RED_SS_CFG_CLASS_MAX0_DEF,0x7f7f7f7f }
		,{ RED_SS2_CFG_CLASS_MAX0 , RED_SS_CFG_CLASS_MAX0_DEF,0x7f7f7f7f }
		,{ RED_SS3_CFG_CLASS_MAX0 , RED_SS_CFG_CLASS_MAX0_DEF,0x7f7f7f7f }
		,{ RED_BI0_GBE_CFG_PAUSE , RED_BI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_BI0_CFG_CODE_PAUSE , RED_BI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_SS0_CFG_FRH1_INFO3 , RED_SS_CFG_FRH1_INFO3_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH1_INFO3 , RED_SS_CFG_FRH1_INFO3_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH1_INFO3 , RED_SS_CFG_FRH1_INFO3_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH1_INFO3 , RED_SS_CFG_FRH1_INFO3_DEF,0x01ffffff }
		,{ RED_SS0_CFG_SPARE , RED_SS_CFG_SPARE_DEF,0x0000ffff }
		,{ RED_SS1_CFG_SPARE , RED_SS_CFG_SPARE_DEF,0x0000ffff }
		,{ RED_SS2_CFG_SPARE , RED_SS_CFG_SPARE_DEF,0x0000ffff }
		,{ RED_SS3_CFG_SPARE , RED_SS_CFG_SPARE_DEF,0x0000ffff }
		,{ RED_SS0_CFG_FRH2_INFO1 , RED_SS_CFG_FRH2_INFO1_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH2_INFO1 , RED_SS_CFG_FRH2_INFO1_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH2_INFO1 , RED_SS_CFG_FRH2_INFO1_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH2_INFO1 , RED_SS_CFG_FRH2_INFO1_DEF,0x01ffffff }
		,{ RED_NI0_BIF_FWD_RANGE , RED_NI_BIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_BIF_FWD_RANGE , RED_NI_BIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_BIF_FWD_RANGE , RED_NI_BIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_BIF_FWD_RANGE , RED_NI_BIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_HI0_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI1_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI2_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI3_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI4_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI5_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI6_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI7_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_CI0_GBE_CFG_RMA_FC , RED_CI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH3_INFO3 , RED_SS_CFG_FRH3_INFO3_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH3_INFO3 , RED_SS_CFG_FRH3_INFO3_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH3_INFO3 , RED_SS_CFG_FRH3_INFO3_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH3_INFO3 , RED_SS_CFG_FRH3_INFO3_DEF,0x01ffffff }
		,{ RED_BI0_FWD_VECTOR22 , RED_BI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI0_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI1_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI2_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI3_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI4_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI5_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI6_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI7_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_BI0_NON_FCOE_QTAG_RX , RED_BI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_SS0_CFG_CLASS_MAX1 , RED_SS_CFG_CLASS_MAX1_DEF,0x7f7f7f7f }
		,{ RED_SS1_CFG_CLASS_MAX1 , RED_SS_CFG_CLASS_MAX1_DEF,0x7f7f7f7f }
		,{ RED_SS2_CFG_CLASS_MAX1 , RED_SS_CFG_CLASS_MAX1_DEF,0x7f7f7f7f }
		,{ RED_SS3_CFG_CLASS_MAX1 , RED_SS_CFG_CLASS_MAX1_DEF,0x7f7f7f7f }
		,{ RED_CI0_NON_FCOE_TX_DEFAULT_VNTAG , RED_CI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_BI0_GBE_CFG , RED_BI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI0_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_NI0_CFG_PAUSE_TIME , RED_NI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_NI1_CFG_PAUSE_TIME , RED_NI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_NI2_CFG_PAUSE_TIME , RED_NI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_NI3_CFG_PAUSE_TIME , RED_NI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI0_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI0_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI0_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI0_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI1_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI2_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI3_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI4_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI5_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI6_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI7_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_CI0_NON_FCOE_COS2Q_MAP , RED_CI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI0_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI1_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI2_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI3_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI4_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI5_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI6_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI7_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
                };



    const table_entry_t red_hw_cfg_reg_table_b[] = 
                {{ RED_NI0_CFG , RED_NI_CFG_DEF,0x00000001 }
		,{ RED_NI1_CFG , RED_NI_CFG_DEF,0x00000001 }
		,{ RED_NI2_CFG , RED_NI_CFG_DEF,0x00000001 }
		,{ RED_NI3_CFG , RED_NI_CFG_DEF,0x00000001 }
		,{ RED_SS0_CFG_FRH2_INFO0 , RED_SS_CFG_FRH2_INFO0_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH2_INFO0 , RED_SS_CFG_FRH2_INFO0_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH2_INFO0 , RED_SS_CFG_FRH2_INFO0_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH2_INFO0 , RED_SS_CFG_FRH2_INFO0_DEF,0x01ffffff }
		,{ RED_HI0_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI1_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI2_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI3_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI4_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI5_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI6_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI7_CFG_ETH_TYPE_FCOE , RED_HI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI0_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI1_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI2_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI3_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI4_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI5_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI6_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_HI7_HASH_CHANNEL1 , RED_HI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_SS0_CFG_WR_PORT2 , RED_SS_CFG_WR_PORT2_DEF,0x001fffff }
		,{ RED_SS1_CFG_WR_PORT2 , RED_SS_CFG_WR_PORT2_DEF,0x001fffff }
		,{ RED_SS2_CFG_WR_PORT2 , RED_SS_CFG_WR_PORT2_DEF,0x001fffff }
		,{ RED_SS3_CFG_WR_PORT2 , RED_SS_CFG_WR_PORT2_DEF,0x001fffff }
		,{ RED_NI0_CLASS_XOFF , RED_NI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_NI1_CLASS_XOFF , RED_NI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_NI2_CLASS_XOFF , RED_NI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_NI3_CLASS_XOFF , RED_NI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_SS0_CFG_FRH0_INFO4 , RED_SS_CFG_FRH0_INFO4_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH0_INFO4 , RED_SS_CFG_FRH0_INFO4_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH0_INFO4 , RED_SS_CFG_FRH0_INFO4_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH0_INFO4 , RED_SS_CFG_FRH0_INFO4_DEF,0x01ffffff }
		,{ RED_HI0_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI1_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI2_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI3_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI4_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI5_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI6_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI7_CFG_ETH_TYPE_CMTAG , RED_HI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR29 , RED_BI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_MISC_CFG_I2C_SLV , RED_MISC_CFG_I2C_SLV_DEF,0x00003fff }
		,{ RED_BI0_FWD_VECTOR13 , RED_BI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_BI0_GBE_CFG_TX_AN_CONFIG_WORD , RED_BI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI0_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI1_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI2_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI3_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI4_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI5_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI6_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_HI7_CFG_ETH_TYPE_VNTAG , RED_HI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_SS0_CFG_MCAST2 , RED_SS_CFG_MCAST2_DEF,0x00001fff }
		,{ RED_SS1_CFG_MCAST2 , RED_SS_CFG_MCAST2_DEF,0x00001fff }
		,{ RED_SS2_CFG_MCAST2 , RED_SS_CFG_MCAST2_DEF,0x00001fff }
		,{ RED_SS3_CFG_MCAST2 , RED_SS_CFG_MCAST2_DEF,0x00001fff }
		,{ RED_HI0_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR14 , RED_HI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_HI0_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_TX_DEFAULT_VNTAG , RED_HI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI0_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI1_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI2_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI3_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI4_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI5_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI6_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI7_RX_VIF_MIN , RED_HI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_NI0_CFG_PAUSE_TIME_UNIT , RED_NI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_NI1_CFG_PAUSE_TIME_UNIT , RED_NI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_NI2_CFG_PAUSE_TIME_UNIT , RED_NI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_NI3_CFG_PAUSE_TIME_UNIT , RED_NI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_BI0_CFG_EG_NSPI_TIMER , RED_BI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR31 , RED_BI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_BI0_FWD_VECTOR4 , RED_BI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_BI0_FCOE_TX_COS_MAP + 0, RED_BI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_BI0_FCOE_TX_COS_MAP + 1, RED_BI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_NI0_MAC_CFG_EXT , RED_NI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_NI1_MAC_CFG_EXT , RED_NI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_NI2_MAC_CFG_EXT , RED_NI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_NI3_MAC_CFG_EXT , RED_NI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_MISC_GPIO_DATA_OUT , RED_MISC_GPIO_DATA_OUT_DEF,0x00ffffff }
		,{ RED_NI0_CFG_DEBUG_PORT , RED_NI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_NI1_CFG_DEBUG_PORT , RED_NI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_NI2_CFG_DEBUG_PORT , RED_NI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_NI3_CFG_DEBUG_PORT , RED_NI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_BI0_CFG_PAUSE_7_TIME , RED_BI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_SS0_CFG_FRH1_INFO2 , RED_SS_CFG_FRH1_INFO2_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH1_INFO2 , RED_SS_CFG_FRH1_INFO2_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH1_INFO2 , RED_SS_CFG_FRH1_INFO2_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH1_INFO2 , RED_SS_CFG_FRH1_INFO2_DEF,0x01ffffff }
		,{ RED_MISC_CFG_JPC , RED_MISC_CFG_JPC_DEF,0x000003ff }
		,{ RED_BI0_CFG_PAUSE_FRAC_TIME , RED_BI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_BI0_FWD_VECTOR26 , RED_BI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_BI0_CFG_PAUSE_4_TIME , RED_BI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI0_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI1_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI2_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI3_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI4_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI5_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI6_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI7_FCOE_QTAG_RX , RED_HI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_NI0_MAC_EXT_LPBK , RED_NI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_NI1_MAC_EXT_LPBK , RED_NI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_NI2_MAC_EXT_LPBK , RED_NI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_NI3_MAC_EXT_LPBK , RED_NI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_NI0_CFG_RMA_SA_LO , RED_NI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_NI1_CFG_RMA_SA_LO , RED_NI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_NI2_CFG_RMA_SA_LO , RED_NI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_NI3_CFG_RMA_SA_LO , RED_NI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_BI0_FWD_VECTOR16 , RED_BI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_BI0_RX_VIF_MAX , RED_BI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_SS0_CFG_GLB_PAUSE0 , RED_SS_CFG_GLB_PAUSE0_DEF,0x00ffffff }
		,{ RED_SS1_CFG_GLB_PAUSE0 , RED_SS_CFG_GLB_PAUSE0_DEF,0x00ffffff }
		,{ RED_SS2_CFG_GLB_PAUSE0 , RED_SS_CFG_GLB_PAUSE0_DEF,0x00ffffff }
		,{ RED_SS3_CFG_GLB_PAUSE0 , RED_SS_CFG_GLB_PAUSE0_DEF,0x00ffffff }
		,{ RED_HI0_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI1_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI2_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI3_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI4_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI5_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI6_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI7_GBE_CFG_RMA , RED_HI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_HI0_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_HI1_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_HI2_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_HI3_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_HI4_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_HI5_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_HI6_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_HI7_MAC_USER_PAUSE_MCAST_LO , RED_HI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_CI0_CFG_ETH_TYPE_CMD , RED_CI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_NI0_HIF3_FWD_RANGE , RED_NI_HIF3_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF3_FWD_RANGE , RED_NI_HIF3_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF3_FWD_RANGE , RED_NI_HIF3_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF3_FWD_RANGE , RED_NI_HIF3_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_BI0_GBE_CFG_RMA_SA_LO , RED_BI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI0_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI1_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI2_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI3_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI4_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI5_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI6_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI7_CFG_PAUSE_TIME_UNIT , RED_HI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_HI0_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI0_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI1_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI1_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI2_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI2_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI3_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI3_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI4_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI4_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI5_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI5_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI6_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI6_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI7_MYMAC + 0, RED_HI_MYMAC_00_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 1, RED_HI_MYMAC_01_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 2, RED_HI_MYMAC_02_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 3, RED_HI_MYMAC_03_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 4, RED_HI_MYMAC_04_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 5, RED_HI_MYMAC_05_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 6, RED_HI_MYMAC_06_DEF,0xffffffff }
		,{ RED_HI7_MYMAC + 7, RED_HI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI0_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI1_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI2_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI3_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI4_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI5_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI6_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI7_GBE_CFG_PAUSE_TIME , RED_HI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI0_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_HI0_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_HI1_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_HI1_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_HI2_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_HI2_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_HI3_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_HI3_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_HI4_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_HI4_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_HI5_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_HI5_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_HI6_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_HI6_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_HI7_MAC_USER_PAUSE + 0, RED_HI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_HI7_MAC_USER_PAUSE + 1, RED_HI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_CI0_GBE_CFG_RMA , RED_CI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_CI0_GBE_CFG_PAUSE_FC_LIMIT , RED_CI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI0_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR5 , RED_HI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_HI0_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI1_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI2_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI3_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI4_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI5_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI6_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI7_GBE_CFG_MII , RED_HI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_SS0_CFG_GLB_PAUSE1 , RED_SS_CFG_GLB_PAUSE1_DEF,0x00ffffff }
		,{ RED_SS1_CFG_GLB_PAUSE1 , RED_SS_CFG_GLB_PAUSE1_DEF,0x00ffffff }
		,{ RED_SS2_CFG_GLB_PAUSE1 , RED_SS_CFG_GLB_PAUSE1_DEF,0x00ffffff }
		,{ RED_SS3_CFG_GLB_PAUSE1 , RED_SS_CFG_GLB_PAUSE1_DEF,0x00ffffff }
		,{ RED_NI0_PKT_LPBK , RED_NI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_NI1_PKT_LPBK , RED_NI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_NI2_PKT_LPBK , RED_NI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_NI3_PKT_LPBK , RED_NI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI0_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_5_TIME , RED_HI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_NI0_MAC_PAUSE_QUANT , RED_NI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_NI1_MAC_PAUSE_QUANT , RED_NI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_NI2_MAC_PAUSE_QUANT , RED_NI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_NI3_MAC_PAUSE_QUANT , RED_NI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_SS0_CFG_WR_PORT3 , RED_SS_CFG_WR_PORT3_DEF,0x001fffff }
		,{ RED_SS1_CFG_WR_PORT3 , RED_SS_CFG_WR_PORT3_DEF,0x001fffff }
		,{ RED_SS2_CFG_WR_PORT3 , RED_SS_CFG_WR_PORT3_DEF,0x001fffff }
		,{ RED_SS3_CFG_WR_PORT3 , RED_SS_CFG_WR_PORT3_DEF,0x001fffff }
		,{ RED_HI0_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI1_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI2_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI3_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI4_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI5_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI6_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI7_CFG_RMA_SA_LO , RED_HI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI0_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI1_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI2_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI3_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI4_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI5_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI6_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI7_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_HI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI0_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI1_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI2_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI3_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI4_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI5_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI6_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_HI7_CFG_MIN_PKT_SIZE_TO_PAD , RED_HI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_NI0_MAC_RX_SECTION , RED_NI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_NI1_MAC_RX_SECTION , RED_NI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_NI2_MAC_RX_SECTION , RED_NI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_NI3_MAC_RX_SECTION , RED_NI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI0_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR26 , RED_HI_FWD_VECTOR26_DEF,0x77777777 }
		,{ RED_HI0_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI1_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI2_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI3_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI4_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI5_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI6_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_HI7_MAC_ADDR_LO , RED_HI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_CI0_GBE_CFG_RMA_FC_DA_LO , RED_CI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_NI0_FLOW_CONTROL_COS2Q_MAP , RED_NI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI1_FLOW_CONTROL_COS2Q_MAP , RED_NI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI2_FLOW_CONTROL_COS2Q_MAP , RED_NI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI3_FLOW_CONTROL_COS2Q_MAP , RED_NI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_BI0_FWD_VECTOR14 , RED_BI_FWD_VECTOR14_DEF,0x77777777 }
		,{ RED_CI0_FCOE_QTAG_TX , RED_CI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI0_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI1_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI2_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI3_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI4_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI5_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI6_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI7_GBE_CFG_TX_FLUSH_EN , RED_HI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI0_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR16 , RED_HI_FWD_VECTOR16_DEF,0x77777777 }
		,{ RED_HI0_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI1_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI2_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI3_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI4_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI5_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI6_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI7_MAC_RX_SECTION , RED_HI_MAC_RX_SECTION_DEF,0xffffffff }
		,{ RED_HI0_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI1_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI2_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI3_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI4_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI5_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI6_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI7_CFG_PAUSE_FRAC_TIME , RED_HI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_HI0_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR13 , RED_HI_FWD_VECTOR13_DEF,0x77777777 }
		,{ RED_BI0_CFG_ETH_TYPE_VNTAG , RED_BI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_BI0_CFG_PAUSE_FC_LIMIT , RED_BI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_BI0_FLOW_CONTROL_COS2Q_MAP , RED_BI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_SS0_CFG_CLASS_MAX3 , RED_SS_CFG_CLASS_MAX3_DEF,0x7f7f7f7f }
		,{ RED_SS1_CFG_CLASS_MAX3 , RED_SS_CFG_CLASS_MAX3_DEF,0x7f7f7f7f }
		,{ RED_SS2_CFG_CLASS_MAX3 , RED_SS_CFG_CLASS_MAX3_DEF,0x7f7f7f7f }
		,{ RED_SS3_CFG_CLASS_MAX3 , RED_SS_CFG_CLASS_MAX3_DEF,0x7f7f7f7f }
		,{ RED_CI0_FCOE_RX_DEFAULT_VNTAG , RED_CI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_SS0_CFG_MCAST3 , RED_SS_CFG_MCAST3_DEF,0x00001fff }
		,{ RED_SS1_CFG_MCAST3 , RED_SS_CFG_MCAST3_DEF,0x00001fff }
		,{ RED_SS2_CFG_MCAST3 , RED_SS_CFG_MCAST3_DEF,0x00001fff }
		,{ RED_SS3_CFG_MCAST3 , RED_SS_CFG_MCAST3_DEF,0x00001fff }
		,{ RED_HI0_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_6_TIME , RED_HI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_CI0_CFG_EG_NSPI_TIMER , RED_CI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR24 , RED_BI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_NI0_MAC_FRM_LENGTH_MAX , RED_NI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_NI1_MAC_FRM_LENGTH_MAX , RED_NI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_NI2_MAC_FRM_LENGTH_MAX , RED_NI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_NI3_MAC_FRM_LENGTH_MAX , RED_NI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_BI0_CFG_PAUSE , RED_BI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_BI0_FWD_VECTOR25 , RED_BI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_NI0_PORT_CFG , RED_NI_PORT_CFG_DEF,0x0000001f }
		,{ RED_NI1_PORT_CFG , RED_NI_PORT_CFG_DEF,0x0000001f }
		,{ RED_NI2_PORT_CFG , RED_NI_PORT_CFG_DEF,0x0000001f }
		,{ RED_NI3_PORT_CFG , RED_NI_PORT_CFG_DEF,0x0000001f }
		,{ RED_NI0_MAC_ADDR_HI , RED_NI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_NI1_MAC_ADDR_HI , RED_NI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_NI2_MAC_ADDR_HI , RED_NI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_NI3_MAC_ADDR_HI , RED_NI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_CI0_CFG_DEBUG , RED_CI_CFG_DEBUG_DEF,0x00000fff }
		,{ RED_BI0_FWD_VECTOR15 , RED_BI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_NI0_MAC_USER_PAUSE_MCAST_HI , RED_NI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_NI1_MAC_USER_PAUSE_MCAST_HI , RED_NI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_NI2_MAC_USER_PAUSE_MCAST_HI , RED_NI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_NI3_MAC_USER_PAUSE_MCAST_HI , RED_NI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR7 , RED_BI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI0_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_COS2Q_MAP , RED_HI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI0_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI1_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI2_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI3_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI4_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI5_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI6_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI7_FCOE_COS2Q_MAP , RED_HI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_BI0_CFG_CODE_PAUSE_SUB , RED_BI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_NI0_HIF2_FWD_RANGE , RED_NI_HIF2_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF2_FWD_RANGE , RED_NI_HIF2_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF2_FWD_RANGE , RED_NI_HIF2_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF2_FWD_RANGE , RED_NI_HIF2_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_SS0_CFG_RDCH4 , RED_SS_CFG_RDCH4_DEF,0x000000ff }
		,{ RED_SS1_CFG_RDCH4 , RED_SS_CFG_RDCH4_DEF,0x000000ff }
		,{ RED_SS2_CFG_RDCH4 , RED_SS_CFG_RDCH4_DEF,0x000000ff }
		,{ RED_SS3_CFG_RDCH4 , RED_SS_CFG_RDCH4_DEF,0x000000ff }
		,{ RED_SS0_CFG_FRH0_INFO3 , RED_SS_CFG_FRH0_INFO3_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH0_INFO3 , RED_SS_CFG_FRH0_INFO3_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH0_INFO3 , RED_SS_CFG_FRH0_INFO3_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH0_INFO3 , RED_SS_CFG_FRH0_INFO3_DEF,0x01ffffff }
		,{ RED_BI0_CFG_BI_VERSION , RED_BI_CFG_BI_VERSION_DEF,0xffffffff }
		,{ RED_BI0_CFG_ETH_TYPE_CMTAG , RED_BI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_HI0_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI1_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI2_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI3_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI4_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI5_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI6_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_HI7_GBE_CFG_TX_AN_CONFIG_WORD , RED_HI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_BI0_NON_FCOE_TX_DEFAULT_VNTAG , RED_BI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_NI0_HIF1_FWD_RANGE , RED_NI_HIF1_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF1_FWD_RANGE , RED_NI_HIF1_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF1_FWD_RANGE , RED_NI_HIF1_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF1_FWD_RANGE , RED_NI_HIF1_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI0_MAC_CFG + 0, RED_NI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_NI0_MAC_CFG + 1, RED_NI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_NI1_MAC_CFG + 0, RED_NI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_NI1_MAC_CFG + 1, RED_NI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_NI2_MAC_CFG + 0, RED_NI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_NI2_MAC_CFG + 1, RED_NI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_NI3_MAC_CFG + 0, RED_NI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_NI3_MAC_CFG + 1, RED_NI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_SS0_CFG_FRH3_INFO0 , RED_SS_CFG_FRH3_INFO0_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH3_INFO0 , RED_SS_CFG_FRH3_INFO0_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH3_INFO0 , RED_SS_CFG_FRH3_INFO0_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH3_INFO0 , RED_SS_CFG_FRH3_INFO0_DEF,0x01ffffff }
		,{ RED_NI0_CFG_PAUSE_7_TIME , RED_NI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_7_TIME , RED_NI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_7_TIME , RED_NI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_7_TIME , RED_NI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_CI0_FCOE_RX_COS_MAP + 0, RED_CI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_CI0_FCOE_RX_COS_MAP + 1, RED_CI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_CFG_DEBUG , RED_BI_CFG_DEBUG_DEF,0x0000007f }
		,{ RED_HI0_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI1_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI2_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI3_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI4_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI5_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI6_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI7_MAC_PAUSE_QUANT , RED_HI_MAC_PAUSE_QUANT_DEF,0x0000ffff }
		,{ RED_HI0_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR4 , RED_HI_FWD_VECTOR4_DEF,0x77777777 }
		,{ RED_NI0_HIF4_FWD_RANGE , RED_NI_HIF4_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF4_FWD_RANGE , RED_NI_HIF4_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF4_FWD_RANGE , RED_NI_HIF4_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF4_FWD_RANGE , RED_NI_HIF4_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_SS0_CFG_BULK_MEMIF , RED_SS_CFG_BULK_MEMIF_DEF,0x000fffff }
		,{ RED_SS1_CFG_BULK_MEMIF , RED_SS_CFG_BULK_MEMIF_DEF,0x000fffff }
		,{ RED_SS2_CFG_BULK_MEMIF , RED_SS_CFG_BULK_MEMIF_DEF,0x000fffff }
		,{ RED_SS3_CFG_BULK_MEMIF , RED_SS_CFG_BULK_MEMIF_DEF,0x000fffff }
		,{ RED_NI0_CFG_PAUSE_5_TIME , RED_NI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_5_TIME , RED_NI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_5_TIME , RED_NI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_5_TIME , RED_NI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_SS0_CFG_FRH3_INFO4 , RED_SS_CFG_FRH3_INFO4_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH3_INFO4 , RED_SS_CFG_FRH3_INFO4_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH3_INFO4 , RED_SS_CFG_FRH3_INFO4_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH3_INFO4 , RED_SS_CFG_FRH3_INFO4_DEF,0x01ffffff }
		,{ RED_SS0_CFG_MCAST0 , RED_SS_CFG_MCAST0_DEF,0x00001fff }
		,{ RED_SS1_CFG_MCAST0 , RED_SS_CFG_MCAST0_DEF,0x00001fff }
		,{ RED_SS2_CFG_MCAST0 , RED_SS_CFG_MCAST0_DEF,0x00001fff }
		,{ RED_SS3_CFG_MCAST0 , RED_SS_CFG_MCAST0_DEF,0x00001fff }
		,{ RED_HI0_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR30 , RED_HI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_NI0_IGNORE_RX_SIG_STRENGTH , RED_NI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_NI1_IGNORE_RX_SIG_STRENGTH , RED_NI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_NI2_IGNORE_RX_SIG_STRENGTH , RED_NI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_NI3_IGNORE_RX_SIG_STRENGTH , RED_NI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_CI0_GBE_CFG_MII_MDC_PERIOD , RED_CI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_BI0_CFG_PAUSE_CFC_OPCODE , RED_BI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI0_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI1_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI2_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI3_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI4_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI5_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI6_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI7_CFG_ETH_TYPE_STAG , RED_HI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_BI0_PORT_CFG , RED_BI_PORT_CFG_DEF,0x00000fff }
		,{ RED_BI0_FLOW_CONTROL_Q2COS_MAP , RED_BI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI0_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR6 , RED_HI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_CI0_GBE_CFG_PAUSE_1_TIME , RED_CI_GBE_CFG_PAUSE_1_TIME_DEF,0x0000ffff }
		,{ RED_CI0_NON_FCOE_QTAG_TX , RED_CI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI0_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI1_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI2_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI3_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI4_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI5_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI6_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_HI7_MAC_FRM_LENGTH_MAX , RED_HI_MAC_FRM_LENGTH_MAX_DEF,0x00007fff }
		,{ RED_CI0_FCOE_TX_COS_MAP + 0, RED_CI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_CI0_FCOE_TX_COS_MAP + 1, RED_CI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI0_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI1_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI2_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI3_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI4_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI5_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI6_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI7_GBE_CFG_MII_MDIO , RED_HI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_CI0_CFG_ETH_TYPE_CMTAG , RED_CI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_NI0_CFG_MAX_CMD_SIZE , RED_NI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_NI1_CFG_MAX_CMD_SIZE , RED_NI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_NI2_CFG_MAX_CMD_SIZE , RED_NI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_NI3_CFG_MAX_CMD_SIZE , RED_NI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_BI0_FWD_VECTOR17 , RED_BI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_BI0_GBE_CFG_PAUSE_TIME , RED_BI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_BI0_CFG_MIN_PKT_SIZE_TO_PAD , RED_BI_CFG_MIN_PKT_SIZE_TO_PAD_DEF,0x000000ff }
		,{ RED_BI0_CFG_RMA_SA_LO , RED_BI_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_CI0_GBE_CFG_MAC , RED_CI_GBE_CFG_MAC_DEF,0x000003ff }
		,{ RED_BI0_FWD_VECTOR2 , RED_BI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_SS0_CFG_MCAST4 , RED_SS_CFG_MCAST4_DEF,0x00001fff }
		,{ RED_SS1_CFG_MCAST4 , RED_SS_CFG_MCAST4_DEF,0x00001fff }
		,{ RED_SS2_CFG_MCAST4 , RED_SS_CFG_MCAST4_DEF,0x00001fff }
		,{ RED_SS3_CFG_MCAST4 , RED_SS_CFG_MCAST4_DEF,0x00001fff }
		,{ RED_SS0_CFG_FC , RED_SS_CFG_FC_DEF,0x00007fff }
		,{ RED_SS1_CFG_FC , RED_SS_CFG_FC_DEF,0x00007fff }
		,{ RED_SS2_CFG_FC , RED_SS_CFG_FC_DEF,0x00007fff }
		,{ RED_SS3_CFG_FC , RED_SS_CFG_FC_DEF,0x00007fff }
		,{ RED_HI0_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI1_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI2_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI3_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI4_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI5_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI6_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI7_FLOW_CONTROL_Q2COS_MAP , RED_HI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_NI0_CFG_CODE_PAUSE_SUB , RED_NI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_NI1_CFG_CODE_PAUSE_SUB , RED_NI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_NI2_CFG_CODE_PAUSE_SUB , RED_NI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_NI3_CFG_CODE_PAUSE_SUB , RED_NI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI0_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI1_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI2_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI3_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI4_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI5_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI6_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_HI7_MDIO_MASTER , RED_HI_MDIO_MASTER_DEF,0x0000ffff }
		,{ RED_MISC_GPIO_DATA_OE , RED_MISC_GPIO_DATA_OE_DEF,0x00ffffff }
		,{ RED_BI0_FWD_VECTOR28 , RED_BI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_SS0_CFG_GLB_PAUSE2 , RED_SS_CFG_GLB_PAUSE2_DEF,0x00ffffff }
		,{ RED_SS1_CFG_GLB_PAUSE2 , RED_SS_CFG_GLB_PAUSE2_DEF,0x00ffffff }
		,{ RED_SS2_CFG_GLB_PAUSE2 , RED_SS_CFG_GLB_PAUSE2_DEF,0x00ffffff }
		,{ RED_SS3_CFG_GLB_PAUSE2 , RED_SS_CFG_GLB_PAUSE2_DEF,0x00ffffff }
		,{ RED_SS0_CFG_FRH1_INFO0 , RED_SS_CFG_FRH1_INFO0_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH1_INFO0 , RED_SS_CFG_FRH1_INFO0_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH1_INFO0 , RED_SS_CFG_FRH1_INFO0_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH1_INFO0 , RED_SS_CFG_FRH1_INFO0_DEF,0x01ffffff }
		,{ RED_CI0_FLOW_CONTROL_Q2COS_MAP , RED_CI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_HI0_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR12 , RED_HI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_BI0_RX_VIF_MIN , RED_BI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_MISC_MISC_VERSION , RED_MISC_MISC_VERSION_DEF,0xffffffff }
		,{ RED_CI0_GBE_CFG_MII_MDIO , RED_CI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI0_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI1_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI2_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI3_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI4_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI5_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI6_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI7_GBE_CFG_PAUSE_CFC_OPCODE , RED_HI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_BI0_CFG_ETHERCHANNEL , RED_BI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_CI0_TX_VIF_OFFSET , RED_CI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI0_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI0_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI1_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI1_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI2_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI2_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI3_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI3_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI4_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI4_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI5_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI5_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI6_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI6_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI7_FCOE_TX_COS_MAP + 0, RED_HI_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI7_FCOE_TX_COS_MAP + 1, RED_HI_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_CI0_CLASS_XOFF , RED_CI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_BI0_FCOE_RX_COS_MAP + 0, RED_BI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_BI0_FCOE_RX_COS_MAP + 1, RED_BI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_CLASS_XOFF , RED_BI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_BI0_FCOE_TX_DEFAULT_VNTAG , RED_BI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_BI0_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_BI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI0_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI1_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI2_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI3_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI4_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI5_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI6_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_HI7_CFG_PAUSE_SAMPLE_TIMER , RED_HI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_NI0_NON_FCOE_QTAG_RX , RED_NI_NON_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI1_NON_FCOE_QTAG_RX , RED_NI_NON_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI2_NON_FCOE_QTAG_RX , RED_NI_NON_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI3_NON_FCOE_QTAG_RX , RED_NI_NON_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_HI0_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR7 , RED_HI_FWD_VECTOR7_DEF,0x77777777 }
		,{ RED_CI0_CFG_SPARE , RED_CI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI0_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR20 , RED_HI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI0_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI1_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI2_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI3_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI4_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI5_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI6_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI7_GBE_CFG_PAUSE_FC_LIMIT , RED_HI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_CI0_CFG_ETH_TYPE_VNTAG , RED_CI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_SS0_CFG_WR_PORT1 , RED_SS_CFG_WR_PORT1_DEF,0x001fffff }
		,{ RED_SS1_CFG_WR_PORT1 , RED_SS_CFG_WR_PORT1_DEF,0x001fffff }
		,{ RED_SS2_CFG_WR_PORT1 , RED_SS_CFG_WR_PORT1_DEF,0x001fffff }
		,{ RED_SS3_CFG_WR_PORT1 , RED_SS_CFG_WR_PORT1_DEF,0x001fffff }
		,{ RED_BI0_GBE_CFG_TX_FLUSH_EN , RED_BI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_HI0_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR29 , RED_HI_FWD_VECTOR29_DEF,0x77777777 }
		,{ RED_SS0_CFG_FRH3_INFO1 , RED_SS_CFG_FRH3_INFO1_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH3_INFO1 , RED_SS_CFG_FRH3_INFO1_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH3_INFO1 , RED_SS_CFG_FRH3_INFO1_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH3_INFO1 , RED_SS_CFG_FRH3_INFO1_DEF,0x01ffffff }
		,{ RED_CI0_TX_VIF_MAX , RED_CI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI0_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI0_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_RX_COS_MAP + 0, RED_HI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_RX_COS_MAP + 1, RED_HI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 0, RED_BI_MYMAC_00_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 1, RED_BI_MYMAC_01_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 2, RED_BI_MYMAC_02_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 3, RED_BI_MYMAC_03_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 4, RED_BI_MYMAC_04_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 5, RED_BI_MYMAC_05_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 6, RED_BI_MYMAC_06_DEF,0xffffffff }
		,{ RED_BI0_MYMAC + 7, RED_BI_MYMAC_07_DEF,0x00ffffff }
		,{ RED_HI0_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI1_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI2_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI3_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI4_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI5_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI6_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI7_CFG_CODE_PAUSE , RED_HI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_HI0_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI1_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI2_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI3_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI4_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI5_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI6_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_HI7_NON_FCOE_QTAG_RX , RED_HI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_CI0_RX_VIF_OFFSET , RED_CI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_BI0_GBE_CFG_MII_MDIO , RED_BI_GBE_CFG_MII_MDIO_DEF,0x0001ffff }
		,{ RED_HI0_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI1_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI2_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI3_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI4_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI5_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI6_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI7_GBE_CFG_RMA_FC , RED_HI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_HI0_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI1_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI2_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI3_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI4_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI5_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI6_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI7_RX_VIF_MAX , RED_HI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_BI0_GBE_CFG_PAUSE_FC_LIMIT , RED_BI_GBE_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_BI0_CFG_MAX_CMD_SIZE , RED_BI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI0_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR25 , RED_HI_FWD_VECTOR25_DEF,0x77777777 }
		,{ RED_CI0_GBE_CFG_PAUSE_6_TIME , RED_CI_GBE_CFG_PAUSE_6_TIME_DEF,0x0000ffff }
		,{ RED_SS0_CFG_MCAST1 , RED_SS_CFG_MCAST1_DEF,0x00001fff }
		,{ RED_SS1_CFG_MCAST1 , RED_SS_CFG_MCAST1_DEF,0x00001fff }
		,{ RED_SS2_CFG_MCAST1 , RED_SS_CFG_MCAST1_DEF,0x00001fff }
		,{ RED_SS3_CFG_MCAST1 , RED_SS_CFG_MCAST1_DEF,0x00001fff }
		,{ RED_HI0_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI1_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI2_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI3_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI4_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI5_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI6_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_HI7_PORT_CFG , RED_HI_PORT_CFG_DEF,0x00000fff }
		,{ RED_BI0_FWD_VECTOR5 , RED_BI_FWD_VECTOR5_DEF,0x77777777 }
		,{ RED_BI0_NON_FCOE_TX_COS_MAP + 0, RED_BI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_BI0_NON_FCOE_TX_COS_MAP + 1, RED_BI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH1_INFO1 , RED_SS_CFG_FRH1_INFO1_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH1_INFO1 , RED_SS_CFG_FRH1_INFO1_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH1_INFO1 , RED_SS_CFG_FRH1_INFO1_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH1_INFO1 , RED_SS_CFG_FRH1_INFO1_DEF,0x01ffffff }
		,{ RED_HI0_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI1_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI2_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI3_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI4_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI5_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI6_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_HI7_GBE_CFG_MAC , RED_HI_GBE_CFG_MAC_DEF,0x000000ff }
		,{ RED_CI0_GBE_CFG_RMA_SA_HI , RED_CI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI0_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI1_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI2_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI3_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI4_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI5_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI6_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_HI7_CFG_CODE_PAUSE_SUB , RED_HI_CFG_CODE_PAUSE_SUB_DEF,0x000000ff }
		,{ RED_MISC_CFG_PAD + 0, RED_MISC_CFG_PAD_00_DEF,0xffffffff }
		,{ RED_MISC_CFG_PAD + 1, RED_MISC_CFG_PAD_01_DEF,0x00000fff }
		,{ RED_HI0_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR11 , RED_HI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_BI0_FWD_VECTOR18 , RED_BI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI0_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI1_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI2_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI3_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI4_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI5_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI6_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_HI7_CFG_EG_NSPI_TIMER , RED_HI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_NF_CFG_MCST_MEMIF , RED_NF_CFG_MCST_MEMIF_DEF,0x0007ffff }
		,{ RED_BI0_CFG_PAUSE_1_TIME , RED_BI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI0_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI1_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI2_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI3_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI4_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI5_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI6_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI7_MAC_TX_SECTION , RED_HI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_HI0_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR10 , RED_HI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_CI0_GBE_CFG_PAUSE_5_TIME , RED_CI_GBE_CFG_PAUSE_5_TIME_DEF,0x0000ffff }
		,{ RED_MISC_TEST__EFUSE , RED_MISC_TEST__EFUSE_DEF,0x00000001 }
		,{ RED_SS0_CFG_GLB_PAUSE3 , RED_SS_CFG_GLB_PAUSE3_DEF,0x00ffffff }
		,{ RED_SS1_CFG_GLB_PAUSE3 , RED_SS_CFG_GLB_PAUSE3_DEF,0x00ffffff }
		,{ RED_SS2_CFG_GLB_PAUSE3 , RED_SS_CFG_GLB_PAUSE3_DEF,0x00ffffff }
		,{ RED_SS3_CFG_GLB_PAUSE3 , RED_SS_CFG_GLB_PAUSE3_DEF,0x00ffffff }
		,{ RED_BI0_CFG_ETH_TYPE_CMD , RED_BI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_CI0_GBE_CFG_PAUSE_4_TIME , RED_CI_GBE_CFG_PAUSE_4_TIME_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR27 , RED_BI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_SS0_CFG_CLASS_MAX4 , RED_SS_CFG_CLASS_MAX4_DEF,0x7f7f7f7f }
		,{ RED_SS1_CFG_CLASS_MAX4 , RED_SS_CFG_CLASS_MAX4_DEF,0x7f7f7f7f }
		,{ RED_SS2_CFG_CLASS_MAX4 , RED_SS_CFG_CLASS_MAX4_DEF,0x7f7f7f7f }
		,{ RED_SS3_CFG_CLASS_MAX4 , RED_SS_CFG_CLASS_MAX4_DEF,0x7f7f7f7f }
		,{ RED_HI0_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR8 , RED_HI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_CI0_FCOE_QTAG_RX , RED_CI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_BI0_GBE_CFG_MAC , RED_BI_GBE_CFG_MAC_DEF,0x000003ff }
		,{ RED_NI0_CFG_ETH_TYPE_STAG , RED_NI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_NI1_CFG_ETH_TYPE_STAG , RED_NI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_NI2_CFG_ETH_TYPE_STAG , RED_NI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_NI3_CFG_ETH_TYPE_STAG , RED_NI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_SS0_CFG_RDCH2 , RED_SS_CFG_RDCH2_DEF,0x000000ff }
		,{ RED_SS1_CFG_RDCH2 , RED_SS_CFG_RDCH2_DEF,0x000000ff }
		,{ RED_SS2_CFG_RDCH2 , RED_SS_CFG_RDCH2_DEF,0x000000ff }
		,{ RED_SS3_CFG_RDCH2 , RED_SS_CFG_RDCH2_DEF,0x000000ff }
		,{ RED_NI0_CFG_PAUSE_3_TIME , RED_NI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_3_TIME , RED_NI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_3_TIME , RED_NI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_3_TIME , RED_NI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI0_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI1_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI2_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI3_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI4_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI5_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI6_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_HI7_CFG_DEBUG_PORT , RED_HI_CFG_DEBUG_PORT_DEF,0x0000003f }
		,{ RED_CI0_GBE_CFG , RED_CI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI0_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI1_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI2_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI3_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI4_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI5_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI6_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_HI7_GBE_CFG_PAUSE , RED_HI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_BI0_RX_VIF_OFFSET , RED_BI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI0_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI1_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI2_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI3_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI4_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI5_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI6_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI7_GBE_CFG_RX , RED_HI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_HI0_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_1_TIME , RED_HI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_BI0_GBE_CFG_RMA_FC_DA_LO , RED_BI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI0_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_2_TIME , RED_HI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_CI0_NON_FCOE_TX_COS_MAP + 0, RED_CI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_CI0_NON_FCOE_TX_COS_MAP + 1, RED_CI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_NF_CFG_REG1 , RED_NF_CFG_REG1_DEF,0x037ff7ff }
		,{ RED_CI0_CFG_MAX_CMD_SIZE , RED_CI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_SS0_CFG_CNTL_MEMIF , RED_SS_CFG_CNTL_MEMIF_DEF,0x000fffff }
		,{ RED_SS1_CFG_CNTL_MEMIF , RED_SS_CFG_CNTL_MEMIF_DEF,0x000fffff }
		,{ RED_SS2_CFG_CNTL_MEMIF , RED_SS_CFG_CNTL_MEMIF_DEF,0x000fffff }
		,{ RED_SS3_CFG_CNTL_MEMIF , RED_SS_CFG_CNTL_MEMIF_DEF,0x000fffff }
		,{ RED_SS0_CFG_FRH0_INFO1 , RED_SS_CFG_FRH0_INFO1_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH0_INFO1 , RED_SS_CFG_FRH0_INFO1_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH0_INFO1 , RED_SS_CFG_FRH0_INFO1_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH0_INFO1 , RED_SS_CFG_FRH0_INFO1_DEF,0x01ffffff }
		,{ RED_HI0_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI1_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI2_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI3_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI4_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI5_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI6_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI7_FCOE_TX_DEFAULT_VNTAG , RED_HI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_BI0_FCOE_QTAG_RX , RED_BI_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_BI0_GBE_CFG_PAUSE_CFC_OPCODE , RED_BI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI0_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI1_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI2_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI3_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI4_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI5_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI6_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI7_CFG_SPARE , RED_HI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_HI0_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR18 , RED_HI_FWD_VECTOR18_DEF,0x77777777 }
		,{ RED_NI0_CFG_PAUSE_2_TIME , RED_NI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_2_TIME , RED_NI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_2_TIME , RED_NI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_2_TIME , RED_NI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_NI0_CFG_RMA_SA_HI , RED_NI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_NI1_CFG_RMA_SA_HI , RED_NI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_NI2_CFG_RMA_SA_HI , RED_NI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_NI3_CFG_RMA_SA_HI , RED_NI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_BI0_CFG , RED_BI_CFG_DEF,0x00000001 }
		,{ RED_CI0_RX_VIF_MAX , RED_CI_RX_VIF_MAX_DEF,0x00000fff }
		,{ RED_BI0_CFG_ETH_TYPE_FCOE , RED_BI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_SS0_CFG_REQ_TO , RED_SS_CFG_REQ_TO_DEF,0x000003ff }
		,{ RED_SS1_CFG_REQ_TO , RED_SS_CFG_REQ_TO_DEF,0x000003ff }
		,{ RED_SS2_CFG_REQ_TO , RED_SS_CFG_REQ_TO_DEF,0x000003ff }
		,{ RED_SS3_CFG_REQ_TO , RED_SS_CFG_REQ_TO_DEF,0x000003ff }
		,{ RED_BI0_FWD_VECTOR0 , RED_BI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI0_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR9 , RED_HI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_BI0_TX_VIF_MIN , RED_BI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_NI0_CFG_ETH_TYPE_CMTAG , RED_NI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_NI1_CFG_ETH_TYPE_CMTAG , RED_NI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_NI2_CFG_ETH_TYPE_CMTAG , RED_NI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_NI3_CFG_ETH_TYPE_CMTAG , RED_NI_CFG_ETH_TYPE_CMTAG_DEF,0x0000ffff }
		,{ RED_CI0_RX_VIF_MIN , RED_CI_RX_VIF_MIN_DEF,0x00000fff }
		,{ RED_NI0_FLOW_CONTROL_Q2COS_MAP , RED_NI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_NI1_FLOW_CONTROL_Q2COS_MAP , RED_NI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_NI2_FLOW_CONTROL_Q2COS_MAP , RED_NI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_NI3_FLOW_CONTROL_Q2COS_MAP , RED_NI_FLOW_CONTROL_Q2COS_MAP_DEF,0xffffffff }
		,{ RED_BI0_GBE_CFG_MII , RED_BI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_HI0_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_3_TIME , RED_HI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI0_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI1_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI2_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI3_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI4_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI5_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI6_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_HI7_GBE_CFG_MII_MDC_PERIOD , RED_HI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_CI0_GBE_CFG_RX , RED_CI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_CI0_GBE_CFG_PAUSE_2_TIME , RED_CI_GBE_CFG_PAUSE_2_TIME_DEF,0x0000ffff }
		,{ RED_BI0_CFG_PAUSE_6_TIME , RED_BI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_BI0_NON_FCOE_QTAG_TX , RED_BI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_BI0_FWD_VECTOR9 , RED_BI_FWD_VECTOR9_DEF,0x77777777 }
		,{ RED_HI0_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI1_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI2_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI3_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI4_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI5_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI6_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI7_GBE_CFG_RMA_SA_HI , RED_HI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI0_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI1_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI2_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI3_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI4_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI5_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI6_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI7_TX_VIF_OFFSET , RED_HI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI0_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR21 , RED_HI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_HI0_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR31 , RED_HI_FWD_VECTOR31_DEF,0x77777777 }
		,{ RED_BI0_GBE_CFG_RMA_SA_HI , RED_BI_GBE_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR21 , RED_BI_FWD_VECTOR21_DEF,0x77777777 }
		,{ RED_NI0_MAC_DIAG , RED_NI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_NI1_MAC_DIAG , RED_NI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_NI2_MAC_DIAG , RED_NI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_NI3_MAC_DIAG , RED_NI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_BI0_FWD_VECTOR19 , RED_BI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_NI0_MAC_USER_PAUSE_MCAST_LO , RED_NI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_NI1_MAC_USER_PAUSE_MCAST_LO , RED_NI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_NI2_MAC_USER_PAUSE_MCAST_LO , RED_NI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_NI3_MAC_USER_PAUSE_MCAST_LO , RED_NI_MAC_USER_PAUSE_MCAST_LO_DEF_B,0xffffffff }
		,{ RED_NI0_CFG_ETH_TYPE_CMD , RED_NI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_NI1_CFG_ETH_TYPE_CMD , RED_NI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_NI2_CFG_ETH_TYPE_CMD , RED_NI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_NI3_CFG_ETH_TYPE_CMD , RED_NI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI0_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI1_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI2_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI3_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI4_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI5_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI6_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI7_CFG_RMA_SA_HI , RED_HI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_NI0_MAC_USER_PAUSE + 0, RED_NI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_NI0_MAC_USER_PAUSE + 1, RED_NI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_NI1_MAC_USER_PAUSE + 0, RED_NI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_NI1_MAC_USER_PAUSE + 1, RED_NI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_NI2_MAC_USER_PAUSE + 0, RED_NI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_NI2_MAC_USER_PAUSE + 1, RED_NI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_NI3_MAC_USER_PAUSE + 0, RED_NI_MAC_USER_PAUSE_00_DEF_B,0xffffffff }
		,{ RED_NI3_MAC_USER_PAUSE + 1, RED_NI_MAC_USER_PAUSE_01_DEF,0x00000003 }
		,{ RED_NF_CFG_DEBUG , RED_NF_CFG_DEBUG_DEF,0x0000001f }
		,{ RED_SS0_CFG_FRH3_INFO2 , RED_SS_CFG_FRH3_INFO2_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH3_INFO2 , RED_SS_CFG_FRH3_INFO2_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH3_INFO2 , RED_SS_CFG_FRH3_INFO2_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH3_INFO2 , RED_SS_CFG_FRH3_INFO2_DEF,0x01ffffff }
		,{ RED_BI0_TX_VIF_OFFSET , RED_BI_TX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_CI0_GBE_CFG_PAUSE_CFC_OPCODE , RED_CI_GBE_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI0_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI1_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI2_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI3_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI4_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI5_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI6_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_HI7_CFG_MAX_CMD_SIZE , RED_HI_CFG_MAX_CMD_SIZE_DEF,0x000000ff }
		,{ RED_NI0_CFG_PAUSE_CFC_OPCODE , RED_NI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_NI1_CFG_PAUSE_CFC_OPCODE , RED_NI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_NI2_CFG_PAUSE_CFC_OPCODE , RED_NI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_NI3_CFG_PAUSE_CFC_OPCODE , RED_NI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_NI0_CFG_CODE_PAUSE , RED_NI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_NI1_CFG_CODE_PAUSE , RED_NI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_NI2_CFG_CODE_PAUSE , RED_NI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_NI3_CFG_CODE_PAUSE , RED_NI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_NI0_DROP_FWD_RANGE , RED_NI_DROP_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_DROP_FWD_RANGE , RED_NI_DROP_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_DROP_FWD_RANGE , RED_NI_DROP_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_DROP_FWD_RANGE , RED_NI_DROP_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI0_CFG_PAUSE_SAMPLE_TIMER , RED_NI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_NI1_CFG_PAUSE_SAMPLE_TIMER , RED_NI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_NI2_CFG_PAUSE_SAMPLE_TIMER , RED_NI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_NI3_CFG_PAUSE_SAMPLE_TIMER , RED_NI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_NI0_CFG_ETH_TYPE_VNTAG , RED_NI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_NI1_CFG_ETH_TYPE_VNTAG , RED_NI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_NI2_CFG_ETH_TYPE_VNTAG , RED_NI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_NI3_CFG_ETH_TYPE_VNTAG , RED_NI_CFG_ETH_TYPE_VNTAG_DEF,0x0000ffff }
		,{ RED_CI0_FLOW_CONTROL_COS2Q_MAP , RED_CI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_BI0_GBE_CFG_MII_MDC_PERIOD , RED_BI_GBE_CFG_MII_MDC_PERIOD_DEF,0x000000ff }
		,{ RED_SS0_CFG_RESRC0 , RED_SS_CFG_RESRC0_DEF,0x000000ff }
		,{ RED_SS1_CFG_RESRC0 , RED_SS_CFG_RESRC0_DEF,0x000000ff }
		,{ RED_SS2_CFG_RESRC0 , RED_SS_CFG_RESRC0_DEF,0x000000ff }
		,{ RED_SS3_CFG_RESRC0 , RED_SS_CFG_RESRC0_DEF,0x000000ff }
		,{ RED_HI0_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI1_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI2_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI3_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI4_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI5_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI6_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_HI7_GBE_CFG_RMA_FC_DA_LO , RED_HI_GBE_CFG_RMA_FC_DA_LO_DEF,0xffffffff }
		,{ RED_NI0_HIF5_FWD_RANGE , RED_NI_HIF5_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF5_FWD_RANGE , RED_NI_HIF5_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF5_FWD_RANGE , RED_NI_HIF5_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF5_FWD_RANGE , RED_NI_HIF5_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_HI0_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI1_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI2_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI3_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI4_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI5_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI6_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_HI7_MAC_ADDR_HI , RED_HI_MAC_ADDR_HI_DEF,0x0000ffff }
		,{ RED_BI0_GBE_CFG_RMA_FC_DA_HI , RED_BI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_BI0_CFG_PAUSE_5_TIME , RED_BI_CFG_PAUSE_5_TIME_DEF,0x0000000f }
		,{ RED_HI0_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI1_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI2_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI3_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI4_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI5_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI6_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI7_FCOE_QTAG_TX , RED_HI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_NI0_MAC_ADDR_LO , RED_NI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_NI1_MAC_ADDR_LO , RED_NI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_NI2_MAC_ADDR_LO , RED_NI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_NI3_MAC_ADDR_LO , RED_NI_MAC_ADDR_LO_DEF,0xffffffff }
		,{ RED_BI0_TX_VIF_MAX , RED_BI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_SS0_CFG_WR_PORT4 , RED_SS_CFG_WR_PORT4_DEF,0x001fffff }
		,{ RED_SS1_CFG_WR_PORT4 , RED_SS_CFG_WR_PORT4_DEF,0x001fffff }
		,{ RED_SS2_CFG_WR_PORT4 , RED_SS_CFG_WR_PORT4_DEF,0x001fffff }
		,{ RED_SS3_CFG_WR_PORT4 , RED_SS_CFG_WR_PORT4_DEF,0x001fffff }
		,{ RED_CI0_PORT_CFG , RED_CI_PORT_CFG_DEF,0x00003fff }
		,{ RED_HI0_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI1_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI2_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI3_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI4_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI5_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI6_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_HI7_GBE_CFG_RMA_FC_DA_HI , RED_HI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_SS0_CFG_RDCH3 , RED_SS_CFG_RDCH3_DEF,0x000000ff }
		,{ RED_SS1_CFG_RDCH3 , RED_SS_CFG_RDCH3_DEF,0x000000ff }
		,{ RED_SS2_CFG_RDCH3 , RED_SS_CFG_RDCH3_DEF,0x000000ff }
		,{ RED_SS3_CFG_RDCH3 , RED_SS_CFG_RDCH3_DEF,0x000000ff }
		,{ RED_HI0_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR27 , RED_HI_FWD_VECTOR27_DEF,0x77777777 }
		,{ RED_HI0_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI1_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI2_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI3_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI4_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI5_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI6_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI7_SW_RST , RED_HI_SW_RST_DEF,0x0003ffff }
		,{ RED_NI0_CFG_PAUSE_4_TIME , RED_NI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_4_TIME , RED_NI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_4_TIME , RED_NI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_4_TIME , RED_NI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_SS0_CFG_RESRC1 , RED_SS_CFG_RESRC1_DEF,0x000000ff }
		,{ RED_SS1_CFG_RESRC1 , RED_SS_CFG_RESRC1_DEF,0x000000ff }
		,{ RED_SS2_CFG_RESRC1 , RED_SS_CFG_RESRC1_DEF,0x000000ff }
		,{ RED_SS3_CFG_RESRC1 , RED_SS_CFG_RESRC1_DEF,0x000000ff }
		,{ RED_CI0_GBE_CFG_PAUSE_0_TIME , RED_CI_GBE_CFG_PAUSE_0_TIME_DEF,0x0000ffff }
		,{ RED_HI0_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_RX_DEFAULT_VNTAG , RED_HI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_CI0_NON_FCOE_RX_COS_MAP + 0, RED_CI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_CI0_NON_FCOE_RX_COS_MAP + 1, RED_CI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_FWD_VECTOR10 , RED_BI_FWD_VECTOR10_DEF,0x77777777 }
		,{ RED_NI0_CFG_PAUSE_FRAC_TIME , RED_NI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_NI1_CFG_PAUSE_FRAC_TIME , RED_NI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_NI2_CFG_PAUSE_FRAC_TIME , RED_NI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_NI3_CFG_PAUSE_FRAC_TIME , RED_NI_CFG_PAUSE_FRAC_TIME_DEF,0x000000ff }
		,{ RED_BI0_GBE_CFG_RX , RED_BI_GBE_CFG_RX_DEF,0x003fffff }
		,{ RED_NI0_NI_VERSION , RED_NI_NI_VERSION_DEF_B,0xffffffff }
		,{ RED_NI1_NI_VERSION , RED_NI_NI_VERSION_DEF_B,0xffffffff }
		,{ RED_NI2_NI_VERSION , RED_NI_NI_VERSION_DEF_B,0xffffffff }
		,{ RED_NI3_NI_VERSION , RED_NI_NI_VERSION_DEF_B,0xffffffff }
		,{ RED_NI0_CFG_ETH_TYPE_FCOE , RED_NI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_NI1_CFG_ETH_TYPE_FCOE , RED_NI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_NI2_CFG_ETH_TYPE_FCOE , RED_NI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_NI3_CFG_ETH_TYPE_FCOE , RED_NI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_NI0_MAC_TX_SECTION , RED_NI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_NI1_MAC_TX_SECTION , RED_NI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_NI2_MAC_TX_SECTION , RED_NI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_NI3_MAC_TX_SECTION , RED_NI_MAC_TX_SECTION_DEF,0xffffffff }
		,{ RED_NI0_FCOE_RX_DEFAULT_VNTAG , RED_NI_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI1_FCOE_RX_DEFAULT_VNTAG , RED_NI_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI2_FCOE_RX_DEFAULT_VNTAG , RED_NI_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI3_FCOE_RX_DEFAULT_VNTAG , RED_NI_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_MISC_MDIO_MDC_OE , RED_MISC_MDIO_MDC_OE_DEF,0x00000007 }
		,{ RED_BI0_NON_FCOE_RX_DEFAULT_VNTAG , RED_BI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_BI0_FWD_VECTOR8 , RED_BI_FWD_VECTOR8_DEF,0x77777777 }
		,{ RED_HI0_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_HI1_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_HI2_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_HI3_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_HI4_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_HI5_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_HI6_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_HI7_MAC_USER_PAUSE_MCAST_HI , RED_HI_MAC_USER_PAUSE_MCAST_HI_DEF_B,0x0000ffff }
		,{ RED_SS0_CFG_RESRC2 , RED_SS_CFG_RESRC2_DEF,0x000000ff }
		,{ RED_SS1_CFG_RESRC2 , RED_SS_CFG_RESRC2_DEF,0x000000ff }
		,{ RED_SS2_CFG_RESRC2 , RED_SS_CFG_RESRC2_DEF,0x000000ff }
		,{ RED_SS3_CFG_RESRC2 , RED_SS_CFG_RESRC2_DEF,0x000000ff }
		,{ RED_BI0_CFG_PAUSE_SAMPLE_TIMER , RED_BI_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_BI0_FCOE_RX_DEFAULT_VNTAG , RED_BI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI0_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI1_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI2_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI3_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI4_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI5_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI6_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI7_CLASS_XOFF , RED_HI_CLASS_XOFF_DEF,0x000fffff }
		,{ RED_HI0_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR22 , RED_HI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI0_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI1_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI2_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI3_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI4_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI5_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI6_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI7_FLOW_CONTROL_COS2Q_MAP , RED_HI_FLOW_CONTROL_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH2_INFO3 , RED_SS_CFG_FRH2_INFO3_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH2_INFO3 , RED_SS_CFG_FRH2_INFO3_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH2_INFO3 , RED_SS_CFG_FRH2_INFO3_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH2_INFO3 , RED_SS_CFG_FRH2_INFO3_DEF,0x01ffffff }
		,{ RED_HI0_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR19 , RED_HI_FWD_VECTOR19_DEF,0x77777777 }
		,{ RED_SS0_CFG_RDCH0 , RED_SS_CFG_RDCH0_DEF,0x000000ff }
		,{ RED_SS1_CFG_RDCH0 , RED_SS_CFG_RDCH0_DEF,0x000000ff }
		,{ RED_SS2_CFG_RDCH0 , RED_SS_CFG_RDCH0_DEF,0x000000ff }
		,{ RED_SS3_CFG_RDCH0 , RED_SS_CFG_RDCH0_DEF,0x000000ff }
		,{ RED_CI0_GBE_CFG_TX_FLUSH_EN , RED_CI_GBE_CFG_TX_FLUSH_EN_DEF,0x00000001 }
		,{ RED_NI0_CFG_PAUSE_1_TIME , RED_NI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_1_TIME , RED_NI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_1_TIME , RED_NI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_1_TIME , RED_NI_CFG_PAUSE_1_TIME_DEF,0x0000000f }
		,{ RED_SS0_CFG_WR_PORT0 , RED_SS_CFG_WR_PORT0_DEF,0x001fffff }
		,{ RED_SS1_CFG_WR_PORT0 , RED_SS_CFG_WR_PORT0_DEF,0x001fffff }
		,{ RED_SS2_CFG_WR_PORT0 , RED_SS_CFG_WR_PORT0_DEF,0x001fffff }
		,{ RED_SS3_CFG_WR_PORT0 , RED_SS_CFG_WR_PORT0_DEF,0x001fffff }
		,{ RED_NF_CFG_REG0 , RED_NF_CFG_REG0_DEF,0x007ff7ff }
		,{ RED_HI0_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI1_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI2_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI3_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI4_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI5_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI6_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_HI7_FCOE_RX_DEFAULT_VNTAG , RED_HI_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_NI0_CFG_PAUSE_FC_LIMIT , RED_NI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_NI1_CFG_PAUSE_FC_LIMIT , RED_NI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_NI2_CFG_PAUSE_FC_LIMIT , RED_NI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_NI3_CFG_PAUSE_FC_LIMIT , RED_NI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_CI0_CFG_CI_VERSION , RED_CI_CFG_CI_VERSION_DEF,0xffffffff }
		,{ RED_HI0_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI1_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI2_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI3_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI4_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI5_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI6_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI7_CFG_PAUSE_TIME , RED_HI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI0_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI1_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI2_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI3_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI4_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI5_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI6_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_HI7_CFG_PAUSE , RED_HI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_CI0_NON_FCOE_QTAG_RX , RED_CI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_NI0_HIF6_FWD_RANGE , RED_NI_HIF6_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF6_FWD_RANGE , RED_NI_HIF6_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF6_FWD_RANGE , RED_NI_HIF6_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF6_FWD_RANGE , RED_NI_HIF6_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI0_CFG_PAUSE_0_TIME , RED_NI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_0_TIME , RED_NI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_0_TIME , RED_NI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_0_TIME , RED_NI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_NI0_NON_FCOE_COS2Q_MAP , RED_NI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI1_NON_FCOE_COS2Q_MAP , RED_NI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI2_NON_FCOE_COS2Q_MAP , RED_NI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI3_NON_FCOE_COS2Q_MAP , RED_NI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_BI0_CFG_PAUSE_0_TIME , RED_BI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI0_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_7_TIME , RED_HI_CFG_PAUSE_7_TIME_DEF,0x0000000f }
		,{ RED_BI0_NON_FCOE_COS2Q_MAP , RED_BI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_SS0_CFG_DEBUG , RED_SS_CFG_DEBUG_DEF,0x0000003f }
		,{ RED_SS1_CFG_DEBUG , RED_SS_CFG_DEBUG_DEF,0x0000003f }
		,{ RED_SS2_CFG_DEBUG , RED_SS_CFG_DEBUG_DEF,0x0000003f }
		,{ RED_SS3_CFG_DEBUG , RED_SS_CFG_DEBUG_DEF,0x0000003f }
		,{ RED_HI0_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR3 , RED_HI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_NI0_MDIO_MASTER , RED_NI_MDIO_MASTER_DEF,0x0001ffff }
		,{ RED_NI1_MDIO_MASTER , RED_NI_MDIO_MASTER_DEF,0x0001ffff }
		,{ RED_NI2_MDIO_MASTER , RED_NI_MDIO_MASTER_DEF,0x0001ffff }
		,{ RED_NI3_MDIO_MASTER , RED_NI_MDIO_MASTER_DEF,0x0001ffff }
		,{ RED_SS0_CFG_DDROP , RED_SS_CFG_DDROP_DEF,0x000fffff }
		,{ RED_SS1_CFG_DDROP , RED_SS_CFG_DDROP_DEF,0x000fffff }
		,{ RED_SS2_CFG_DDROP , RED_SS_CFG_DDROP_DEF,0x000fffff }
		,{ RED_SS3_CFG_DDROP , RED_SS_CFG_DDROP_DEF,0x000fffff }
		,{ RED_BI0_FWD_VECTOR30 , RED_BI_FWD_VECTOR30_DEF,0x77777777 }
		,{ RED_BI0_CFG_RMA_SA_HI , RED_BI_CFG_RMA_SA_HI_DEF,0x0000ffff }
		,{ RED_HI0_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_4_TIME , RED_HI_CFG_PAUSE_4_TIME_DEF,0x0000000f }
		,{ RED_HI0_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI1_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI2_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI3_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI4_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI5_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI6_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_HI7_CFG_PAUSE_0_TIME , RED_HI_CFG_PAUSE_0_TIME_DEF,0x0000000f }
		,{ RED_NI0_CIF_FWD_RANGE , RED_NI_CIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_CIF_FWD_RANGE , RED_NI_CIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_CIF_FWD_RANGE , RED_NI_CIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_CIF_FWD_RANGE , RED_NI_CIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_CI0_GBE_CFG_PAUSE_3_TIME , RED_CI_GBE_CFG_PAUSE_3_TIME_DEF,0x0000ffff }
		,{ RED_HI0_HI_VERSION , RED_HI_HI_VERSION_DEF_B,0xffffffff }
		,{ RED_HI1_HI_VERSION , RED_HI_HI_VERSION_DEF_B,0xffffffff }
		,{ RED_HI2_HI_VERSION , RED_HI_HI_VERSION_DEF_B,0xffffffff }
		,{ RED_HI3_HI_VERSION , RED_HI_HI_VERSION_DEF_B,0xffffffff }
		,{ RED_HI4_HI_VERSION , RED_HI_HI_VERSION_DEF_B,0xffffffff }
		,{ RED_HI5_HI_VERSION , RED_HI_HI_VERSION_DEF_B,0xffffffff }
		,{ RED_HI6_HI_VERSION , RED_HI_HI_VERSION_DEF_B,0xffffffff }
		,{ RED_HI7_HI_VERSION , RED_HI_HI_VERSION_DEF_B,0xffffffff }
		,{ RED_CI0_GBE_CFG_RMA_SA_LO , RED_CI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_BI0_HASH_CHANNEL1 , RED_BI_HASH_CHANNEL1_DEF,0x0001f3ff }
		,{ RED_SS0_CFG_CLASS_MAX2 , RED_SS_CFG_CLASS_MAX2_DEF,0x7f7f7f7f }
		,{ RED_SS1_CFG_CLASS_MAX2 , RED_SS_CFG_CLASS_MAX2_DEF,0x7f7f7f7f }
		,{ RED_SS2_CFG_CLASS_MAX2 , RED_SS_CFG_CLASS_MAX2_DEF,0x7f7f7f7f }
		,{ RED_SS3_CFG_CLASS_MAX2 , RED_SS_CFG_CLASS_MAX2_DEF,0x7f7f7f7f }
		,{ RED_MISC_CFG_DEBUG_PORT , RED_MISC_CFG_DEBUG_PORT_DEF,0x0000001f }
		,{ RED_NI0_CFG_PAUSE_6_TIME , RED_NI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_NI1_CFG_PAUSE_6_TIME , RED_NI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_NI2_CFG_PAUSE_6_TIME , RED_NI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_NI3_CFG_PAUSE_6_TIME , RED_NI_CFG_PAUSE_6_TIME_DEF,0x0000000f }
		,{ RED_CI0_CFG_ETH_TYPE_FCOE , RED_CI_CFG_ETH_TYPE_FCOE_DEF,0x0000ffff }
		,{ RED_HI0_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI1_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI2_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI3_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI4_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI5_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI6_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI7_GBE_CFG , RED_HI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI0_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI1_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI2_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI3_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI4_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI5_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI6_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_HI7_TX_VIF_MAX , RED_HI_TX_VIF_MAX_DEF,0x00000fff }
		,{ RED_BI0_FWD_VECTOR11 , RED_BI_FWD_VECTOR11_DEF,0x77777777 }
		,{ RED_HI0_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI1_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI2_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI3_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI4_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI5_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI6_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_HI7_CFG_PAUSE_FC_LIMIT , RED_HI_CFG_PAUSE_FC_LIMIT_DEF,0x000fffff }
		,{ RED_SS0_CFG_FRM_TO , RED_SS_CFG_FRM_TO_DEF,0x000007ff }
		,{ RED_SS1_CFG_FRM_TO , RED_SS_CFG_FRM_TO_DEF,0x000007ff }
		,{ RED_SS2_CFG_FRM_TO , RED_SS_CFG_FRM_TO_DEF,0x000007ff }
		,{ RED_SS3_CFG_FRM_TO , RED_SS_CFG_FRM_TO_DEF,0x000007ff }
		,{ RED_HI0_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI1_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI2_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI3_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI4_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI5_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI6_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI7_RX_VIF_OFFSET , RED_HI_RX_VIF_OFFSET_DEF,0x00000fff }
		,{ RED_HI0_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI1_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI2_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI3_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI4_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI5_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI6_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI7_CFG_PAUSE_CFC_OPCODE , RED_HI_CFG_PAUSE_CFC_OPCODE_DEF,0x0000ffff }
		,{ RED_HI0_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI1_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI2_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI3_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI4_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI5_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI6_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_HI7_CFG_ETHERCHANNEL , RED_HI_CFG_ETHERCHANNEL_DEF,0x000000ff }
		,{ RED_SS0_CFG_FRH1_INFO4 , RED_SS_CFG_FRH1_INFO4_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH1_INFO4 , RED_SS_CFG_FRH1_INFO4_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH1_INFO4 , RED_SS_CFG_FRH1_INFO4_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH1_INFO4 , RED_SS_CFG_FRH1_INFO4_DEF,0x01ffffff }
		,{ RED_SS0_CFG_RESRC4 , RED_SS_CFG_RESRC4_DEF,0x000000ff }
		,{ RED_SS1_CFG_RESRC4 , RED_SS_CFG_RESRC4_DEF,0x000000ff }
		,{ RED_SS2_CFG_RESRC4 , RED_SS_CFG_RESRC4_DEF,0x000000ff }
		,{ RED_SS3_CFG_RESRC4 , RED_SS_CFG_RESRC4_DEF,0x000000ff }
		,{ RED_BI0_FCOE_QTAG_TX , RED_BI_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI0_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI1_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI2_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI3_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI4_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI5_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI6_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_HI7_MAC_DIAG , RED_HI_MAC_DIAG_DEF,0x0007ffff }
		,{ RED_NI0_CFG_PAUSE , RED_NI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_NI1_CFG_PAUSE , RED_NI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_NI2_CFG_PAUSE , RED_NI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_NI3_CFG_PAUSE , RED_NI_CFG_PAUSE_DEF,0x00ffffff }
		,{ RED_BI0_FWD_VECTOR3 , RED_BI_FWD_VECTOR3_DEF,0x77777777 }
		,{ RED_BI0_GBE_CFG_RMA_FC , RED_BI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH0_INFO2 , RED_SS_CFG_FRH0_INFO2_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH0_INFO2 , RED_SS_CFG_FRH0_INFO2_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH0_INFO2 , RED_SS_CFG_FRH0_INFO2_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH0_INFO2 , RED_SS_CFG_FRH0_INFO2_DEF,0x01ffffff }
		,{ RED_CI0_GBE_CFG_PAUSE , RED_CI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_BI0_FWD_VECTOR23 , RED_BI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_MISC_CFG_AVAGO , RED_MISC_CFG_AVAGO_DEF,0x00000003 }
		,{ RED_HI0_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI1_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI2_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI3_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI4_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI5_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI6_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_HI7_GBE_CFG_RMA_SA_LO , RED_HI_GBE_CFG_RMA_SA_LO_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH2_INFO4 , RED_SS_CFG_FRH2_INFO4_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH2_INFO4 , RED_SS_CFG_FRH2_INFO4_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH2_INFO4 , RED_SS_CFG_FRH2_INFO4_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH2_INFO4 , RED_SS_CFG_FRH2_INFO4_DEF,0x01ffffff }
		,{ RED_CI0_GBE_CFG_RMA_FC_DA_HI , RED_CI_GBE_CFG_RMA_FC_DA_HI_DEF,0x0000ffff }
		,{ RED_MISC_CFG_I2C_DRV , RED_MISC_CFG_I2C_DRV_DEF,0xffffffff }
		,{ RED_HI0_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI0_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI1_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI1_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI2_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI2_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI3_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI3_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI4_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI4_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI5_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI5_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI6_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI6_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI7_FCOE_RX_COS_MAP + 0, RED_HI_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI7_FCOE_RX_COS_MAP + 1, RED_HI_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_FCOE_COS2Q_MAP , RED_BI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_CI0_GBE_CFG_TX_AN_CONFIG_WORD , RED_CI_GBE_CFG_TX_AN_CONFIG_WORD_DEF,0x0000ffff }
		,{ RED_BI0_CFG_PAUSE_3_TIME , RED_BI_CFG_PAUSE_3_TIME_DEF,0x0000000f }
		,{ RED_HI0_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR2 , RED_HI_FWD_VECTOR2_DEF,0x77777777 }
		,{ RED_BI0_CFG_PAUSE_TIME , RED_BI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI0_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI1_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI2_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI3_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI4_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI5_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI6_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_HI7_GBE_CFG_GBE , RED_HI_GBE_CFG_GBE_DEF,0x00000001 }
		,{ RED_CI0_GBE_CFG_PAUSE_7_TIME , RED_CI_GBE_CFG_PAUSE_7_TIME_DEF,0x0000ffff }
		,{ RED_SS0_CFG_FRH2_INFO2 , RED_SS_CFG_FRH2_INFO2_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH2_INFO2 , RED_SS_CFG_FRH2_INFO2_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH2_INFO2 , RED_SS_CFG_FRH2_INFO2_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH2_INFO2 , RED_SS_CFG_FRH2_INFO2_DEF,0x01ffffff }
		,{ RED_NI0_HIF7_FWD_RANGE , RED_NI_HIF7_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF7_FWD_RANGE , RED_NI_HIF7_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF7_FWD_RANGE , RED_NI_HIF7_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF7_FWD_RANGE , RED_NI_HIF7_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_BI0_FWD_VECTOR6 , RED_BI_FWD_VECTOR6_DEF,0x77777777 }
		,{ RED_SS0_CFG_STATS_CONF_SEL , RED_SS_CFG_STATS_CONF_SEL_DEF,0x000000ff }
		,{ RED_SS1_CFG_STATS_CONF_SEL , RED_SS_CFG_STATS_CONF_SEL_DEF,0x000000ff }
		,{ RED_SS2_CFG_STATS_CONF_SEL , RED_SS_CFG_STATS_CONF_SEL_DEF,0x000000ff }
		,{ RED_SS3_CFG_STATS_CONF_SEL , RED_SS_CFG_STATS_CONF_SEL_DEF,0x000000ff }
		,{ RED_HI0_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI1_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI2_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI3_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI4_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI5_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI6_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_HI7_HASH_CHANNEL0 , RED_HI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_CI0_FCOE_TX_DEFAULT_VNTAG , RED_CI_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH0_INFO0 , RED_SS_CFG_FRH0_INFO0_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH0_INFO0 , RED_SS_CFG_FRH0_INFO0_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH0_INFO0 , RED_SS_CFG_FRH0_INFO0_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH0_INFO0 , RED_SS_CFG_FRH0_INFO0_DEF,0x01ffffff }
		,{ RED_CI0_TX_VIF_MIN , RED_CI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI0_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR23 , RED_HI_FWD_VECTOR23_DEF,0x77777777 }
		,{ RED_BI0_HASH_CHANNEL0 , RED_BI_HASH_CHANNEL0_DEF,0x0001f3ff }
		,{ RED_BI0_CFG_PAUSE_TIME_UNIT , RED_BI_CFG_PAUSE_TIME_UNIT_DEF,0x0000ffff }
		,{ RED_MISC_SW_RST , RED_MISC_SW_RST_DEF,0x0001ffff }
		,{ RED_BI0_NON_FCOE_RX_COS_MAP + 0, RED_BI_NON_FCOE_RX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_BI0_NON_FCOE_RX_COS_MAP + 1, RED_BI_NON_FCOE_RX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_CI0_NON_FCOE_RX_DEFAULT_VNTAG , RED_CI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_SS0_CFG_RDCH1 , RED_SS_CFG_RDCH1_DEF,0x000000ff }
		,{ RED_SS1_CFG_RDCH1 , RED_SS_CFG_RDCH1_DEF,0x000000ff }
		,{ RED_SS2_CFG_RDCH1 , RED_SS_CFG_RDCH1_DEF,0x000000ff }
		,{ RED_SS3_CFG_RDCH1 , RED_SS_CFG_RDCH1_DEF,0x000000ff }
		,{ RED_SS0_CFG_DDROP_THRESHOLD , RED_SS_CFG_DDROP_THRESHOLD_DEF,0xffffffff }
		,{ RED_SS1_CFG_DDROP_THRESHOLD , RED_SS_CFG_DDROP_THRESHOLD_DEF,0xffffffff }
		,{ RED_SS2_CFG_DDROP_THRESHOLD , RED_SS_CFG_DDROP_THRESHOLD_DEF,0xffffffff }
		,{ RED_SS3_CFG_DDROP_THRESHOLD , RED_SS_CFG_DDROP_THRESHOLD_DEF,0xffffffff }
		,{ RED_BI0_PKT_LPBK , RED_BI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_NI0_SW_RST , RED_NI_SW_RST_DEF,0x0003ffff }
		,{ RED_NI1_SW_RST , RED_NI_SW_RST_DEF,0x0003ffff }
		,{ RED_NI2_SW_RST , RED_NI_SW_RST_DEF,0x0003ffff }
		,{ RED_NI3_SW_RST , RED_NI_SW_RST_DEF,0x0003ffff }
		,{ RED_HI0_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR1 , RED_HI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_BI0_FWD_VECTOR20 , RED_BI_FWD_VECTOR20_DEF,0x77777777 }
		,{ RED_HI0_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI1_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI2_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI3_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI4_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI5_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI6_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI7_TX_VIF_MIN , RED_HI_TX_VIF_MIN_DEF,0x00000fff }
		,{ RED_HI0_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI1_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI2_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI3_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI4_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI5_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI6_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_HI7_IGNORE_RX_SIG_STRENGTH , RED_HI_IGNORE_RX_SIG_STRENGTH_DEF,0x0000000f }
		,{ RED_CI0_GBE_CFG_PAUSE_SAMPLE_TIMER , RED_CI_GBE_CFG_PAUSE_SAMPLE_TIMER_DEF,0x000fffff }
		,{ RED_CI0_CFG_ETH_TYPE_STAG , RED_CI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_NI0_NON_FCOE_RX_DEFAULT_VNTAG , RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI1_NON_FCOE_RX_DEFAULT_VNTAG , RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI2_NON_FCOE_RX_DEFAULT_VNTAG , RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_NI3_NON_FCOE_RX_DEFAULT_VNTAG , RED_NI_NON_FCOE_RX_DEFAULT_VNTAG_DEF,0x000007ff }
		,{ RED_HI0_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR17 , RED_HI_FWD_VECTOR17_DEF,0x77777777 }
		,{ RED_BI0_CFG_PAUSE_2_TIME , RED_BI_CFG_PAUSE_2_TIME_DEF,0x0000000f }
		,{ RED_NI0_FCOE_COS2Q_MAP , RED_NI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI1_FCOE_COS2Q_MAP , RED_NI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI2_FCOE_COS2Q_MAP , RED_NI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI3_FCOE_COS2Q_MAP , RED_NI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_NI0_CFG_EG_NSPI_TIMER , RED_NI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_NI1_CFG_EG_NSPI_TIMER , RED_NI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_NI2_CFG_EG_NSPI_TIMER , RED_NI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_NI3_CFG_EG_NSPI_TIMER , RED_NI_CFG_EG_NSPI_TIMER_DEF,0x0000ffff }
		,{ RED_BI0_FWD_VECTOR12 , RED_BI_FWD_VECTOR12_DEF,0x77777777 }
		,{ RED_SS0_CFG_GLB_PAUSE4 , RED_SS_CFG_GLB_PAUSE4_DEF,0x00ffffff }
		,{ RED_SS1_CFG_GLB_PAUSE4 , RED_SS_CFG_GLB_PAUSE4_DEF,0x00ffffff }
		,{ RED_SS2_CFG_GLB_PAUSE4 , RED_SS_CFG_GLB_PAUSE4_DEF,0x00ffffff }
		,{ RED_SS3_CFG_GLB_PAUSE4 , RED_SS_CFG_GLB_PAUSE4_DEF,0x00ffffff }
		,{ RED_BI0_GBE_CFG_RMA , RED_BI_GBE_CFG_RMA_DEF,0x00000007 }
		,{ RED_NF_MISC_VERSION , RED_NF_MISC_VERSION_DEF,0xffffffff }
		,{ RED_BI0_CFG_ETH_TYPE_STAG , RED_BI_CFG_ETH_TYPE_STAG_DEF,0x0000ffff }
		,{ RED_HI0_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI0_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI1_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI2_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI3_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI4_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI5_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI6_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_TX_COS_MAP + 0, RED_HI_NON_FCOE_TX_COS_MAP_00_DEF,0xffffffff }
		,{ RED_HI7_NON_FCOE_TX_COS_MAP + 1, RED_HI_NON_FCOE_TX_COS_MAP_01_DEF,0xffffffff }
		,{ RED_BI0_FWD_VECTOR1 , RED_BI_FWD_VECTOR1_DEF,0x77777777 }
		,{ RED_NI0_FCOE_QTAG_RX , RED_NI_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI1_FCOE_QTAG_RX , RED_NI_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI2_FCOE_QTAG_RX , RED_NI_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_NI3_FCOE_QTAG_RX , RED_NI_FCOE_QTAG_RX_DEF,0x0000000f }
		,{ RED_HI0_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI1_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI2_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI3_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI4_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI5_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI6_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_HI7_CFG , RED_HI_CFG_DEF,0x00000001 }
		,{ RED_SS0_CFG_RESRC3 , RED_SS_CFG_RESRC3_DEF,0x000000ff }
		,{ RED_SS1_CFG_RESRC3 , RED_SS_CFG_RESRC3_DEF,0x000000ff }
		,{ RED_SS2_CFG_RESRC3 , RED_SS_CFG_RESRC3_DEF,0x000000ff }
		,{ RED_SS3_CFG_RESRC3 , RED_SS_CFG_RESRC3_DEF,0x000000ff }
		,{ RED_NI0_HIF0_FWD_RANGE , RED_NI_HIF0_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_HIF0_FWD_RANGE , RED_NI_HIF0_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_HIF0_FWD_RANGE , RED_NI_HIF0_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_HIF0_FWD_RANGE , RED_NI_HIF0_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_CI0_GBE_CFG_PAUSE_TIME , RED_CI_GBE_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI0_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI1_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI2_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI3_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI4_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI5_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI6_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI7_PKT_LPBK , RED_HI_PKT_LPBK_DEF,0x00000001 }
		,{ RED_HI0_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI0_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI1_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI1_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI2_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI2_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI3_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI3_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI4_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI4_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI5_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI5_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI6_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI6_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_HI7_MAC_CFG + 0, RED_HI_MAC_CFG_00_DEF,0xffffffff }
		,{ RED_HI7_MAC_CFG + 1, RED_HI_MAC_CFG_01_DEF,0x00000001 }
		,{ RED_BI0_CFG_SPARE , RED_BI_CFG_SPARE_DEF,0x000000ff }
		,{ RED_CI0_FCOE_COS2Q_MAP , RED_CI_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_CI0_GBE_CFG_MII , RED_CI_GBE_CFG_MII_DEF,0x1fffffff }
		,{ RED_SS0_CFG_CLASS_MAX0 , RED_SS_CFG_CLASS_MAX0_DEF,0x7f7f7f7f }
		,{ RED_SS1_CFG_CLASS_MAX0 , RED_SS_CFG_CLASS_MAX0_DEF,0x7f7f7f7f }
		,{ RED_SS2_CFG_CLASS_MAX0 , RED_SS_CFG_CLASS_MAX0_DEF,0x7f7f7f7f }
		,{ RED_SS3_CFG_CLASS_MAX0 , RED_SS_CFG_CLASS_MAX0_DEF,0x7f7f7f7f }
		,{ RED_BI0_GBE_CFG_PAUSE , RED_BI_GBE_CFG_PAUSE_DEF,0x000fffff }
		,{ RED_BI0_CFG_CODE_PAUSE , RED_BI_CFG_CODE_PAUSE_DEF,0x000000ff }
		,{ RED_SS0_CFG_FRH1_INFO3 , RED_SS_CFG_FRH1_INFO3_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH1_INFO3 , RED_SS_CFG_FRH1_INFO3_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH1_INFO3 , RED_SS_CFG_FRH1_INFO3_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH1_INFO3 , RED_SS_CFG_FRH1_INFO3_DEF,0x01ffffff }
		,{ RED_SS0_CFG_SPARE , RED_SS_CFG_SPARE_DEF,0x0000ffff }
		,{ RED_SS1_CFG_SPARE , RED_SS_CFG_SPARE_DEF,0x0000ffff }
		,{ RED_SS2_CFG_SPARE , RED_SS_CFG_SPARE_DEF,0x0000ffff }
		,{ RED_SS3_CFG_SPARE , RED_SS_CFG_SPARE_DEF,0x0000ffff }
		,{ RED_SS0_CFG_FRH2_INFO1 , RED_SS_CFG_FRH2_INFO1_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH2_INFO1 , RED_SS_CFG_FRH2_INFO1_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH2_INFO1 , RED_SS_CFG_FRH2_INFO1_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH2_INFO1 , RED_SS_CFG_FRH2_INFO1_DEF,0x01ffffff }
		,{ RED_NI0_BIF_FWD_RANGE , RED_NI_BIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI1_BIF_FWD_RANGE , RED_NI_BIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI2_BIF_FWD_RANGE , RED_NI_BIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_NI3_BIF_FWD_RANGE , RED_NI_BIF_FWD_RANGE_DEF,0x3fff3fff }
		,{ RED_HI0_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI1_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI2_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI3_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI4_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI5_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI6_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_HI7_MAC_CFG_EXT , RED_HI_MAC_CFG_EXT_DEF,0x00003fff }
		,{ RED_CI0_GBE_CFG_RMA_FC , RED_CI_GBE_CFG_RMA_FC_DEF,0xffffffff }
		,{ RED_SS0_CFG_FRH3_INFO3 , RED_SS_CFG_FRH3_INFO3_DEF,0x01ffffff }
		,{ RED_SS1_CFG_FRH3_INFO3 , RED_SS_CFG_FRH3_INFO3_DEF,0x01ffffff }
		,{ RED_SS2_CFG_FRH3_INFO3 , RED_SS_CFG_FRH3_INFO3_DEF,0x01ffffff }
		,{ RED_SS3_CFG_FRH3_INFO3 , RED_SS_CFG_FRH3_INFO3_DEF,0x01ffffff }
		,{ RED_BI0_FWD_VECTOR22 , RED_BI_FWD_VECTOR22_DEF,0x77777777 }
		,{ RED_HI0_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI1_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI2_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI3_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI4_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI5_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI6_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_HI7_CFG_ETH_TYPE_CMD , RED_HI_CFG_ETH_TYPE_CMD_DEF,0x0000ffff }
		,{ RED_BI0_NON_FCOE_QTAG_RX , RED_BI_NON_FCOE_QTAG_RX_DEF,0x0007ffff }
		,{ RED_SS0_CFG_CLASS_MAX1 , RED_SS_CFG_CLASS_MAX1_DEF,0x7f7f7f7f }
		,{ RED_SS1_CFG_CLASS_MAX1 , RED_SS_CFG_CLASS_MAX1_DEF,0x7f7f7f7f }
		,{ RED_SS2_CFG_CLASS_MAX1 , RED_SS_CFG_CLASS_MAX1_DEF,0x7f7f7f7f }
		,{ RED_SS3_CFG_CLASS_MAX1 , RED_SS_CFG_CLASS_MAX1_DEF,0x7f7f7f7f }
		,{ RED_CI0_NON_FCOE_TX_DEFAULT_VNTAG , RED_CI_NON_FCOE_TX_DEFAULT_VNTAG_DEF,0xffffffff }
		,{ RED_BI0_GBE_CFG , RED_BI_GBE_CFG_DEF,0xffffffff }
		,{ RED_HI0_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR15 , RED_HI_FWD_VECTOR15_DEF,0x77777777 }
		,{ RED_NI0_CFG_PAUSE_TIME , RED_NI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_NI1_CFG_PAUSE_TIME , RED_NI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_NI2_CFG_PAUSE_TIME , RED_NI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_NI3_CFG_PAUSE_TIME , RED_NI_CFG_PAUSE_TIME_DEF,0x0000ffff }
		,{ RED_HI0_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR24 , RED_HI_FWD_VECTOR24_DEF,0x77777777 }
		,{ RED_HI0_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR0 , RED_HI_FWD_VECTOR0_DEF,0x77777777 }
		,{ RED_HI0_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI1_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI2_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI3_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI4_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI5_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI6_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI7_FWD_VECTOR28 , RED_HI_FWD_VECTOR28_DEF,0x77777777 }
		,{ RED_HI0_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI1_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI2_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI3_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI4_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI5_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI6_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_HI7_MAC_EXT_LPBK , RED_HI_MAC_EXT_LPBK_DEF,0x0000000f }
		,{ RED_CI0_NON_FCOE_COS2Q_MAP , RED_CI_NON_FCOE_COS2Q_MAP_DEF,0xffffffff }
		,{ RED_HI0_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI1_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI2_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI3_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI4_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI5_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI6_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
		,{ RED_HI7_NON_FCOE_QTAG_TX , RED_HI_NON_FCOE_QTAG_TX_DEF,0x0007ffff }
                };
#endif
