// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef _Vmpsoc_noc_testbench_H_
#define _Vmpsoc_noc_testbench_H_

#include "verilated.h"

class Vmpsoc_noc_testbench__Syms;
class Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9;
class Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10;

//----------

VL_MODULE(Vmpsoc_noc_testbench) {
  public:
    // CELLS
    // Public to allow access to /*verilator_public*/ items;
    // otherwise the application code can consider these internals.
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__0__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__0__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__0__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__0__KET____DOT__genblk1__DOT__u_router;
    Vmpsoc_noc_testbench_noc_vchannel_mux__F22_C9*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_vc_mux;
    Vmpsoc_noc_testbench_noc_router__F22_V9_I9_O9_D10*	__PVT__mpsoc_noc_testbench__DOT__mesh__DOT__tdir__BRA__1__KET____DOT__zdir__BRA__1__KET____DOT__ydir__BRA__1__KET____DOT__xdir__BRA__1__KET____DOT__genblk1__DOT__u_router;
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    VL_SIG8(mpsoc_noc_testbench__DOT__clk,0,0);
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    VL_SIG8(__Vclklast__TOP__mpsoc_noc_testbench__DOT__clk,0,0);
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Vmpsoc_noc_testbench__Syms* __VlSymsp;  // Symbol table
    
    // PARAMETERS
    // Parameters marked /*verilator public*/ for use by application code
    
    // CONSTRUCTORS
  private:
    Vmpsoc_noc_testbench& operator= (const Vmpsoc_noc_testbench&);  ///< Copying not allowed
    Vmpsoc_noc_testbench(const Vmpsoc_noc_testbench&);  ///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// The special name  may be used to make a wrapper with a
    /// single model invisible WRT DPI scope names.
    Vmpsoc_noc_testbench(const char* name="TOP");
    /// Destroy the model; called (often implicitly) by application code
    ~Vmpsoc_noc_testbench();
    
    // API METHODS
    /// Evaluate the model.  Application must call when inputs change.
    void eval();
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    
    // INTERNAL METHODS
  private:
    static void _eval_initial_loop(Vmpsoc_noc_testbench__Syms* __restrict vlSymsp);
  public:
    void __Vconfigure(Vmpsoc_noc_testbench__Syms* symsp, bool first);
  private:
    static QData _change_request(Vmpsoc_noc_testbench__Syms* __restrict vlSymsp);
    void _ctor_var_reset();
  public:
    static void _eval(Vmpsoc_noc_testbench__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif // VL_DEBUG
  public:
    static void _eval_initial(Vmpsoc_noc_testbench__Syms* __restrict vlSymsp);
    static void _eval_settle(Vmpsoc_noc_testbench__Syms* __restrict vlSymsp);
} VL_ATTR_ALIGNED(128);

#endif // guard
