
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.606691                       # Number of seconds simulated
sim_ticks                                1606691233500                       # Number of ticks simulated
final_tick                               1606691233500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118128                       # Simulator instruction rate (inst/s)
host_op_rate                                   207034                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              379589539                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826272                       # Number of bytes of host memory used
host_seconds                                  4232.71                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       414473600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          414517056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70982912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70982912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6476150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6476829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1109108                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1109108                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              27047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          257967176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             257994223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         27047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            27047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        44179560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44179560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        44179560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             27047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         257967176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            302173783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6476829                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1109108                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6476829                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1109108                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              413896960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  620096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70981568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               414517056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70982912                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   9689                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5350494                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            418495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            400528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            401232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            409148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            390660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            396163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            400905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            393069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            398799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            397433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           398494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           402598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           414447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           418259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           411597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           415313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             66094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            69097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71492                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1606674476500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6476829                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1109108                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6467140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5742987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.429675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.093327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.687626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5223612     90.96%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       379359      6.61%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32205      0.56%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14056      0.24%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10278      0.18%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9668      0.17%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13277      0.23%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8687      0.15%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        51845      0.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5742987                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.387260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.174426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    145.178670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         57438     88.27%     88.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6857     10.54%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          422      0.65%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          165      0.25%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           77      0.12%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           43      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           24      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           14      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           15      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65070                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.044521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.015216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30608     47.04%     47.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1363      2.09%     49.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32701     50.26%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              390      0.60%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65070                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 147873478750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            269132353750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32335700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22865.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41615.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       257.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    257.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1331861                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  501379                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     211796.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21559449240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11763588375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25039560000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3599393760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         104940847440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         827125817535                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         238462125750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1232490782100                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.101622                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 391707784500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   53650740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1161326636750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              21857532480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11926233000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25404132000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3587490000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         104940847440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         828263280465                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         237464351250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1233443866635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.694821                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 389705945750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   53650740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1163328475500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3213382467                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3213382467                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements           9181075                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.326139                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           284600610                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9183123                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.991702                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1262801500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.326139                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2359452987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2359452987                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    212367316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       212367316                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72233294                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72233294                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     284600610                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        284600610                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    284600610                       # number of overall hits
system.cpu.dcache.overall_hits::total       284600610                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      8931809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8931809                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       251314                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       251314                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9183123                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9183123                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9183123                       # number of overall misses
system.cpu.dcache.overall_misses::total       9183123                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 626889578000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 626889578000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  17839458000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17839458000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 644729036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 644729036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 644729036000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 644729036000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.040361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040361                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003467                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003467                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031258                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031258                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031258                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70186.182665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70186.182665                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70984.736226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70984.736226                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70208.036634                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70208.036634                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70208.036634                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70208.036634                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2144952                       # number of writebacks
system.cpu.dcache.writebacks::total           2144952                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      8931809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8931809                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       251314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       251314                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9183123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9183123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9183123                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9183123                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 617957769000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 617957769000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  17588144000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17588144000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 635545913000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 635545913000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 635545913000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 635545913000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031258                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031258                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031258                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031258                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69186.182665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69186.182665                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69984.736226                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69984.736226                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69208.036634                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69208.036634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69208.036634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69208.036634                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                23                       # number of replacements
system.cpu.icache.tags.tagsinuse           619.839404                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          996054.785294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   619.839404                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.302656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.302656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          657                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.320801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636548                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317254                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317254                       # number of overall hits
system.cpu.icache.overall_hits::total       677317254                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54437000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54437000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54437000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54437000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54437000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54437000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80054.411765                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80054.411765                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80054.411765                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80054.411765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80054.411765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80054.411765                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53757000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53757000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53757000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53757000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79054.411765                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79054.411765                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79054.411765                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79054.411765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79054.411765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79054.411765                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6622134                       # number of replacements
system.l2.tags.tagsinuse                 16009.926761                       # Cycle average of tags in use
system.l2.tags.total_refs                    10828877                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6638500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.631223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330169474500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3342.871622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.674143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12665.380996                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.204033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.773034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977168                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2910                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998901                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25254714                       # Number of tag accesses
system.l2.tags.data_accesses                 25254714                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2144952                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2144952                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           23                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               23                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              43020                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43020                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2663953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2663953                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2706973                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2706974                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              2706973                       # number of overall hits
system.l2.overall_hits::total                 2706974                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208294                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6267856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6267856                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 679                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6476150                       # number of demand (read+write) misses
system.l2.demand_misses::total                6476829                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                679                       # number of overall misses
system.l2.overall_misses::cpu.data            6476150                       # number of overall misses
system.l2.overall_misses::total               6476829                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16759462000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16759462000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52724000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52724000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 576588549000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 576588549000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52724000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  593348011000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     593400735000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52724000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 593348011000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    593400735000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2144952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2144952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           23                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           23                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         251314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            251314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      8931809                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8931809                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               680                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           9183123                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9183803                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              680                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          9183123                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9183803                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.828820                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.828820                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.701745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.701745                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.705223                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.705245                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.705223                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.705245                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80460.608563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80460.608563                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77649.484536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77649.484536                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91991.352226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91991.352226                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77649.484536                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91620.486091                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91619.021438                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77649.484536                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91620.486091                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91619.021438                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1109108                       # number of writebacks
system.l2.writebacks::total                   1109108                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       646179                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        646179                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       208294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208294                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6267856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6267856                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6476150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6476829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6476150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6476829                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  14676522000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14676522000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45934000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45934000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 513909989000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 513909989000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45934000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 528586511000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 528632445000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45934000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 528586511000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 528632445000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.828820                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828820                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.701745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.701745                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.705223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.705245                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.705223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.705245                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70460.608563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70460.608563                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67649.484536                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67649.484536                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81991.352226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81991.352226                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67649.484536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81620.486091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81619.021438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67649.484536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81620.486091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81619.021438                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6268535                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1109108                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5350494                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208294                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6268535                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19413260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19413260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19413260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    485499968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    485499968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               485499968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          12936431                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12936431    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12936431                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17381561000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36136127250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     18364901                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9181098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         808711                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       808711                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           8932489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3254060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12549148                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           251314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          251314                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8931809                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     27547320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27548703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    724996800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              725041792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6622134                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         15805937                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051165                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.220334                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14997225     94.88%     94.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 808712      5.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15805937                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11327425500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13774684500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
