
---------- Begin Simulation Statistics ----------
final_tick                                30104650000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    436                       # Simulator instruction rate (inst/s)
host_mem_usage                               13186368                       # Number of bytes of host memory used
host_op_rate                                      446                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 67967.07                       # Real time elapsed on the host
host_tick_rate                                 227811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29637652                       # Number of instructions simulated
sim_ops                                      30334062                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015484                       # Number of seconds simulated
sim_ticks                                 15483633750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.394324                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1119165                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1149107                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                164                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11957                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1148526                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11718                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13649                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1931                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1264541                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   37719                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3065                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7503461                       # Number of instructions committed
system.cpu.committedOps                       7606459                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.242372                       # CPI: cycles per instruction
system.cpu.discardedOps                         33450                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4069280                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            280842                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2115818                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7748708                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.308416                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       57                       # number of quiesce instructions executed
system.cpu.numCycles                         24329015                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        57                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5156109     67.79%     67.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4994      0.07%     67.85% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                 285917      3.76%     71.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2159439     28.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7606459                       # Class of committed instruction
system.cpu.quiesceCycles                       444799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        16580307                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          740                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1991811                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              669107                       # Transaction distribution
system.membus.trans_dist::ReadResp             676462                       # Transaction distribution
system.membus.trans_dist::WriteReq             333624                       # Transaction distribution
system.membus.trans_dist::WriteResp            333624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1092                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6561                       # Transaction distribution
system.membus.trans_dist::ReadExReq               478                       # Transaction distribution
system.membus.trans_dist::ReadExResp              479                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1123                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       988160                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        988160                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        18515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        18515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         5836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1981081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2010267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1976320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1976320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4005102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       398848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       398848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        11672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       171200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        32098                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       216186                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     63242240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     63242240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                63857274                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2987617                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000252                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015884                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2986863     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     754      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2987617                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4928631215                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              31.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            29454000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            18008562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5719750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           24811740                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4020270061                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           31715000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     14024704                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix3_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      7798784                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     10878976                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     18677760                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      3506176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix3_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      3680256                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      1949696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       339968                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2289664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma     12697795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma      4232598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    905776010                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    338607854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix3_dma      4232598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1265546855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    503679183                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    702611298                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1206290481                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma     12697795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma      4232598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1409455193                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1041219152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix3_dma      4232598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2471837336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix1_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     14221312                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     11010048                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     18939904                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix1_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      3555328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       157696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      3723264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      1982464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       344064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2326528                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma      8465196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix1_dma      8465196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma      4232598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    918473805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    325910060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1265546855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    512144380                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    711076494                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1223220873                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma      8465196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix1_dma      8465196                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma      4232598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1430618184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1036986554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2488767729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       669696                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       669696                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1375621                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1375621                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         3430                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         3444                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         3430                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        23306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       995328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1003520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1007616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1003520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4090634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2618                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5346                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         5390                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2618                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5390                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        32098                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15925248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     16056320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     16121856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     16056320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     65109346                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         6964425500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   5608902856                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3384709000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       667648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       667648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       320512                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       320512                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       487424                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       495616                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       499712                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1976320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15597568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     15859712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     15990784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     63242240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1485655                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1485655    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1485655                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3005039375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3658752000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14221312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4980736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19267584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7798784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10944512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18743296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3555328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       155648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3713024                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1949696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       342016                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2291712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    918473805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    321677462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma      4232598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1244383864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    503679183                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    706843896                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1210523079                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1422152988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1028521357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma      4232598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2454906943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix3_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     10813440                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     18743296                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix3_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      3708928                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      1982464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       337920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2320384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    914241206                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    338607854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix3_dma     12697795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1265546855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    512144380                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    698378699                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1210523079                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1426385586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1036986554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix3_dma     12697795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2476069934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       398848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       400064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       398848                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       398848                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6232                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         6251                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25759328                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78535                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25837863                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25759328                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25759328                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25759328                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78535                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25837863                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10616832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     10616832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     10747904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     10747904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         101248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42830720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        69888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4980736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      5046272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20582656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       165888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       165888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       167936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       167936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              669230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1092                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        77824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        78848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             321604                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    685680905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    685680905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    694146101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    694146101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6539034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2766193046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4513669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    321677462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    338607854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    338607854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    325910060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1329316899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4513669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1007358366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1024288759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1032753955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1020056161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6539034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4095509944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    243586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    247730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    249702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    246655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000697196250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2299                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2299                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1225698                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             338302                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      669230                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     321604                       # Number of write requests accepted
system.mem_ctrls.readBursts                    669230                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   321604                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    488                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20086                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21591313080                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3343710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             39145790580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32286.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58536.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       728                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   623635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  298968                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                669230                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               321604                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  586360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   27619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   23598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   23381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        67747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.569339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.529678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.176985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1768      2.61%      2.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1833      2.71%      5.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          981      1.45%      6.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1147      1.69%      8.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1070      1.58%     10.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1190      1.76%     11.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          758      1.12%     12.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1365      2.01%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57635     85.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        67747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     290.891257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1314.926569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2138     93.00%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.17%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           46      2.00%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.04%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            5      0.22%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            6      0.26%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.04%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            7      0.30%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           12      0.52%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.13%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           11      0.48%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.04%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            4      0.17%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            4      0.17%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      0.09%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399           11      0.48%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            4      0.17%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           14      0.61%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            4      0.17%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447           15      0.65%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8448-8703            1      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9472-9727            1      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12544-12799            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14591            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2299                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     139.890822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     91.522344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    151.301708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            418     18.18%     18.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           128      5.57%     23.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           744     32.36%     56.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          411     17.88%     73.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           33      1.44%     75.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           27      1.17%     76.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           37      1.61%     78.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           79      3.44%     81.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          120      5.22%     86.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          111      4.83%     91.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           63      2.74%     94.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           13      0.57%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           20      0.87%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           20      0.87%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            8      0.35%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            7      0.30%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            4      0.17%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.09%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.09%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            4      0.17%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            4      0.17%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.09%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767           11      0.48%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            5      0.22%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.09%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.09%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.09%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           16      0.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2299                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42799488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20582976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42830720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20582656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2764.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1329.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2766.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1329.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15483488750                       # Total gap between requests
system.mem_ctrls.avgGap                      15626.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10608768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     10611840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     10738048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     10739648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       101184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        71232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4980736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      5242880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      5046272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 685160096.866796493530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 685358499.906393051147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 693509558.116485476494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 693612893.032941937447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6534900.116711944342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4600470.480645410717                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 321677461.532568216324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 338541719.898276448250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 338607854.244808673859                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 325910059.710628330708                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       165888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       165888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       167936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       167936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1092                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        77824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        78848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9684516055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   9699122210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   9808597285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   9823947270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    129607760                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35484034710                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  75192126375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  63641008270                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  60492572440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  91749853730                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58379.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58467.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58406.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58498.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     81926.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32494537.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    966181.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    776867.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    738434.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1163629.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3493568310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    837480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11153761690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 114                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            57                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4877546.052632                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1494859.027678                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           57    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        98750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      9708375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              57                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     29826629875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    278020125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3797463                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3797463                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3797463                       # number of overall hits
system.cpu.icache.overall_hits::total         3797463                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6232                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6232                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6232                       # number of overall misses
system.cpu.icache.overall_misses::total          6232                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    271058750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    271058750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    271058750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    271058750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3803695                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3803695                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3803695                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3803695                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001638                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001638                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001638                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001638                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43494.664634                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43494.664634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43494.664634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43494.664634                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6232                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6232                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6232                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6232                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    261451625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    261451625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    261451625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    261451625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001638                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001638                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001638                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001638                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41953.084884                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41953.084884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41953.084884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41953.084884                       # average overall mshr miss latency
system.cpu.icache.replacements                   6051                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3797463                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3797463                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6232                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6232                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    271058750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    271058750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3803695                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3803695                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001638                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001638                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43494.664634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43494.664634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    261451625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    261451625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001638                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001638                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41953.084884                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41953.084884                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.318142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2691444                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6051                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            444.793257                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   336.318142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.656871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.656871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7613622                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7613622                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       448746                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           448746                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       448746                       # number of overall hits
system.cpu.dcache.overall_hits::total          448746                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2062                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2062                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2062                       # number of overall misses
system.cpu.dcache.overall_misses::total          2062                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    241722750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    241722750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    241722750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    241722750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       450808                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       450808                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       450808                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       450808                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004574                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004574                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004574                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004574                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 117227.327837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 117227.327837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 117227.327837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 117227.327837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1092                       # number of writebacks
system.cpu.dcache.writebacks::total              1092                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          461                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          461                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        14571                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        14571                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    183480750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    183480750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    183480750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    183480750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     31667500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     31667500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003551                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003551                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 114603.841349                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114603.841349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 114603.841349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114603.841349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2173.323725                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2173.323725                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1602                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       281896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          281896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    130212125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    130212125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       283035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       283035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 114321.444249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 114321.444249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1459                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1459                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    126929500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    126929500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     31667500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     31667500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 113027.159394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 113027.159394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21704.934887                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21704.934887                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    111510625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111510625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120813.244854                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120813.244854                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        13112                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        13112                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     56551250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     56551250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 118308.054393                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 118308.054393                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       988160                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       988160                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  10390015375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  10390015375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10514.507140                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10514.507140                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       323984                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       323984                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       664176                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       664176                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  10161178340                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  10161178340                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15298.924291                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15298.924291                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               37569                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.451311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          427                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9710114                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9710114                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30104650000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                30104830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    436                       # Simulator instruction rate (inst/s)
host_mem_usage                               13186368                       # Number of bytes of host memory used
host_op_rate                                      446                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 67967.17                       # Real time elapsed on the host
host_tick_rate                                 227813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29637661                       # Number of instructions simulated
sim_ops                                      30334077                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015484                       # Number of seconds simulated
sim_ticks                                 15483813750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.393818                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1119166                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1149114                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                165                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11959                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1148526                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11718                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13649                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1931                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1264550                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   37721                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3065                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7503470                       # Number of instructions committed
system.cpu.committedOps                       7606474                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.242407                       # CPI: cycles per instruction
system.cpu.discardedOps                         33455                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4069302                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            280842                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2115818                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7748943                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.308413                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       57                       # number of quiesce instructions executed
system.cpu.numCycles                         24329303                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        57                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5156117     67.79%     67.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4994      0.07%     67.85% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                 285923      3.76%     71.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2159439     28.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7606474                       # Class of committed instruction
system.cpu.quiesceCycles                       444799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        16580360                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          740                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1991819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              669107                       # Transaction distribution
system.membus.trans_dist::ReadResp             676466                       # Transaction distribution
system.membus.trans_dist::WriteReq             333624                       # Transaction distribution
system.membus.trans_dist::WriteResp            333624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1094                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6563                       # Transaction distribution
system.membus.trans_dist::ReadExReq               478                       # Transaction distribution
system.membus.trans_dist::ReadExResp              479                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6234                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1125                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       988160                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        988160                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        18521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        18521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         5836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1981087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2010273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1976320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1976320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4005114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       398976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       398976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        11672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       171456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        32098                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       216442                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     63242240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     63242240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                63857658                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2987621                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000252                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015884                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2986867     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     754      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2987621                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4928645340                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              31.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            29454000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            18014812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5719750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           24823115                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4020270061                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           31725000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     14024704                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix3_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      7798784                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     10878976                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     18677760                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      3506176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix3_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      3680256                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      1949696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       339968                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2289664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma     12697647                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma      4232549                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    905765480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    338603918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix3_dma      4232549                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1265532143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    503673328                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    702603130                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1206276458                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma     12697647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma      4232549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1409438808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1041207048                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix3_dma      4232549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2471808601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix1_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     14221312                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     11010048                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     18939904                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix1_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      3555328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       157696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      3723264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      1982464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       344064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2326528                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma      8465098                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix1_dma      8465098                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma      4232549                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    918463127                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    325906271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1265532143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    512138426                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    711068228                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1223206653                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma      8465098                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix1_dma      8465098                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma      4232549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1430601553                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1036974499                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2488738797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       669696                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       669696                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1375621                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1375621                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         3430                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         3444                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         3430                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        23306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       995328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1003520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1007616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1003520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4090634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2618                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5346                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         5390                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2618                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5390                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        32098                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15925248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     16056320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     16121856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     16056320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     65109346                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         6964425500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   5608902856                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3384709000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       667648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       667648                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       320512                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       320512                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       487424                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       495616                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       499712                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1976320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15597568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     15859712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     15990784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     63242240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1485655                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1485655    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1485655                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3005039375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3658752000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14221312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4980736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19267584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7798784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10944512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18743296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3555328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       155648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3713024                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1949696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       342016                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2291712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    918463127                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    321673722                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma      4232549                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1244369398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    503673328                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    706835679                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1210509007                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1422136455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1028509401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma      4232549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2454878405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix3_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     10813440                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     18743296                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix3_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      3708928                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      1982464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       337920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2320384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    914230578                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    338603918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix3_dma     12697647                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1265532143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    512138426                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    698370581                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1210509007                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1426369004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1036974499                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix3_dma     12697647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2476041150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       398976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       400192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       398976                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       398976                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6234                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         6253                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25767295                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78534                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25845829                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25767295                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25767295                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25767295                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78534                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25845829                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10616832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     10616832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     10747904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     10747904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         101376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42830848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        70016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4980736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      5046272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20582784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       165888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       165888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       167936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       167936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              669232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1094                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        77824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        78848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             321606                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    685672934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    685672934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    694138032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    694138032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6547224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2766169155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4521883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    321673722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    338603918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    338603918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    325906271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1329309712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4521883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1007346656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1024276852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1032741950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1020044303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6547224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4095478867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    243586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    247730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    249702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    246655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000697196250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2299                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2299                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1225704                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             338302                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      669232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     321606                       # Number of write requests accepted
system.mem_ctrls.readBursts                    669232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   321606                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    488                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20086                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21591321205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3343720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             39145851205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32286.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58536.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       728                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   623637                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  298968                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                669232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               321606                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  586360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   27619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   23598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   23381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        67747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.569339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.529678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.176985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1768      2.61%      2.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1833      2.71%      5.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          981      1.45%      6.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1147      1.69%      8.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1070      1.58%     10.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1190      1.76%     11.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          758      1.12%     12.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1365      2.01%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57635     85.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        67747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     290.891257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1314.926569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2138     93.00%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.17%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           46      2.00%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.04%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            5      0.22%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            6      0.26%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.04%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            7      0.30%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           12      0.52%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.13%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           11      0.48%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.04%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            4      0.17%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            4      0.17%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      0.09%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399           11      0.48%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            4      0.17%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           14      0.61%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            4      0.17%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447           15      0.65%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8448-8703            1      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9472-9727            1      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12544-12799            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14591            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2299                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     139.890822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     91.522344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    151.301708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            418     18.18%     18.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           128      5.57%     23.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           744     32.36%     56.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          411     17.88%     73.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           33      1.44%     75.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           27      1.17%     76.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           37      1.61%     78.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           79      3.44%     81.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          120      5.22%     86.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          111      4.83%     91.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           63      2.74%     94.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           13      0.57%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           20      0.87%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           20      0.87%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            8      0.35%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            7      0.30%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            4      0.17%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.09%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.09%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            4      0.17%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            4      0.17%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.09%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767           11      0.48%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            5      0.22%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.09%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.09%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.09%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           16      0.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2299                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42799616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20582976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42830848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20582784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2764.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1329.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2766.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1329.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15483757500                       # Total gap between requests
system.mem_ctrls.avgGap                      15626.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10608768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     10611840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     10738048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     10739648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       101312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        71232                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4980736                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      5242880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      5046272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 685152131.851237177849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 685350532.584389925003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 693501496.038080334663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 693604829.753264069557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6543090.845432056114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4600416.999978445470                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 321673722.018259227276                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 338537784.336239516735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 338603917.913957059383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 325906270.992183685303                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       165888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       165888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       167936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       167936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1094                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        77824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        78848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9684516055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   9699122210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   9808597285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   9823947270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    129668385                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35484034710                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  75192126375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  63641008270                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  60492572440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  91749853730                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58379.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58467.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58406.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58498.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     81861.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32435132.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    966181.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    776867.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    738434.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1163629.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3493568310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    837480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11153941690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 114                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            57                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4877546.052632                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1494859.027678                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           57    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        98750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      9708375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              57                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     29826809875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    278020125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3797472                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3797472                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3797472                       # number of overall hits
system.cpu.icache.overall_hits::total         3797472                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6234                       # number of overall misses
system.cpu.icache.overall_misses::total          6234                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    271145000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    271145000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    271145000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    271145000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3803706                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3803706                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3803706                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3803706                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001639                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001639                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001639                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001639                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43494.546038                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43494.546038                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43494.546038                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43494.546038                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6234                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6234                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6234                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6234                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    261535125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    261535125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    261535125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    261535125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001639                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001639                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001639                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001639                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41953.019731                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41953.019731                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41953.019731                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41953.019731                       # average overall mshr miss latency
system.cpu.icache.replacements                   6053                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3797472                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3797472                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6234                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    271145000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    271145000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3803706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3803706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001639                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001639                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43494.546038                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43494.546038                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    261535125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    261535125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001639                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001639                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41953.019731                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41953.019731                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.318173                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10632551                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6392                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1663.415363                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   336.318173                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.656871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.656871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7613646                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7613646                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       448750                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           448750                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       448750                       # number of overall hits
system.cpu.dcache.overall_hits::total          448750                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2064                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2064                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2064                       # number of overall misses
system.cpu.dcache.overall_misses::total          2064                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    241852125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    241852125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    241852125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    241852125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       450814                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       450814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       450814                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       450814                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004578                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004578                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 117176.417151                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 117176.417151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 117176.417151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 117176.417151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1094                       # number of writebacks
system.cpu.dcache.writebacks::total              1094                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          461                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          461                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          461                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1603                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1603                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        14571                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        14571                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    183607375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    183607375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    183607375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    183607375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     31667500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     31667500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003556                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003556                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003556                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003556                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 114539.847162                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114539.847162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 114539.847162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114539.847162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2173.323725                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2173.323725                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1604                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       281900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          281900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    130341500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    130341500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       283041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       283041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 114234.443471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 114234.443471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1459                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1459                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    127056125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    127056125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     31667500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     31667500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 112938.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 112938.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21704.934887                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21704.934887                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    111510625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111510625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120813.244854                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120813.244854                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        13112                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        13112                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     56551250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     56551250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 118308.054393                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 118308.054393                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       988160                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       988160                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  10390015375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  10390015375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10514.507140                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10514.507140                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       323984                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       323984                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       664176                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       664176                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  10161178340                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  10161178340                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15298.924291                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15298.924291                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              451848                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            213.538752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          425                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9710140                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9710140                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30104830000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
